;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1/11/2017 2:28:41 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x003017E2  JMP	_main
0x0004	0x00300320  JMP	___GenExcept
0x0008	0x00300320  JMP	___GenExcept
0x000C	0x00300320  JMP	___GenExcept
0x0010	0x00300320  JMP	___GenExcept
0x0014	0x00300320  JMP	___GenExcept
0x0018	0x00300320  JMP	___GenExcept
0x001C	0x00300320  JMP	___GenExcept
0x0020	0x00300320  JMP	___GenExcept
0x0024	0x00300320  JMP	___GenExcept
0x0028	0x00300320  JMP	___GenExcept
0x002C	0x00300320  JMP	___GenExcept
0x0030	0x00300320  JMP	___GenExcept
0x0034	0x00300320  JMP	___GenExcept
0x0038	0x00300320  JMP	___GenExcept
0x003C	0x00300320  JMP	___GenExcept
0x0040	0x00300320  JMP	___GenExcept
0x0044	0x00300320  JMP	___GenExcept
0x0048	0x00300320  JMP	___GenExcept
0x004C	0x00300320  JMP	___GenExcept
0x0050	0x00300320  JMP	___GenExcept
0x0054	0x00300320  JMP	___GenExcept
0x0058	0x00300320  JMP	___GenExcept
0x005C	0x00300320  JMP	___GenExcept
0x0060	0x00300320  JMP	___GenExcept
0x0064	0x00300320  JMP	___GenExcept
0x0068	0x00300320  JMP	___GenExcept
0x006C	0x00300320  JMP	___GenExcept
0x0070	0x00300320  JMP	___GenExcept
0x0074	0x00300320  JMP	___GenExcept
0x0078	0x00300320  JMP	___GenExcept
0x007C	0x00300320  JMP	___GenExcept
0x0080	0x00300320  JMP	___GenExcept
0x0084	0x00300320  JMP	___GenExcept
0x0088	0x00300320  JMP	___GenExcept
0x008C	0x00300320  JMP	___GenExcept
; end of ____SysVT
_main:
;ecg2_click_example.c, 145 :: 		void main()
0x5F88	0x65F0FFFC  LDK.L	SP, #65532
0x5F8C	0x95D00030  LINK	LR, #48
0x5F90	0x0034191B  CALL	_ZeroStaticLink
0x5F94	0x003417DE  CALL	__Lib_System_InitialSetUpCLKPMC
0x5F98	0x00341916  CALL	_InitStaticLink
;ecg2_click_example.c, 147 :: 		uint16_t i = 0;
;ecg2_click_example.c, 148 :: 		double time_value = 0.0;
0x5F9C	0x64000000  LDK.L	R0, #0
0x5FA0	0xB5F00024  STI.L	SP, #36, R0
;ecg2_click_example.c, 151 :: 		GPIO_Digital_Input( &GPIO_PORT_00_07, _GPIO_PINMASK_3 );  // pin DRDY is input
0x5FA4	0x64100008  LDK.L	R1, #8
0x5FA8	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5FAC	0x003416BA  CALL	_GPIO_Digital_Input+0
;ecg2_click_example.c, 152 :: 		GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0 );  // pin PWDN is output
0x5FB0	0x64100001  LDK.L	R1, #1
0x5FB4	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x5FB8	0x003416CA  CALL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 153 :: 		ECG2_PWDN = 1;                                            // ECG chip is powered up
0x5FBC	0xC4010088  LDA.L	R0, GPIO_PIN56_bit+0
0x5FC0	0x4400638B  BINS.L	R0, R0, #BitPos(GPIO_PIN56_bit+0)=1
0x5FC4	0xBC010088  STA.L	GPIO_PIN56_bit+0, R0
;ecg2_click_example.c, 154 :: 		GPIO_Digital_Output( &GPIO_PORT_24_31, _GPIO_PINMASK_4 ); // pin CS is output
0x5FC8	0x64100010  LDK.L	R1, #16
0x5FCC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x5FD0	0x003416CA  CALL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 155 :: 		ECG2_CS = 1;                                              // deselect ECG2 click
0x5FD4	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x5FD8	0x440063CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=1
0x5FDC	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;ecg2_click_example.c, 156 :: 		GPIO_Digital_Output( &GPIO_PORT_00_07, _GPIO_PINMASK_1 ); // pin RESET is output
0x5FE0	0x64100002  LDK.L	R1, #2
0x5FE4	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x5FE8	0x003416CA  CALL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 157 :: 		ECG2_RESET = 1;                                           // pull RESET bit low for 18 CLK for RESET ECG device
0x5FEC	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x5FF0	0x4400621B  BINS.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)=1
0x5FF4	0xBC010084  STA.L	GPIO_PIN1_bit+0, R0
;ecg2_click_example.c, 159 :: 		UART1_Init(57600);
0x5FF8	0x6400E100  LDK.L	R0, #57600
0x5FFC	0x003416BF  CALL	_UART1_Init+0
;ecg2_click_example.c, 160 :: 		delay_ms(300);
0x6000	0x6DC01806  LPM.L	R28, $+24
0x6004	0x44004000  NOP	
L_main19:
0x6008	0x45CE4012  SUB.L	R28, R28, #1
0x600C	0x5DEE4002  CMP.L	R28, #0
0x6010	0x00201802  JMPC	R30, Z, #0, L_main19
0x6014	0x00301807  JMP	$+8
0x6018	0x0098967E  	#9999998
0x601C	0x44004000  NOP	
;ecg2_click_example.c, 161 :: 		Uart_Write_Text("Uart init\r\n");
0x6020	0x64000004  LDK.L	R0, #?lstr1_ecg2_click_example+0
0x6024	0x0034169E  CALL	_UART_Write_Text+0
;ecg2_click_example.c, 165 :: 		_SPI_CFG_FIFO_DISABLE, _SPI_SS_LINE_NONE );
0x6028	0x64200000  LDK.L	R2, #0
0x602C	0x64100065  LDK.L	R1, #101
;ecg2_click_example.c, 163 :: 		SPIM1_Init_Advanced( _SPI_MASTER_CLK_RATIO_64, _SPI_CFG_PHASE_CAPTURE_RISING |
0x6030	0x64000020  LDK.L	R0, #32
;ecg2_click_example.c, 165 :: 		_SPI_CFG_FIFO_DISABLE, _SPI_SS_LINE_NONE );
0x6034	0x00341640  CALL	_SPIM1_Init_Advanced+0
;ecg2_click_example.c, 166 :: 		delay_ms(300);
0x6038	0x6DC01814  LPM.L	R28, $+24
0x603C	0x44004000  NOP	
L_main21:
0x6040	0x45CE4012  SUB.L	R28, R28, #1
0x6044	0x5DEE4002  CMP.L	R28, #0
0x6048	0x00201810  JMPC	R30, Z, #0, L_main21
0x604C	0x00301815  JMP	$+8
0x6050	0x0098967E  	#9999998
0x6054	0x44004000  NOP	
;ecg2_click_example.c, 168 :: 		ecg2_hal_init();
0x6058	0x00341706  CALL	_ecg2_hal_init+0
;ecg2_click_example.c, 171 :: 		ECG2_RESET = 0;
0x605C	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x6060	0x4400421B  BINS.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)=0
0x6064	0xBC010084  STA.L	GPIO_PIN1_bit+0, R0
;ecg2_click_example.c, 172 :: 		Delay_us(100);
0x6068	0x6DC01820  LPM.L	R28, $+24
0x606C	0x44004000  NOP	
L_main23:
0x6070	0x45CE4012  SUB.L	R28, R28, #1
0x6074	0x5DEE4002  CMP.L	R28, #0
0x6078	0x0020181C  JMPC	R30, Z, #0, L_main23
0x607C	0x00301821  JMP	$+8
0x6080	0x00000D03  	#3331
0x6084	0x44004000  NOP	
0x6088	0x44004000  NOP	
;ecg2_click_example.c, 173 :: 		ECG2_RESET = 1;
0x608C	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x6090	0x4400621B  BINS.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)=1
0x6094	0xBC010084  STA.L	GPIO_PIN1_bit+0, R0
;ecg2_click_example.c, 175 :: 		Delay_ms(1000);
0x6098	0x6DC0182C  LPM.L	R28, $+24
0x609C	0x44004000  NOP	
L_main25:
0x60A0	0x45CE4012  SUB.L	R28, R28, #1
0x60A4	0x5DEE4002  CMP.L	R28, #0
0x60A8	0x00201828  JMPC	R30, Z, #0, L_main25
0x60AC	0x0030182D  JMP	$+8
0x60B0	0x01FCA053  	#33333331
0x60B4	0x44004000  NOP	
0x60B8	0x44004000  NOP	
;ecg2_click_example.c, 178 :: 		ecg2_hal_send_Command(SDATAC_COMMAND);
0x60BC	0x64000011  LDK.L	R0, #17
0x60C0	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 180 :: 		Delay_ms(1000);
0x60C4	0x6DC01837  LPM.L	R28, $+24
0x60C8	0x44004000  NOP	
L_main27:
0x60CC	0x45CE4012  SUB.L	R28, R28, #1
0x60D0	0x5DEE4002  CMP.L	R28, #0
0x60D4	0x00201833  JMPC	R30, Z, #0, L_main27
0x60D8	0x00301838  JMP	$+8
0x60DC	0x01FCA053  	#33333331
0x60E0	0x44004000  NOP	
0x60E4	0x44004000  NOP	
;ecg2_click_example.c, 182 :: 		setup_ecg2();
0x60E8	0x0034170B  CALL	_setup_ecg2+0
;ecg2_click_example.c, 183 :: 		Uart_Write_Text("START\r\n");
0x60EC	0x64000010  LDK.L	R0, #?lstr2_ecg2_click_example+0
0x60F0	0x0034169E  CALL	_UART_Write_Text+0
;ecg2_click_example.c, 184 :: 		while (1)
L_main29:
;ecg2_click_example.c, 187 :: 		while (ECG2_DRDY) {} // Wait for ADS1194 device to prepare output data. Data is ready every 8 milliseconds
L_main31:
0x60F4	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x60F8	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
0x60FC	0x5DE04002  CMP.L	R0, #0
0x6100	0x00281842  JMPC	R30, Z, #1, L_main32
0x6104	0x0030183D  JMP	L_main31
L_main32:
;ecg2_click_example.c, 188 :: 		Delay_us(5);
0x6108	0x6DC01848  LPM.L	R28, $+24
0x610C	0x44004000  NOP	
L_main33:
0x6110	0x45CE4012  SUB.L	R28, R28, #1
0x6114	0x5DEE4002  CMP.L	R28, #0
0x6118	0x00201844  JMPC	R30, Z, #0, L_main33
0x611C	0x00301849  JMP	$+8
0x6120	0x000000A5  	#165
;ecg2_click_example.c, 189 :: 		for (i = 0; i < num_bytes_sample; i++)
; i start address is: 12 (R3)
0x6124	0x64300000  LDK.L	R3, #0
; i end address is: 12 (R3)
0x6128	0x4421C00D  BEXTU.L	R2, R3, #0
L_main35:
; i start address is: 8 (R2)
0x612C	0x5BE14132  CMP.S	R2, #19
0x6130	0x0060185A  JMPC	R30, C, #0, L_main36
;ecg2_click_example.c, 190 :: 		ecg_data_sample[i] = SPIM_Read(0); // read ADS1194 output data, one sample
0x6134	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x6138	0x44000020  ADD.L	R0, R0, R2
0x613C	0xB5F0002C  STI.L	SP, #44, R0
0x6140	0xB3F10000  STI.S	SP, #0, R2
0x6144	0x64000000  LDK.L	R0, #0
0x6148	0x003400C1  CALL	_SPIM_Read+0
0x614C	0xAA2F8000  LDI.S	R2, SP, #0
0x6150	0xAC1F802C  LDI.L	R1, SP, #44
0x6154	0xB0100000  STI.B	R1, #0, R0
;ecg2_click_example.c, 189 :: 		for (i = 0; i < num_bytes_sample; i++)
0x6158	0x44014010  ADD.L	R0, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x615C	0x4430400D  BEXTU.L	R3, R0, #0
;ecg2_click_example.c, 190 :: 		ecg_data_sample[i] = SPIM_Read(0); // read ADS1194 output data, one sample
0x6160	0x4421C00D  BEXTU.L	R2, R3, #0
; i end address is: 12 (R3)
0x6164	0x0030184B  JMP	L_main35
L_main36:
;ecg2_click_example.c, 193 :: 		time_value += 8.0;                     // increment the time value
0x6168	0xAC4F8024  LDI.L	R4, SP, #36
0x616C	0x6C60189A  LPM.L	R6, $+252
0x6170	0x003400CB  CALL	__Add_FP+0
0x6174	0xB5F00024  STI.L	SP, #36, R0
;ecg2_click_example.c, 196 :: 		channel1_voltage = calculate_ecg_channel( ecg_data_sample, 3, vref, channel_gain, channel1_voltage_offset );
0x6178	0xC40000F0  LDA.L	R0, _channel1_voltage_offset+0
0x617C	0x44404000  MOVE.L	R4, R0
0x6180	0x6C30189B  LPM.L	R3, $+236
0x6184	0x6C20189C  LPM.L	R2, $+236
0x6188	0x64100003  LDK.L	R1, #3
0x618C	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x6190	0x00341438  CALL	_calculate_ecg_channel+0
0x6194	0xBC000100  STA.L	_channel1_voltage+0, R0
;ecg2_click_example.c, 198 :: 		channel2_voltage = calculate_ecg_channel( ecg_data_sample, 5, vref, channel_gain, channel2_voltage_offset );
0x6198	0xC40000F4  LDA.L	R0, _channel2_voltage_offset+0
0x619C	0x44404000  MOVE.L	R4, R0
0x61A0	0x6C30189B  LPM.L	R3, $+204
0x61A4	0x6C20189C  LPM.L	R2, $+204
0x61A8	0x64100005  LDK.L	R1, #5
0x61AC	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x61B0	0x00341438  CALL	_calculate_ecg_channel+0
0x61B4	0xBC000104  STA.L	_channel2_voltage+0, R0
;ecg2_click_example.c, 199 :: 		sprintf(final_string, "%.2f", channel2_voltage);     // convert values to string and send to MikroPlot
0x61B8	0x44204000  MOVE.L	R2, R0
0x61BC	0x6410644E  LDK.L	R1, #?lstr_3_ecg2_click_example+0
0x61C0	0x440FC0E0  ADD.L	R0, SP, #14
0x61C4	0x84010000  PUSH.L	R2
0x61C8	0x84008000  PUSH.L	R1
0x61CC	0x84000000  PUSH.L	R0
0x61D0	0x003416CF  CALL	_sprintf+0
0x61D4	0x45FFC0C0  ADD.L	SP, SP, #12
;ecg2_click_example.c, 200 :: 		strcat(final_string, ",");
0x61D8	0x64100018  LDK.L	R1, #?lstr4_ecg2_click_example+0
0x61DC	0x440FC0E0  ADD.L	R0, SP, #14
0x61E0	0x0034168A  CALL	_strcat+0
;ecg2_click_example.c, 201 :: 		sprintf(timer_read_string, "%.2f", time_value);
0x61E4	0xAC2F8024  LDI.L	R2, SP, #36
0x61E8	0x64106453  LDK.L	R1, #?lstr_5_ecg2_click_example+0
0x61EC	0x440FC040  ADD.L	R0, SP, #4
0x61F0	0x84010000  PUSH.L	R2
0x61F4	0x84008000  PUSH.L	R1
0x61F8	0x84000000  PUSH.L	R0
0x61FC	0x003416CF  CALL	_sprintf+0
0x6200	0x45FFC0C0  ADD.L	SP, SP, #12
;ecg2_click_example.c, 202 :: 		strcat(final_string, timer_read_string);
0x6204	0x441FC040  ADD.L	R1, SP, #4
0x6208	0x440FC0E0  ADD.L	R0, SP, #14
0x620C	0x0034168A  CALL	_strcat+0
;ecg2_click_example.c, 203 :: 		Uart_Write_Text(final_string);
0x6210	0x440FC0E0  ADD.L	R0, SP, #14
0x6214	0x0034169E  CALL	_UART_Write_Text+0
;ecg2_click_example.c, 204 :: 		Uart_Write_Text("\r\n");
0x6218	0x6400001A  LDK.L	R0, #?lstr6_ecg2_click_example+0
0x621C	0x0034169E  CALL	_UART_Write_Text+0
;ecg2_click_example.c, 207 :: 		channel3_voltage = calculate_ecg_channel( ecg_data_sample, 7, vref, channel_gain, channel3_voltage_offset );
0x6220	0xC40000F8  LDA.L	R0, _channel3_voltage_offset+0
0x6224	0x44404000  MOVE.L	R4, R0
0x6228	0x6C30189B  LPM.L	R3, $+68
0x622C	0x6C20189C  LPM.L	R2, $+68
0x6230	0x64100007  LDK.L	R1, #7
0x6234	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x6238	0x00341438  CALL	_calculate_ecg_channel+0
0x623C	0xBC000108  STA.L	_channel3_voltage+0, R0
;ecg2_click_example.c, 209 :: 		channel4_voltage = calculate_ecg_channel( ecg_data_sample, 9, vref, channel_gain, channel4_voltage_offset );
0x6240	0xC40000FC  LDA.L	R0, _channel4_voltage_offset+0
0x6244	0x44404000  MOVE.L	R4, R0
0x6248	0x6C30189B  LPM.L	R3, $+36
0x624C	0x6C20189C  LPM.L	R2, $+36
0x6250	0x64100009  LDK.L	R1, #9
0x6254	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x6258	0x00341438  CALL	_calculate_ecg_channel+0
0x625C	0xBC00010C  STA.L	_channel4_voltage+0, R0
;ecg2_click_example.c, 210 :: 		}
0x6260	0x0030183D  JMP	L_main29
;ecg2_click_example.c, 211 :: 		}
L_end_main:
L__main_end_loop:
0x6264	0x00301899  JMP	L__main_end_loop
0x6268	0x41000000  	#1090519040
0x626C	0x41A00000  	#1101004800
0x6270	0x45160000  	#1159069696
; end of _main
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x5AE8	0x6C3016BE  LPM.L	R3, $+16
0x5AEC	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x5AF0	0x00340BDD  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x5AF4	0xA0000000  RETURN	
0x5AF8	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2F74	0x95D00004  LINK	LR, #4
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 20 (R5)
0x2F78	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 390 :: 		
0x2F7C	0x4441C109  LSHR.L	R4, R3, #16
; config end address is: 12 (R3)
; configHigh start address is: 24 (R6)
0x2F80	0x4462400D  BEXTU.L	R6, R4, #0
;__Lib_GPIO.c, 392 :: 		
0x2F84	0x6441008C  LDK.L	R4, #GPIO_PORT_64_66+0
0x2F88	0x5DE00042  CMP.L	R0, R4
0x2F8C	0x00200BE6  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 12 (R3)
0x2F90	0x64300003  LDK.L	R3, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 12 (R3)
0x2F94	0x00300BE7  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 12 (R3)
0x2F98	0x64300008  LDK.L	R3, #8
; portNumOfPins end address is: 12 (R3)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 12 (R3)
; clearMask start address is: 32 (R8)
0x2F9C	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x2FA0	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x2FA4	0x64410003  LDK.L	R4, #65539
0x2FA8	0x44428044  AND.L	R4, R5, R4
0x2FAC	0x5DE24002  CMP.L	R4, #0
0x2FB0	0x00280BF2  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x2FB4	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x2FB8	0x44434014  AND.L	R4, R6, #1
0x2FBC	0x4442400D  BEXTU.L	R4, R4, #0
0x2FC0	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x2FC4	0x00300BF2  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x2FC8	0x6442000C  LDK.L	R4, #131084
0x2FCC	0x44428044  AND.L	R4, R5, R4
0x2FD0	0x5DE24002  CMP.L	R4, #0
0x2FD4	0x00280BFB  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x2FD8	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x2FDC	0x44434024  AND.L	R4, R6, #2
0x2FE0	0x4442400D  BEXTU.L	R4, R4, #0
0x2FE4	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x2FE8	0x00300BFB  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x2FEC	0x6C400C57  LPM.L	R4, $+368
0x2FF0	0x44428044  AND.L	R4, R5, R4
0x2FF4	0x5DE24002  CMP.L	R4, #0
0x2FF8	0x00280C07  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x2FFC	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x3000	0x444340C4  AND.L	R4, R6, #12
0x3004	0x4442400D  BEXTU.L	R4, R4, #0
0x3008	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
0x300C	0xB5F38000  STI.L	SP, #0, R7
0x3010	0x44744000  MOVE.L	R7, R8
0x3014	0xAC8F8000  LDI.L	R8, SP, #0
;__Lib_GPIO.c, 421 :: 		
0x3018	0x00300C0A  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x301C	0xB5F40000  STI.L	SP, #0, R8
0x3020	0x4483C000  MOVE.L	R8, R7
0x3024	0xAC7F8000  LDI.L	R7, SP, #0
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x3028	0x6C400C58  LPM.L	R4, $+312
0x302C	0x44428044  AND.L	R4, R5, R4
; configLow end address is: 20 (R5)
0x3030	0x5DE24002  CMP.L	R4, #0
0x3034	0x00280C13  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x3038	0x4473C305  OR.L	R7, R7, #48
;__Lib_GPIO.c, 426 :: 		
0x303C	0x44434304  AND.L	R4, R6, #48
0x3040	0x4442400D  BEXTU.L	R4, R4, #0
; configHigh end address is: 24 (R6)
0x3044	0x44840045  OR.L	R8, R8, R4
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 427 :: 		
0x3048	0x00300C13  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x304C	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x3050	0x44400042  SUB.L	R4, R0, R4
0x3054	0x44524038  ASHL.L	R5, R4, #3
0x3058	0x6441001C  LDK.L	R4, #PIN_00_03+0
0x305C	0x44420050  ADD.L	R4, R4, R5
; regByteAddr start address is: 16 (R4)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x3060	0x44B0D00D  BEXTU.L	R11, R1, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 40 (R10)
0x3064	0x64A00000  LDK.L	R10, #0
; portNumOfPins end address is: 12 (R3)
; regByteAddr end address is: 16 (R4)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
; port end address is: 0 (R0)
0x3068	0x4491D00D  BEXTU.L	R9, R3, #256
0x306C	0x44324000  MOVE.L	R3, R4
L_GPIO_Config28:
; cnt start address is: 40 (R10)
; regByteAddr start address is: 12 (R3)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 12 (R3)
; regByteAddr end address is: 12 (R3)
; clearMask start address is: 28 (R7)
; clearMask end address is: 28 (R7)
; setMask start address is: 32 (R8)
; setMask end address is: 32 (R8)
; portNumOfPins start address is: 36 (R9)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3070	0x5DE50092  CMP.L	R10, R9
0x3074	0x00600C31  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
; regByteAddr start address is: 12 (R3)
0x3078	0x4445C014  AND.L	R4, R11, #1
0x307C	0x5DE24002  CMP.L	R4, #0
0x3080	0x00280C2E  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x3084	0x445180A0  ADD.L	R5, R3, R10
0x3088	0xA8428000  LDI.B	R4, R5, #0
0x308C	0x444243F4  AND.L	R4, R4, #63
0x3090	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 437 :: 		
0x3094	0x446180A0  ADD.L	R6, R3, R10
0x3098	0x4453FFF6  XOR.L	R5, R7, #-1
0x309C	0xA8430000  LDI.B	R4, R6, #0
0x30A0	0x44420054  AND.L	R4, R4, R5
0x30A4	0xB0620000  STI.B	R6, #0, R4
;__Lib_GPIO.c, 438 :: 		
0x30A8	0x445180A0  ADD.L	R5, R3, R10
0x30AC	0xA8428000  LDI.B	R4, R5, #0
0x30B0	0x44420085  OR.L	R4, R4, R8
0x30B4	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x30B8	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x30BC	0x44A54010  ADD.L	R10, R10, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
; portNumOfPins end address is: 36 (R9)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
0x30C0	0x00300C1C  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 32 (R8)
0x30C4	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 28 (R7)
0x30C8	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 12 (R3)
0x30CC	0x4430D00D  BEXTU.L	R3, R1, #256
; pinMask end address is: 4 (R1)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x30D0	0x64100000  LDK.L	R1, #0
; dir end address is: 8 (R2)
; cnt end address is: 4 (R1)
; port end address is: 0 (R0)
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; tmpPinMask end address is: 12 (R3)
0x30D4	0xB5F08000  STI.L	SP, #0, R1
0x30D8	0x4411500D  BEXTU.L	R1, R2, #256
0x30DC	0xAC2F8000  LDI.L	R2, SP, #0
L_GPIO_Config32:
; cnt start address is: 8 (R2)
; dir start address is: 4 (R1)
; tmpPinMask start address is: 12 (R3)
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
; port start address is: 0 (R0)
; dir start address is: 4 (R1)
; dir end address is: 4 (R1)
0x30E0	0x5DE14202  CMP.L	R2, #32
0x30E4	0x00600C47  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 4 (R1)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 4 (R1)
0x30E8	0x4441C014  AND.L	R4, R3, #1
0x30EC	0x5DE24002  CMP.L	R4, #0
0x30F0	0x00280C44  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x30F4	0x6440000C  LDK.L	R4, #12
0x30F8	0x44420028  ASHL.L	R4, R4, R2
0x30FC	0x44840045  OR.L	R8, R8, R4
;__Lib_GPIO.c, 456 :: 		
0x3100	0x4440D00D  BEXTU.L	R4, R1, #256
0x3104	0x44420028  ASHL.L	R4, R4, R2
0x3108	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 457 :: 		
0x310C	0x00300C44  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x3110	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_GPIO.c, 451 :: 		
0x3114	0x44214040  ADD.L	R2, R2, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 4 (R1)
; tmpPinMask end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x3118	0x00300C38  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x311C	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x3120	0x44400042  SUB.L	R4, R0, R4
; port end address is: 0 (R0)
0x3124	0x44524028  ASHL.L	R5, R4, #2
0x3128	0x64410060  LDK.L	R4, #GPIO_CFG_00_07+0
0x312C	0x44620050  ADD.L	R6, R4, R5
; regLongAddr start address is: 0 (R0)
0x3130	0x44034000  MOVE.L	R0, R6
;__Lib_GPIO.c, 462 :: 		
0x3134	0x44547FF6  XOR.L	R5, R8, #-1
; clearMask end address is: 32 (R8)
0x3138	0xAC430000  LDI.L	R4, R6, #0
0x313C	0x44420054  AND.L	R4, R4, R5
0x3140	0xB4620000  STI.L	R6, #0, R4
;__Lib_GPIO.c, 463 :: 		
0x3144	0xAC400000  LDI.L	R4, R0, #0
0x3148	0x44420075  OR.L	R4, R4, R7
; setMask end address is: 28 (R7)
0x314C	0xB4020000  STI.L	R0, #0, R4
; regLongAddr end address is: 0 (R0)
;__Lib_GPIO.c, 465 :: 		
0x3150	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x3154	0x99D00000  UNLINK	LR
0x3158	0xA0000000  RETURN	
0x315C	0x000C00F0  	#786672
0x3160	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x5B28	0x6C3016CE  LPM.L	R3, $+16
0x5B2C	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x5B30	0x00340BDD  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x5B34	0xA0000000  RETURN	
0x5B38	0x00100215  	#1049109
; end of _GPIO_Digital_Output
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x5AFC	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x5B00	0xC41000D4  LDA.L	R1, __Lib_UART_UART1+0
0x5B04	0xB5F08000  STI.L	SP, #0, R1
0x5B08	0x64400000  LDK.L	R4, #0
0x5B0C	0x64300000  LDK.L	R3, #0
0x5B10	0x64200003  LDK.L	R2, #3
0x5B14	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x5B18	0xAC0F8000  LDI.L	R0, SP, #0
0x5B1C	0x00341470  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x5B20	0x99D00000  UNLINK	LR
0x5B24	0xA0000000  RETURN	
; end of _UART1_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x51C0	0x95D0000C  LINK	LR, #12
0x51C4	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x51C8	0xC45000D4  LDA.L	R5, __Lib_UART_UART1+0
0x51CC	0x5DE58052  CMP.L	R11, R5
0x51D0	0x0020147E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x51D4	0x645FFFFF  LDK.L	R5, #_UART1_Read+0
0x51D8	0xBC50014C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x51DC	0x64500694  LDK.L	R5, #_UART1_Write+0
0x51E0	0xBC500148  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x51E4	0x645FFFFF  LDK.L	R5, #_UART1_Data_Ready+0
0x51E8	0xBC500150  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x51EC	0x645FFFFF  LDK.L	R5, #_UART1_Tx_Idle+0
0x51F0	0xBC500154  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x51F4	0x00301489  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x51F8	0xC45000D8  LDA.L	R5, __Lib_UART_UART2+0
0x51FC	0x5DE58052  CMP.L	R11, R5
0x5200	0x00201489  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x5204	0x645FFFFF  LDK.L	R5, #_UART2_Read+0
0x5208	0xBC50014C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x520C	0x64500674  LDK.L	R5, #_UART2_Write+0
0x5210	0xBC500148  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x5214	0x645FFFFF  LDK.L	R5, #_UART2_Data_Ready+0
0x5218	0xBC500150  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x521C	0x645FFFFF  LDK.L	R5, #_UART2_Tx_Idle+0
0x5220	0xBC500154  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x5224	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x5228	0x00340811  CALL	_Get_Peripheral_Clock_kHz+0
0x522C	0x645003E8  LDK.L	R5, #1000
0x5230	0xF4500058  MUL.L	R5, R0, R5
0x5234	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x5238	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x523C	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x5240	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x5244	0x4405C000  MOVE.L	R0, R11
0x5248	0x00340750  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x524C	0x4405C000  MOVE.L	R0, R11
0x5250	0x00340A4E  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x5254	0x6410000F  LDK.L	R1, #15
0x5258	0x4405C000  MOVE.L	R0, R11
0x525C	0x0034091F  CALL	__Lib_UART_UARTx_Read_ICR+0
0x5260	0x44507FE4  AND.L	R5, R0, #-2
0x5264	0x64200026  LDK.L	R2, #38
0x5268	0x4412D00D  BEXTU.L	R1, R5, #256
0x526C	0x4405C000  MOVE.L	R0, R11
0x5270	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x5274	0xAC2F8000  LDI.L	R2, SP, #0
0x5278	0xAC1F8008  LDI.L	R1, SP, #8
0x527C	0x4405C000  MOVE.L	R0, R11
0x5280	0x00340A55  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x5284	0xA81F8005  LDI.B	R1, SP, #5
0x5288	0x4405C000  MOVE.L	R0, R11
0x528C	0x0034088D  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x5290	0xA81F8004  LDI.B	R1, SP, #4
0x5294	0x4405C000  MOVE.L	R0, R11
0x5298	0x003408C4  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x529C	0xA81F8006  LDI.B	R1, SP, #6
0x52A0	0x4405C000  MOVE.L	R0, R11
0x52A4	0x003408D9  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x52A8	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x52AC	0x00340848  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x52B0	0x99D00000  UNLINK	LR
0x52B4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x2044	0xC4010008  LDA.L	R0, CLKCFG+0
0x2048	0x440043FD  BEXTU.L	R0, R0, #63
0x204C	0x5DE04002  CMP.L	R0, #0
0x2050	0x0028081E  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x2054	0xC4010008  LDA.L	R0, CLKCFG+0
0x2058	0x44004109  LSHR.L	R0, R0, #16
0x205C	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x2060	0x64000001  LDK.L	R0, #1
0x2064	0x44100018  ASHL.L	R1, R0, R1
0x2068	0x4410C00C  BEXTS.L	R1, R1, #0
0x206C	0x640186A0  LDK.L	R0, #100000
0x2070	0xF4000012  DIV.L	R0, R0, R1
0x2074	0x0030081F  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x2078	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x207C	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x1D40	0xC41000D4  LDA.L	R1, __Lib_UART_UART1+0
0x1D44	0x5DE00012  CMP.L	R0, R1
0x1D48	0x00200767  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x1D4C	0xC4110008  LDA.L	R1, CLKCFG+0
0x1D50	0x4410C105  OR.L	R1, R1, #16
0x1D54	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x1D58	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1D5C	0x641F0000  LDK.L	R1, #-65536
0x1D60	0x44110014  AND.L	R1, R2, R1
0x1D64	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x1D68	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1D6C	0x6410D0D0  LDK.L	R1, #53456
0x1D70	0x44110015  OR.L	R1, R2, R1
0x1D74	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x1D78	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1D7C	0x6C10077B  LPM.L	R1, $+112
0x1D80	0x44110014  AND.L	R1, R2, R1
0x1D84	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x1D88	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1D8C	0x6C10077C  LPM.L	R1, $+100
0x1D90	0x44110015  OR.L	R1, R2, R1
0x1D94	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x1D98	0x0030077A  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x1D9C	0xC4110008  LDA.L	R1, CLKCFG+0
0x1DA0	0x4410C085  OR.L	R1, R1, #8
0x1DA4	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x1DA8	0xC4210050  LDA.L	R2, PIN_52_55+0
0x1DAC	0x641F0000  LDK.L	R1, #-65536
0x1DB0	0x44110014  AND.L	R1, R2, R1
0x1DB4	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x1DB8	0xC4210050  LDA.L	R2, PIN_52_55+0
0x1DBC	0x64109090  LDK.L	R1, #37008
0x1DC0	0x44110015  OR.L	R1, R2, R1
0x1DC4	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x1DC8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1DCC	0x6C10077B  LPM.L	R1, $+32
0x1DD0	0x44110014  AND.L	R1, R2, R1
0x1DD4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x1DD8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1DDC	0x64150000  LDK.L	R1, #327680
0x1DE0	0x44110015  OR.L	R1, R2, R1
0x1DE4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x1DE8	0xA0000000  RETURN	
0x1DEC	0xFF00FFFF  	#-16711681
0x1DF0	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x2938	0x6420000C  LDK.L	R2, #12
0x293C	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x2940	0x0034049B  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x2944	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x126C	0x44504000  MOVE.L	R5, R0
0x1270	0x4460D00D  BEXTU.L	R6, R1, #256
0x1274	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x1278	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x127C	0x4432C560  ADD.L	R3, R5, #86
0x1280	0xA8318000  LDI.B	R3, R3, #0
0x1284	0x59E1CBF2  CMP.B	R3, #191
0x1288	0x002004B2  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x128C	0x4442C560  ADD.L	R4, R5, #86
0x1290	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x1294	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x1298	0x4432C550  ADD.L	R3, R5, #85
0x129C	0xA8318000  LDI.B	R3, R3, #0
0x12A0	0x4431C7F4  AND.L	R3, R3, #127
0x12A4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x12A8	0x4432C560  ADD.L	R3, R5, #86
0x12AC	0xA8318000  LDI.B	R3, R3, #0
0x12B0	0x64200027  LDK.L	R2, #39
0x12B4	0x4411D00D  BEXTU.L	R1, R3, #256
0x12B8	0x4402C000  MOVE.L	R0, R5
0x12BC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x12C0	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x12C4	0x003004B3  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x12C8	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x12CC	0x59E3C002  CMP.B	R7, #0
0x12D0	0x002004B7  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x12D4	0x4432C540  ADD.L	R3, R5, #84
0x12D8	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x12DC	0x6420002B  LDK.L	R2, #43
0x12E0	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x12E4	0x4402C000  MOVE.L	R0, R5
0x12E8	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x12EC	0x64200035  LDK.L	R2, #53
0x12F0	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x12F4	0x4402C000  MOVE.L	R0, R5
0x12F8	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x12FC	0x59E24BF2  CMP.B	R4, #191
0x1300	0x002004C9  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x1304	0x4432C560  ADD.L	R3, R5, #86
0x1308	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x130C	0x4432C560  ADD.L	R3, R5, #86
0x1310	0xA8318000  LDI.B	R3, R3, #0
0x1314	0x64200027  LDK.L	R2, #39
0x1318	0x4411D00D  BEXTU.L	R1, R3, #256
0x131C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1320	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x1324	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x00AC	0x00300069  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x00B0	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x00B4	0xAC318000  LDI.L	R3, R3, #0
0x00B8	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00BC	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C0	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00C4	0xAC318000  LDI.L	R3, R3, #0
0x00C8	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00CC	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D0	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00D4	0xAC318000  LDI.L	R3, R3, #0
0x00D8	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00DC	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E0	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00E4	0xAC318000  LDI.L	R3, R3, #0
0x00E8	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00EC	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F0	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00F4	0xAC318000  LDI.L	R3, R3, #0
0x00F8	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00FC	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0100	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x0104	0xAC318000  LDI.L	R3, R3, #0
0x0108	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x010C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0110	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x0114	0xAC318000  LDI.L	R3, R3, #0
0x0118	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x011C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0120	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0124	0xAC318000  LDI.L	R3, R3, #0
0x0128	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x012C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0130	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0134	0xAC318000  LDI.L	R3, R3, #0
0x0138	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x013C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0140	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0144	0xAC318000  LDI.L	R3, R3, #0
0x0148	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x014C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0150	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0154	0xAC318000  LDI.L	R3, R3, #0
0x0158	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x015C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0160	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0164	0xAC318000  LDI.L	R3, R3, #0
0x0168	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x016C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0170	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0174	0xAC318000  LDI.L	R3, R3, #0
0x0178	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x017C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0180	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0184	0xAC318000  LDI.L	R3, R3, #0
0x0188	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x018C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0190	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0194	0xAC318000  LDI.L	R3, R3, #0
0x0198	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x019C	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x01A0	0x00300088  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x01A4	0x59E14212  CMP.B	R2, #33
0x01A8	0x0028002C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x01AC	0x59E14232  CMP.B	R2, #35
0x01B0	0x00280030  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x01B4	0x59E14222  CMP.B	R2, #34
0x01B8	0x00280034  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01BC	0x59E14242  CMP.B	R2, #36
0x01C0	0x00280038  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01C4	0x59E14262  CMP.B	R2, #38
0x01C8	0x0028003C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01CC	0x59E14272  CMP.B	R2, #39
0x01D0	0x00280040  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01D4	0x59E14282  CMP.B	R2, #40
0x01D8	0x00280044  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01DC	0x59E142B2  CMP.B	R2, #43
0x01E0	0x00280048  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01E4	0x59E142C2  CMP.B	R2, #44
0x01E8	0x0028004C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01EC	0x59E142D2  CMP.B	R2, #45
0x01F0	0x00280050  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01F4	0x59E142E2  CMP.B	R2, #46
0x01F8	0x00280054  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01FC	0x59E14302  CMP.B	R2, #48
0x0200	0x00280058  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x0204	0x59E14312  CMP.B	R2, #49
0x0208	0x0028005C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x020C	0x59E14322  CMP.B	R2, #50
0x0210	0x00280060  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x0214	0x59E14352  CMP.B	R2, #53
0x0218	0x00280064  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x021C	0x00300068  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0220	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x25C8	0x44504000  MOVE.L	R5, R0
0x25CC	0x4460D00D  BEXTU.L	R6, R1, #256
0x25D0	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x25D4	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x25D8	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x25DC	0x00300A40  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x25E0	0x4432C560  ADD.L	R3, R5, #86
0x25E4	0xA8318000  LDI.B	R3, R3, #0
0x25E8	0x4431C804  AND.L	R3, R3, #128
0x25EC	0x59E1C802  CMP.B	R3, #128
0x25F0	0x0020098C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x25F4	0x4442C560  ADD.L	R4, R5, #86
0x25F8	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x25FC	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x2600	0x4432C550  ADD.L	R3, R5, #85
0x2604	0xA8318000  LDI.B	R3, R3, #0
0x2608	0x4431C7F4  AND.L	R3, R3, #127
0x260C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x2610	0x4432C560  ADD.L	R3, R5, #86
0x2614	0xA8318000  LDI.B	R3, R3, #0
0x2618	0x64200027  LDK.L	R2, #39
0x261C	0x4411D00D  BEXTU.L	R1, R3, #256
0x2620	0x4402C000  MOVE.L	R0, R5
0x2624	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x2628	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x262C	0x0030098D  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x2630	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x2634	0x64200021  LDK.L	R2, #33
0x2638	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x263C	0x4402C000  MOVE.L	R0, R5
0x2640	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x2644	0x44324804  AND.L	R3, R4, #128
0x2648	0x59E1C802  CMP.B	R3, #128
0x264C	0x0020099C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x2650	0x4432C560  ADD.L	R3, R5, #86
0x2654	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x2658	0x4432C560  ADD.L	R3, R5, #86
0x265C	0xA8318000  LDI.B	R3, R3, #0
0x2660	0x64200027  LDK.L	R2, #39
0x2664	0x4411D00D  BEXTU.L	R1, R3, #256
0x2668	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x266C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x2670	0x00300A4D  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x2674	0x4432C560  ADD.L	R3, R5, #86
0x2678	0xA8318000  LDI.B	R3, R3, #0
0x267C	0x4431C804  AND.L	R3, R3, #128
0x2680	0x59E1C802  CMP.B	R3, #128
0x2684	0x002009B0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x2688	0x4442C560  ADD.L	R4, R5, #86
0x268C	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x2690	0x4432C550  ADD.L	R3, R5, #85
0x2694	0xA8318000  LDI.B	R3, R3, #0
0x2698	0x4431C7F4  AND.L	R3, R3, #127
0x269C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x26A0	0x4432C560  ADD.L	R3, R5, #86
0x26A4	0xA8318000  LDI.B	R3, R3, #0
0x26A8	0x64200027  LDK.L	R2, #39
0x26AC	0x4411D00D  BEXTU.L	R1, R3, #256
0x26B0	0x4402C000  MOVE.L	R0, R5
0x26B4	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x26B8	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x26BC	0x003009B1  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x26C0	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x26C4	0x4432C540  ADD.L	R3, R5, #84
0x26C8	0xA8318000  LDI.B	R3, R3, #0
0x26CC	0x4431C804  AND.L	R3, R3, #128
0x26D0	0x59E1C802  CMP.B	R3, #128
0x26D4	0x002009C1  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x26D8	0x6420002B  LDK.L	R2, #43
0x26DC	0x64100000  LDK.L	R1, #0
0x26E0	0x4402C000  MOVE.L	R0, R5
0x26E4	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x26E8	0x4432C540  ADD.L	R3, R5, #84
0x26EC	0xA8318000  LDI.B	R3, R3, #0
0x26F0	0x4431C7F4  AND.L	R3, R3, #127
0x26F4	0x64200035  LDK.L	R2, #53
0x26F8	0x4411D00D  BEXTU.L	R1, R3, #256
0x26FC	0x4402C000  MOVE.L	R0, R5
0x2700	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x2704	0x64200024  LDK.L	R2, #36
0x2708	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x270C	0x4402C000  MOVE.L	R0, R5
0x2710	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x2714	0x4432C540  ADD.L	R3, R5, #84
0x2718	0xA8318000  LDI.B	R3, R3, #0
0x271C	0x4431C804  AND.L	R3, R3, #128
0x2720	0x59E1C802  CMP.B	R3, #128
0x2724	0x002009D5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x2728	0x6420002B  LDK.L	R2, #43
0x272C	0x64100000  LDK.L	R1, #0
0x2730	0x4402C000  MOVE.L	R0, R5
0x2734	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x2738	0x4432C540  ADD.L	R3, R5, #84
0x273C	0xA8318000  LDI.B	R3, R3, #0
0x2740	0x4431C805  OR.L	R3, R3, #128
0x2744	0x64200035  LDK.L	R2, #53
0x2748	0x4411D00D  BEXTU.L	R1, R3, #256
0x274C	0x4402C000  MOVE.L	R0, R5
0x2750	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x2754	0x44324804  AND.L	R3, R4, #128
0x2758	0x59E1C802  CMP.B	R3, #128
0x275C	0x002009E0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x2760	0x4432C560  ADD.L	R3, R5, #86
0x2764	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x2768	0x4432C560  ADD.L	R3, R5, #86
0x276C	0xA8318000  LDI.B	R3, R3, #0
0x2770	0x64200027  LDK.L	R2, #39
0x2774	0x4411D00D  BEXTU.L	R1, R3, #256
0x2778	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x277C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x2780	0x00300A4D  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x2784	0x4432C560  ADD.L	R3, R5, #86
0x2788	0xA8318000  LDI.B	R3, R3, #0
0x278C	0x59E1CBF2  CMP.B	R3, #191
0x2790	0x002009F2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x2794	0x4442C560  ADD.L	R4, R5, #86
0x2798	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x279C	0x4432C550  ADD.L	R3, R5, #85
0x27A0	0xA8318000  LDI.B	R3, R3, #0
0x27A4	0x4431C7F4  AND.L	R3, R3, #127
0x27A8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x27AC	0x4432C560  ADD.L	R3, R5, #86
0x27B0	0xA8318000  LDI.B	R3, R3, #0
0x27B4	0x64200027  LDK.L	R2, #39
0x27B8	0x4411D00D  BEXTU.L	R1, R3, #256
0x27BC	0x4402C000  MOVE.L	R0, R5
0x27C0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x27C4	0x003009F2  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x27C8	0x59E3C262  CMP.B	R7, #38
0x27CC	0x00200A0A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x27D0	0x4432C560  ADD.L	R3, R5, #86
0x27D4	0xA8318000  LDI.B	R3, R3, #0
0x27D8	0x4431C804  AND.L	R3, R3, #128
0x27DC	0x59E1C002  CMP.B	R3, #0
0x27E0	0x00200A08  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x27E4	0x4442C560  ADD.L	R4, R5, #86
0x27E8	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x27EC	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x27F0	0x4432C550  ADD.L	R3, R5, #85
0x27F4	0xA8318000  LDI.B	R3, R3, #0
0x27F8	0x4431C805  OR.L	R3, R3, #128
0x27FC	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x2800	0x4432C560  ADD.L	R3, R5, #86
0x2804	0xA8318000  LDI.B	R3, R3, #0
0x2808	0x64200027  LDK.L	R2, #39
0x280C	0x4411D00D  BEXTU.L	R1, R3, #256
0x2810	0x4402C000  MOVE.L	R0, R5
0x2814	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x2818	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x281C	0x00300A09  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x2820	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x2824	0x00300A0B  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x2828	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x282C	0x4433D00D  BEXTU.L	R3, R7, #256
0x2830	0x4421D00D  BEXTU.L	R2, R3, #256
0x2834	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x2838	0x4402C000  MOVE.L	R0, R5
0x283C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x2840	0x59E3C262  CMP.B	R7, #38
0x2844	0x00200A1D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x2848	0x44324804  AND.L	R3, R4, #128
0x284C	0x59E1C002  CMP.B	R3, #0
0x2850	0x00200A1D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x2854	0x4432C560  ADD.L	R3, R5, #86
0x2858	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x285C	0x4432C560  ADD.L	R3, R5, #86
0x2860	0xA8318000  LDI.B	R3, R3, #0
0x2864	0x64200027  LDK.L	R2, #39
0x2868	0x4411D00D  BEXTU.L	R1, R3, #256
0x286C	0x4402C000  MOVE.L	R0, R5
0x2870	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x2874	0x59E44BF2  CMP.B	R8, #191
0x2878	0x00200A27  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x287C	0x4432C560  ADD.L	R3, R5, #86
0x2880	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x2884	0x4432C560  ADD.L	R3, R5, #86
0x2888	0xA8318000  LDI.B	R3, R3, #0
0x288C	0x64200027  LDK.L	R2, #39
0x2890	0x4411D00D  BEXTU.L	R1, R3, #256
0x2894	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x2898	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x289C	0x00300A4D  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x28A0	0x4432C560  ADD.L	R3, R5, #86
0x28A4	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x28A8	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x28AC	0x4432C560  ADD.L	R3, R5, #86
0x28B0	0xA8318000  LDI.B	R3, R3, #0
0x28B4	0x4422500D  BEXTU.L	R2, R4, #256
0x28B8	0x4411D00D  BEXTU.L	R1, R3, #256
0x28BC	0x4402C000  MOVE.L	R0, R5
0x28C0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x28C4	0x4432C560  ADD.L	R3, R5, #86
0x28C8	0xA8318000  LDI.B	R3, R3, #0
0x28CC	0x59E1CBF2  CMP.B	R3, #191
0x28D0	0x00200A3A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x28D4	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x28D8	0xA8320000  LDI.B	R3, R4, #0
0x28DC	0x4431C805  OR.L	R3, R3, #128
0x28E0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x28E4	0x00300A3E  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x28E8	0x4442C550  ADD.L	R4, R5, #85
0x28EC	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x28F0	0xA8318000  LDI.B	R3, R3, #0
0x28F4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x28F8	0x00300A4D  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x28FC	0x00300A4D  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x2900	0x59E3C212  CMP.B	R7, #33
0x2904	0x00280978  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x2908	0x59E3C242  CMP.B	R7, #36
0x290C	0x0028099D  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x2910	0x59E3C262  CMP.B	R7, #38
0x2914	0x002809E1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x2918	0x59E3C282  CMP.B	R7, #40
0x291C	0x002809E1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x2920	0x59E3C2B2  CMP.B	R7, #43
0x2924	0x002809E1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x2928	0x59E3C272  CMP.B	R7, #39
0x292C	0x00280A28  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x2930	0x00300A3F  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x2934	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x247C	0x44404000  MOVE.L	R4, R0
0x2480	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x2484	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x2488	0x44224560  ADD.L	R2, R4, #86
0x248C	0xA8210000  LDI.B	R2, R2, #0
0x2490	0x59E14BF2  CMP.B	R2, #191
0x2494	0x00200933  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x2498	0x44324560  ADD.L	R3, R4, #86
0x249C	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x24A0	0x44224550  ADD.L	R2, R4, #85
0x24A4	0xA8210000  LDI.B	R2, R2, #0
0x24A8	0x442147F4  AND.L	R2, R2, #127
0x24AC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x24B0	0x44224560  ADD.L	R2, R4, #86
0x24B4	0xA8210000  LDI.B	R2, R2, #0
0x24B8	0x4411500D  BEXTU.L	R1, R2, #256
0x24BC	0x64200027  LDK.L	R2, #39
0x24C0	0x44024000  MOVE.L	R0, R4
0x24C4	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x24C8	0x00300933  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x24CC	0x59E34002  CMP.B	R6, #0
0x24D0	0x00200942  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x24D4	0x6420002B  LDK.L	R2, #43
0x24D8	0x64100000  LDK.L	R1, #0
0x24DC	0x44024000  MOVE.L	R0, R4
0x24E0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x24E4	0x44224540  ADD.L	R2, R4, #84
0x24E8	0xA8210000  LDI.B	R2, R2, #0
0x24EC	0x4411500D  BEXTU.L	R1, R2, #256
0x24F0	0x64200035  LDK.L	R2, #53
0x24F4	0x44024000  MOVE.L	R0, R4
0x24F8	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x24FC	0x44224540  ADD.L	R2, R4, #84
0x2500	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x2504	0x00300966  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x2508	0x6420002B  LDK.L	R2, #43
0x250C	0x64100000  LDK.L	R1, #0
0x2510	0x44024000  MOVE.L	R0, R4
0x2514	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x2518	0x44324540  ADD.L	R3, R4, #84
0x251C	0xA8218000  LDI.B	R2, R3, #0
0x2520	0x44214405  OR.L	R2, R2, #64
0x2524	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x2528	0x44224540  ADD.L	R2, R4, #84
0x252C	0xA8210000  LDI.B	R2, R2, #0
0x2530	0x4411500D  BEXTU.L	R1, R2, #256
0x2534	0x64200035  LDK.L	R2, #53
0x2538	0x44024000  MOVE.L	R0, R4
0x253C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x2540	0x6420002B  LDK.L	R2, #43
0x2544	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x2548	0x44024000  MOVE.L	R0, R4
0x254C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x2550	0x64100035  LDK.L	R1, #53
0x2554	0x44024000  MOVE.L	R0, R4
0x2558	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x255C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x2560	0x6420002B  LDK.L	R2, #43
0x2564	0x64100000  LDK.L	R1, #0
0x2568	0x44024000  MOVE.L	R0, R4
0x256C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x2570	0x44324540  ADD.L	R3, R4, #84
0x2574	0xA8218000  LDI.B	R2, R3, #0
0x2578	0x44217BF4  AND.L	R2, R2, #-65
0x257C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x2580	0x44224540  ADD.L	R2, R4, #84
0x2584	0xA8210000  LDI.B	R2, R2, #0
0x2588	0x4411500D  BEXTU.L	R1, R2, #256
0x258C	0x64200035  LDK.L	R2, #53
0x2590	0x44024000  MOVE.L	R0, R4
0x2594	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x2598	0x59E2CBF2  CMP.B	R5, #191
0x259C	0x00200970  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x25A0	0x44224560  ADD.L	R2, R4, #86
0x25A4	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x25A8	0x44224560  ADD.L	R2, R4, #86
0x25AC	0xA8210000  LDI.B	R2, R2, #0
0x25B0	0x4411500D  BEXTU.L	R1, R2, #256
0x25B4	0x64200027  LDK.L	R2, #39
0x25B8	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x25BC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x25C0	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x25C4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x1328	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x132C	0x00300519  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x1330	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x1334	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x1338	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x133C	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x1340	0xAC210000  LDI.L	R2, R2, #0
0x1344	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x1348	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x134C	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x1350	0xAC210000  LDI.L	R2, R2, #0
0x1354	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x1358	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x135C	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x1360	0xAC210000  LDI.L	R2, R2, #0
0x1364	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x1368	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x136C	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x1370	0xAC210000  LDI.L	R2, R2, #0
0x1374	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x1378	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x137C	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x1380	0xAC210000  LDI.L	R2, R2, #0
0x1384	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x1388	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x138C	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x1390	0xAC210000  LDI.L	R2, R2, #0
0x1394	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x1398	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x139C	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x13A0	0xAC210000  LDI.L	R2, R2, #0
0x13A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x13A8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x13AC	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x13B0	0xAC210000  LDI.L	R2, R2, #0
0x13B4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x13B8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x13BC	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x13C0	0xAC210000  LDI.L	R2, R2, #0
0x13C4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x13C8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x13CC	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x13D0	0xAC210000  LDI.L	R2, R2, #0
0x13D4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x13D8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x13DC	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x13E0	0xAC210000  LDI.L	R2, R2, #0
0x13E4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x13E8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x13EC	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x13F0	0xAC210000  LDI.L	R2, R2, #0
0x13F4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x13F8	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x13FC	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x1400	0xAC210000  LDI.L	R2, R2, #0
0x1404	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x1408	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x140C	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x1410	0xAC210000  LDI.L	R2, R2, #0
0x1414	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x1418	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x141C	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x1420	0xAC210000  LDI.L	R2, R2, #0
0x1424	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x1428	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x142C	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x1430	0xAC210000  LDI.L	R2, R2, #0
0x1434	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x1438	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x143C	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x1440	0xAC210000  LDI.L	R2, R2, #0
0x1444	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x1448	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x144C	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x1450	0xAC210000  LDI.L	R2, R2, #0
0x1454	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x1458	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x145C	0x4401500D  BEXTU.L	R0, R2, #256
0x1460	0x00300540  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1464	0x59E0C202  CMP.B	R1, #32
0x1468	0x002804CC  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x146C	0x59E0C232  CMP.B	R1, #35
0x1470	0x002804CF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x1474	0x59E0C222  CMP.B	R1, #34
0x1478	0x002804D3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x147C	0x59E0C242  CMP.B	R1, #36
0x1480	0x002804D7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x1484	0x59E0C252  CMP.B	R1, #37
0x1488	0x002804DB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x148C	0x59E0C272  CMP.B	R1, #39
0x1490	0x002804DF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x1494	0x59E0C282  CMP.B	R1, #40
0x1498	0x002804E3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x149C	0x59E0C292  CMP.B	R1, #41
0x14A0	0x002804E7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x14A4	0x59E0C2A2  CMP.B	R1, #42
0x14A8	0x002804EB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x14AC	0x59E0C2B2  CMP.B	R1, #43
0x14B0	0x002804EF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x14B4	0x59E0C2C2  CMP.B	R1, #44
0x14B8	0x002804F3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x14BC	0x59E0C2D2  CMP.B	R1, #45
0x14C0	0x002804F7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x14C4	0x59E0C2E2  CMP.B	R1, #46
0x14C8	0x002804FB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x14CC	0x59E0C302  CMP.B	R1, #48
0x14D0	0x002804FF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x14D4	0x59E0C312  CMP.B	R1, #49
0x14D8	0x00280503  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x14DC	0x59E0C322  CMP.B	R1, #50
0x14E0	0x00280507  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x14E4	0x59E0C342  CMP.B	R1, #52
0x14E8	0x0028050B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x14EC	0x59E0C332  CMP.B	R1, #51
0x14F0	0x0028050F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x14F4	0x59E0C352  CMP.B	R1, #53
0x14F8	0x00280513  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x14FC	0x00300517  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x1500	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2954	0x44704000  MOVE.L	R7, R0
0x2958	0x4480C000  MOVE.L	R8, R1
0x295C	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x2960	0x64100028  LDK.L	R1, #40
0x2964	0x4403C000  MOVE.L	R0, R7
0x2968	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x296C	0x44304804  AND.L	R3, R0, #128
0x2970	0x59E1C002  CMP.B	R3, #0
0x2974	0x00280A67  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x2978	0x64100001  LDK.L	R1, #1
0x297C	0x4403C000  MOVE.L	R0, R7
0x2980	0x0034091F  CALL	__Lib_UART_UARTx_Read_ICR+0
0x2984	0x4430500D  BEXTU.L	R3, R0, #256
0x2988	0x44A1C039  LSHR.L	R10, R3, #3
0x298C	0x44A5500D  BEXTU.L	R10, R10, #256
0x2990	0x44A541F4  AND.L	R10, R10, #31
0x2994	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x2998	0x00300A68  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x299C	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x29A0	0x64100002  LDK.L	R1, #2
0x29A4	0x4403C000  MOVE.L	R0, R7
0x29A8	0x0034091F  CALL	__Lib_UART_UARTx_Read_ICR+0
0x29AC	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x29B0	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x29B4	0x59E1C032  CMP.B	R3, #3
0x29B8	0x01A80A71  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x29BC	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x29C0	0x00300A71  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x29C4	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x29C8	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x29CC	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x29D0	0xF4320038  MUL.L	R3, R4, R3
0x29D4	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x29D8	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x29DC	0x4431C00D  BEXTU.L	R3, R3, #0
0x29E0	0x4431C089  LSHR.L	R3, R3, #8
0x29E4	0x4431C00D  BEXTU.L	R3, R3, #0
0x29E8	0x4431CFF4  AND.L	R3, R3, #255
0x29EC	0x4411D00D  BEXTU.L	R1, R3, #256
0x29F0	0x4403C000  MOVE.L	R0, R7
0x29F4	0x00340322  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x29F8	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x29FC	0x4411D00D  BEXTU.L	R1, R3, #256
0x2A00	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2A04	0x0034033E  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x2A08	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D68	0x44404000  MOVE.L	R4, R0
0x0D6C	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0D70	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x0D74	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0D78	0x00300489  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x0D7C	0x44224560  ADD.L	R2, R4, #86
0x0D80	0xA8210000  LDI.B	R2, R2, #0
0x0D84	0x44214804  AND.L	R2, R2, #128
0x0D88	0x59E14802  CMP.B	R2, #128
0x0D8C	0x00200373  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0D90	0x44324560  ADD.L	R3, R4, #86
0x0D94	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0D98	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x0D9C	0x44224550  ADD.L	R2, R4, #85
0x0DA0	0xA8210000  LDI.B	R2, R2, #0
0x0DA4	0x442147F4  AND.L	R2, R2, #127
0x0DA8	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x0DAC	0x44224560  ADD.L	R2, R4, #86
0x0DB0	0xA8210000  LDI.B	R2, R2, #0
0x0DB4	0x4411500D  BEXTU.L	R1, R2, #256
0x0DB8	0x64200027  LDK.L	R2, #39
0x0DBC	0x44024000  MOVE.L	R0, R4
0x0DC0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0DC4	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0DC8	0x00300374  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x0DCC	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0DD0	0x64100020  LDK.L	R1, #32
0x0DD4	0x44024000  MOVE.L	R0, R4
0x0DD8	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0DDC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0DE0	0x4421C804  AND.L	R2, R3, #128
0x0DE4	0x59E14802  CMP.B	R2, #128
0x0DE8	0x00200383  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x0DEC	0x44224560  ADD.L	R2, R4, #86
0x0DF0	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x0DF4	0x44224560  ADD.L	R2, R4, #86
0x0DF8	0xA8210000  LDI.B	R2, R2, #0
0x0DFC	0x4411500D  BEXTU.L	R1, R2, #256
0x0E00	0x64200027  LDK.L	R2, #39
0x0E04	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0E08	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0E0C	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0E10	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0E14	0x44224560  ADD.L	R2, R4, #86
0x0E18	0xA8210000  LDI.B	R2, R2, #0
0x0E1C	0x44214804  AND.L	R2, R2, #128
0x0E20	0x59E14802  CMP.B	R2, #128
0x0E24	0x00200397  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x0E28	0x44324560  ADD.L	R3, R4, #86
0x0E2C	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x0E30	0x44224550  ADD.L	R2, R4, #85
0x0E34	0xA8210000  LDI.B	R2, R2, #0
0x0E38	0x442147F4  AND.L	R2, R2, #127
0x0E3C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x0E40	0x44224560  ADD.L	R2, R4, #86
0x0E44	0xA8210000  LDI.B	R2, R2, #0
0x0E48	0x4411500D  BEXTU.L	R1, R2, #256
0x0E4C	0x64200027  LDK.L	R2, #39
0x0E50	0x44024000  MOVE.L	R0, R4
0x0E54	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x0E58	0x00300398  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x0E5C	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0E60	0x44224540  ADD.L	R2, R4, #84
0x0E64	0xA8210000  LDI.B	R2, R2, #0
0x0E68	0x44214804  AND.L	R2, R2, #128
0x0E6C	0x59E14802  CMP.B	R2, #128
0x0E70	0x002003A8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0E74	0x6420002B  LDK.L	R2, #43
0x0E78	0x64100000  LDK.L	R1, #0
0x0E7C	0x44024000  MOVE.L	R0, R4
0x0E80	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0E84	0x44224540  ADD.L	R2, R4, #84
0x0E88	0xA8210000  LDI.B	R2, R2, #0
0x0E8C	0x442147F4  AND.L	R2, R2, #127
0x0E90	0x4411500D  BEXTU.L	R1, R2, #256
0x0E94	0x64200035  LDK.L	R2, #53
0x0E98	0x44024000  MOVE.L	R0, R4
0x0E9C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x0EA0	0x64100024  LDK.L	R1, #36
0x0EA4	0x44024000  MOVE.L	R0, R4
0x0EA8	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x0EAC	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x0EB0	0x44224540  ADD.L	R2, R4, #84
0x0EB4	0xA8210000  LDI.B	R2, R2, #0
0x0EB8	0x44214804  AND.L	R2, R2, #128
0x0EBC	0x59E14802  CMP.B	R2, #128
0x0EC0	0x002003BC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0EC4	0x6420002B  LDK.L	R2, #43
0x0EC8	0x64100000  LDK.L	R1, #0
0x0ECC	0x44024000  MOVE.L	R0, R4
0x0ED0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0ED4	0x44224540  ADD.L	R2, R4, #84
0x0ED8	0xA8210000  LDI.B	R2, R2, #0
0x0EDC	0x44214805  OR.L	R2, R2, #128
0x0EE0	0x4411500D  BEXTU.L	R1, R2, #256
0x0EE4	0x64200035  LDK.L	R2, #53
0x0EE8	0x44024000  MOVE.L	R0, R4
0x0EEC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0EF0	0x4422C804  AND.L	R2, R5, #128
0x0EF4	0x59E14802  CMP.B	R2, #128
0x0EF8	0x002003C7  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0EFC	0x44224560  ADD.L	R2, R4, #86
0x0F00	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x0F04	0x44224560  ADD.L	R2, R4, #86
0x0F08	0xA8210000  LDI.B	R2, R2, #0
0x0F0C	0x4411500D  BEXTU.L	R1, R2, #256
0x0F10	0x64200027  LDK.L	R2, #39
0x0F14	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0F18	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0F1C	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0F20	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x0F24	0x44224560  ADD.L	R2, R4, #86
0x0F28	0xA8210000  LDI.B	R2, R2, #0
0x0F2C	0x59E14BF2  CMP.B	R2, #191
0x0F30	0x002003DC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x0F34	0x44324560  ADD.L	R3, R4, #86
0x0F38	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0F3C	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x0F40	0x44224550  ADD.L	R2, R4, #85
0x0F44	0xA8210000  LDI.B	R2, R2, #0
0x0F48	0x442147F4  AND.L	R2, R2, #127
0x0F4C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x0F50	0x44224560  ADD.L	R2, R4, #86
0x0F54	0xA8210000  LDI.B	R2, R2, #0
0x0F58	0x4411500D  BEXTU.L	R1, R2, #256
0x0F5C	0x64200027  LDK.L	R2, #39
0x0F60	0x44024000  MOVE.L	R0, R4
0x0F64	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0F68	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x0F6C	0x003003DD  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0F70	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x0F74	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0F78	0x4411500D  BEXTU.L	R1, R2, #256
0x0F7C	0x44024000  MOVE.L	R0, R4
0x0F80	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0F84	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0F88	0x59E1CBF2  CMP.B	R3, #191
0x0F8C	0x002003EC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0F90	0x44224560  ADD.L	R2, R4, #86
0x0F94	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x0F98	0x44224560  ADD.L	R2, R4, #86
0x0F9C	0xA8210000  LDI.B	R2, R2, #0
0x0FA0	0x4411500D  BEXTU.L	R1, R2, #256
0x0FA4	0x64200027  LDK.L	R2, #39
0x0FA8	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0FAC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x0FB0	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0FB4	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0FB8	0x44224560  ADD.L	R2, R4, #86
0x0FBC	0xA8210000  LDI.B	R2, R2, #0
0x0FC0	0x4411500D  BEXTU.L	R1, R2, #256
0x0FC4	0x64200027  LDK.L	R2, #39
0x0FC8	0x44024000  MOVE.L	R0, R4
0x0FCC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x0FD0	0x44224560  ADD.L	R2, R4, #86
0x0FD4	0xA8210000  LDI.B	R2, R2, #0
0x0FD8	0x59E14BF2  CMP.B	R2, #191
0x0FDC	0x002003FD  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x0FE0	0x44324550  ADD.L	R3, R4, #85
0x0FE4	0xA8218000  LDI.B	R2, R3, #0
0x0FE8	0x44214805  OR.L	R2, R2, #128
0x0FEC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0FF0	0x00300401  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0FF4	0x44324550  ADD.L	R3, R4, #85
0x0FF8	0x44224560  ADD.L	R2, R4, #86
0x0FFC	0xA8210000  LDI.B	R2, R2, #0
0x1000	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x1004	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x1008	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x100C	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x1010	0x44224560  ADD.L	R2, R4, #86
0x1014	0xA8210000  LDI.B	R2, R2, #0
0x1018	0x59E14BF2  CMP.B	R2, #191
0x101C	0x00200415  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x1020	0x44324560  ADD.L	R3, R4, #86
0x1024	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x1028	0x44224550  ADD.L	R2, R4, #85
0x102C	0xA8210000  LDI.B	R2, R2, #0
0x1030	0x442147F4  AND.L	R2, R2, #127
0x1034	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x1038	0x44224560  ADD.L	R2, R4, #86
0x103C	0xA8210000  LDI.B	R2, R2, #0
0x1040	0x4411500D  BEXTU.L	R1, R2, #256
0x1044	0x64200027  LDK.L	R2, #39
0x1048	0x44024000  MOVE.L	R0, R4
0x104C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x1050	0x00300415  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x1054	0x44224540  ADD.L	R2, R4, #84
0x1058	0xA8210000  LDI.B	R2, R2, #0
0x105C	0x44214804  AND.L	R2, R2, #128
0x1060	0x59E14802  CMP.B	R2, #128
0x1064	0x00200425  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x1068	0x6420002B  LDK.L	R2, #43
0x106C	0x64100000  LDK.L	R1, #0
0x1070	0x44024000  MOVE.L	R0, R4
0x1074	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x1078	0x44224540  ADD.L	R2, R4, #84
0x107C	0xA8210000  LDI.B	R2, R2, #0
0x1080	0x442147F4  AND.L	R2, R2, #127
0x1084	0x4411500D  BEXTU.L	R1, R2, #256
0x1088	0x64200035  LDK.L	R2, #53
0x108C	0x44024000  MOVE.L	R0, R4
0x1090	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x1094	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x1098	0x4411500D  BEXTU.L	R1, R2, #256
0x109C	0x44024000  MOVE.L	R0, R4
0x10A0	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x10A4	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x10A8	0x44224540  ADD.L	R2, R4, #84
0x10AC	0xA8210000  LDI.B	R2, R2, #0
0x10B0	0x44214804  AND.L	R2, R2, #128
0x10B4	0x59E14802  CMP.B	R2, #128
0x10B8	0x0020043A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x10BC	0x6420002B  LDK.L	R2, #43
0x10C0	0x64100000  LDK.L	R1, #0
0x10C4	0x44024000  MOVE.L	R0, R4
0x10C8	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x10CC	0x44224540  ADD.L	R2, R4, #84
0x10D0	0xA8210000  LDI.B	R2, R2, #0
0x10D4	0x44214805  OR.L	R2, R2, #128
0x10D8	0x4411500D  BEXTU.L	R1, R2, #256
0x10DC	0x64200035  LDK.L	R2, #53
0x10E0	0x44024000  MOVE.L	R0, R4
0x10E4	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x10E8	0x59E34BF2  CMP.B	R6, #191
0x10EC	0x00200444  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x10F0	0x44224560  ADD.L	R2, R4, #86
0x10F4	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x10F8	0x44224560  ADD.L	R2, R4, #86
0x10FC	0xA8210000  LDI.B	R2, R2, #0
0x1100	0x4411500D  BEXTU.L	R1, R2, #256
0x1104	0x64200027  LDK.L	R2, #39
0x1108	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x110C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x1110	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x1114	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x1118	0x44224560  ADD.L	R2, R4, #86
0x111C	0xA8210000  LDI.B	R2, R2, #0
0x1120	0x59E14BF2  CMP.B	R2, #191
0x1124	0x00200457  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x1128	0x44324560  ADD.L	R3, R4, #86
0x112C	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x1130	0x44224550  ADD.L	R2, R4, #85
0x1134	0xA8210000  LDI.B	R2, R2, #0
0x1138	0x442147F4  AND.L	R2, R2, #127
0x113C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x1140	0x44224560  ADD.L	R2, R4, #86
0x1144	0xA8210000  LDI.B	R2, R2, #0
0x1148	0x4411500D  BEXTU.L	R1, R2, #256
0x114C	0x64200027  LDK.L	R2, #39
0x1150	0x44024000  MOVE.L	R0, R4
0x1154	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x1158	0x00300458  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x115C	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x1160	0x44224540  ADD.L	R2, R4, #84
0x1164	0xA8210000  LDI.B	R2, R2, #0
0x1168	0x44214404  AND.L	R2, R2, #64
0x116C	0x59E14402  CMP.B	R2, #64
0x1170	0x00200468  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x1174	0x6420002B  LDK.L	R2, #43
0x1178	0x64100000  LDK.L	R1, #0
0x117C	0x44024000  MOVE.L	R0, R4
0x1180	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x1184	0x44224540  ADD.L	R2, R4, #84
0x1188	0xA8210000  LDI.B	R2, R2, #0
0x118C	0x44217BF4  AND.L	R2, R2, #-65
0x1190	0x4411500D  BEXTU.L	R1, R2, #256
0x1194	0x64200035  LDK.L	R2, #53
0x1198	0x44024000  MOVE.L	R0, R4
0x119C	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x11A0	0x64100029  LDK.L	R1, #41
0x11A4	0x44024000  MOVE.L	R0, R4
0x11A8	0x003404CA  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x11AC	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x11B0	0x44224540  ADD.L	R2, R4, #84
0x11B4	0xA8210000  LDI.B	R2, R2, #0
0x11B8	0x44214404  AND.L	R2, R2, #64
0x11BC	0x59E14402  CMP.B	R2, #64
0x11C0	0x0020047C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x11C4	0x6420002B  LDK.L	R2, #43
0x11C8	0x64100000  LDK.L	R1, #0
0x11CC	0x44024000  MOVE.L	R0, R4
0x11D0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x11D4	0x44224540  ADD.L	R2, R4, #84
0x11D8	0xA8210000  LDI.B	R2, R2, #0
0x11DC	0x44214405  OR.L	R2, R2, #64
0x11E0	0x4411500D  BEXTU.L	R1, R2, #256
0x11E4	0x64200035  LDK.L	R2, #53
0x11E8	0x44024000  MOVE.L	R0, R4
0x11EC	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x11F0	0x59E2CBF2  CMP.B	R5, #191
0x11F4	0x00200486  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x11F8	0x44224560  ADD.L	R2, R4, #86
0x11FC	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x1200	0x44224560  ADD.L	R2, R4, #86
0x1204	0xA8210000  LDI.B	R2, R2, #0
0x1208	0x4411500D  BEXTU.L	R1, R2, #256
0x120C	0x64200027  LDK.L	R2, #39
0x1210	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1214	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x1218	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x121C	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x1220	0x0030049A  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x1224	0x59E2C202  CMP.B	R5, #32
0x1228	0x0028035F  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x122C	0x59E2C242  CMP.B	R5, #36
0x1230	0x00280385  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x1234	0x59E2C252  CMP.B	R5, #37
0x1238	0x002803C9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x123C	0x59E2C2A2  CMP.B	R5, #42
0x1240	0x002803C9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x1244	0x59E2C2B2  CMP.B	R5, #43
0x1248	0x002803C9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x124C	0x59E2C272  CMP.B	R5, #39
0x1250	0x002803EE  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x1254	0x59E2C282  CMP.B	R5, #40
0x1258	0x00280404  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x125C	0x59E2C292  CMP.B	R5, #41
0x1260	0x00280446  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x1264	0x00300488  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x1268	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0C88	0x44404000  MOVE.L	R4, R0
0x0C8C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0C90	0x44324560  ADD.L	R3, R4, #86
0x0C94	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0C98	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0C9C	0x44224550  ADD.L	R2, R4, #85
0x0CA0	0xA8210000  LDI.B	R2, R2, #0
0x0CA4	0x44214805  OR.L	R2, R2, #128
0x0CA8	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0CAC	0x44224560  ADD.L	R2, R4, #86
0x0CB0	0xA8210000  LDI.B	R2, R2, #0
0x0CB4	0x4411500D  BEXTU.L	R1, R2, #256
0x0CB8	0x64200027  LDK.L	R2, #39
0x0CBC	0x44024000  MOVE.L	R0, R4
0x0CC0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0CC4	0x64200022  LDK.L	R2, #34
0x0CC8	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0CCC	0x44024000  MOVE.L	R0, R4
0x0CD0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0CD4	0x44224560  ADD.L	R2, R4, #86
0x0CD8	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0CDC	0x44224560  ADD.L	R2, R4, #86
0x0CE0	0xA8210000  LDI.B	R2, R2, #0
0x0CE4	0x4411500D  BEXTU.L	R1, R2, #256
0x0CE8	0x64200027  LDK.L	R2, #39
0x0CEC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0CF0	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0CF4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0CF8	0x44404000  MOVE.L	R4, R0
0x0CFC	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0D00	0x44324560  ADD.L	R3, R4, #86
0x0D04	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0D08	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x0D0C	0x44224550  ADD.L	R2, R4, #85
0x0D10	0xA8210000  LDI.B	R2, R2, #0
0x0D14	0x44214805  OR.L	R2, R2, #128
0x0D18	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x0D1C	0x44224560  ADD.L	R2, R4, #86
0x0D20	0xA8210000  LDI.B	R2, R2, #0
0x0D24	0x4411500D  BEXTU.L	R1, R2, #256
0x0D28	0x64200027  LDK.L	R2, #39
0x0D2C	0x44024000  MOVE.L	R0, R4
0x0D30	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0D34	0x64200023  LDK.L	R2, #35
0x0D38	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0D3C	0x44024000  MOVE.L	R0, R4
0x0D40	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0D44	0x44224560  ADD.L	R2, R4, #86
0x0D48	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x0D4C	0x44224560  ADD.L	R2, R4, #86
0x0D50	0xA8210000  LDI.B	R2, R2, #0
0x0D54	0x4411500D  BEXTU.L	R1, R2, #256
0x0D58	0x64200027  LDK.L	R2, #39
0x0D5C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0D60	0x0034002B  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0D64	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2234	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x2238	0x003008BA  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x223C	0x64100027  LDK.L	R1, #39
0x2240	0x4403C000  MOVE.L	R0, R7
0x2244	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2248	0x44207FC4  AND.L	R2, R0, #-4
0x224C	0x4411500D  BEXTU.L	R1, R2, #256
0x2250	0x64200027  LDK.L	R2, #39
0x2254	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2258	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x225C	0x003008C3  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x2260	0x64100027  LDK.L	R1, #39
0x2264	0x4403C000  MOVE.L	R0, R7
0x2268	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x226C	0x44207FD4  AND.L	R2, R0, #-3
0x2270	0x4421400C  BEXTS.L	R2, R2, #0
0x2274	0x44214015  OR.L	R2, R2, #1
0x2278	0x4411500D  BEXTU.L	R1, R2, #256
0x227C	0x64200027  LDK.L	R2, #39
0x2280	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2284	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x2288	0x003008C3  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x228C	0x64100027  LDK.L	R1, #39
0x2290	0x4403C000  MOVE.L	R0, R7
0x2294	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2298	0x44207FE4  AND.L	R2, R0, #-2
0x229C	0x4421400C  BEXTS.L	R2, R2, #0
0x22A0	0x44214025  OR.L	R2, R2, #2
0x22A4	0x4411500D  BEXTU.L	R1, R2, #256
0x22A8	0x64200027  LDK.L	R2, #39
0x22AC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x22B0	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x22B4	0x003008C3  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x22B8	0x64100027  LDK.L	R1, #39
0x22BC	0x4403C000  MOVE.L	R0, R7
0x22C0	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x22C4	0x44204025  OR.L	R2, R0, #2
0x22C8	0x4421500D  BEXTU.L	R2, R2, #256
0x22CC	0x44214015  OR.L	R2, R2, #1
0x22D0	0x4411500D  BEXTU.L	R1, R2, #256
0x22D4	0x64200027  LDK.L	R2, #39
0x22D8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x22DC	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x22E0	0x003008C3  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x22E4	0x003008C3  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x22E8	0x59E0C002  CMP.B	R1, #0
0x22EC	0x0028088F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x22F0	0x59E0C012  CMP.B	R1, #1
0x22F4	0x00280898  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x22F8	0x59E0C022  CMP.B	R1, #2
0x22FC	0x002808A3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x2300	0x59E0C032  CMP.B	R1, #3
0x2304	0x002808AE  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x2308	0x003008B9  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x230C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2310	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x2314	0x59E0C002  CMP.B	R1, #0
0x2318	0x002008D0  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x231C	0x64100027  LDK.L	R1, #39
0x2320	0x4403C000  MOVE.L	R0, R7
0x2324	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2328	0x44207FB4  AND.L	R2, R0, #-5
0x232C	0x4411500D  BEXTU.L	R1, R2, #256
0x2330	0x64200027  LDK.L	R2, #39
0x2334	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2338	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x233C	0x003008D8  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x2340	0x64100027  LDK.L	R1, #39
0x2344	0x4403C000  MOVE.L	R0, R7
0x2348	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x234C	0x44204045  OR.L	R2, R0, #4
0x2350	0x4411500D  BEXTU.L	R1, R2, #256
0x2354	0x64200027  LDK.L	R2, #39
0x2358	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x235C	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x2360	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2364	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x2368	0x00300914  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x236C	0x64100027  LDK.L	R1, #39
0x2370	0x4403C000  MOVE.L	R0, R7
0x2374	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2378	0x44207F74  AND.L	R2, R0, #-9
0x237C	0x4411500D  BEXTU.L	R1, R2, #256
0x2380	0x64200027  LDK.L	R2, #39
0x2384	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2388	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x238C	0x0030091E  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x2390	0x64100027  LDK.L	R1, #39
0x2394	0x4403C000  MOVE.L	R0, R7
0x2398	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x239C	0x44204085  OR.L	R2, R0, #8
0x23A0	0x4421500D  BEXTU.L	R2, R2, #256
0x23A4	0x44217EF4  AND.L	R2, R2, #-17
0x23A8	0x4411500D  BEXTU.L	R1, R2, #256
0x23AC	0x64200027  LDK.L	R2, #39
0x23B0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x23B4	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x23B8	0x0030091E  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x23BC	0x64100027  LDK.L	R1, #39
0x23C0	0x4403C000  MOVE.L	R0, R7
0x23C4	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x23C8	0x44204085  OR.L	R2, R0, #8
0x23CC	0x4421500D  BEXTU.L	R2, R2, #256
0x23D0	0x44214105  OR.L	R2, R2, #16
0x23D4	0x4411500D  BEXTU.L	R1, R2, #256
0x23D8	0x64200027  LDK.L	R2, #39
0x23DC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x23E0	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x23E4	0x0030091E  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x23E8	0x64100027  LDK.L	R1, #39
0x23EC	0x4403C000  MOVE.L	R0, R7
0x23F0	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x23F4	0x44204085  OR.L	R2, R0, #8
0x23F8	0x4421500D  BEXTU.L	R2, R2, #256
0x23FC	0x44214205  OR.L	R2, R2, #32
0x2400	0x4421500D  BEXTU.L	R2, R2, #256
0x2404	0x44217EF4  AND.L	R2, R2, #-17
0x2408	0x4411500D  BEXTU.L	R1, R2, #256
0x240C	0x64200027  LDK.L	R2, #39
0x2410	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2414	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x2418	0x0030091E  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x241C	0x64100027  LDK.L	R1, #39
0x2420	0x4403C000  MOVE.L	R0, R7
0x2424	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2428	0x44204085  OR.L	R2, R0, #8
0x242C	0x4421500D  BEXTU.L	R2, R2, #256
0x2430	0x44214205  OR.L	R2, R2, #32
0x2434	0x4421500D  BEXTU.L	R2, R2, #256
0x2438	0x44214105  OR.L	R2, R2, #16
0x243C	0x4411500D  BEXTU.L	R1, R2, #256
0x2440	0x64200027  LDK.L	R2, #39
0x2444	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x2448	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x244C	0x0030091E  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x2450	0x59E0C002  CMP.B	R1, #0
0x2454	0x002808DB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x2458	0x59E0C012  CMP.B	R1, #1
0x245C	0x002808E4  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x2460	0x59E0C022  CMP.B	R1, #2
0x2464	0x002808EF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x2468	0x59E0C032  CMP.B	R1, #3
0x246C	0x002808FA  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x2470	0x59E0C042  CMP.B	R1, #4
0x2474	0x00280907  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x2478	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x2120	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x2124	0x64100028  LDK.L	R1, #40
0x2128	0x4403C000  MOVE.L	R0, R7
0x212C	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x2130	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x2134	0x64200028  LDK.L	R2, #40
0x2138	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x213C	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x2140	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
_UART_Write_Text:
;__Lib_UART.c, 762 :: 		
; bufferOut start address is: 0 (R0)
0x5A78	0x95D00008  LINK	LR, #8
; bufferOut end address is: 0 (R0)
; bufferOut start address is: 0 (R0)
;__Lib_UART.c, 767 :: 		
0x5A7C	0x64100000  LDK.L	R1, #0
0x5A80	0xB5F08004  STI.L	SP, #4, R1
;__Lib_UART.c, 768 :: 		
0x5A84	0xA8200000  LDI.B	R2, R0, #0
; dataOut start address is: 8 (R2)
; dataOut end address is: 8 (R2)
0x5A88	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_UART.c, 769 :: 		
L_UART_Write_Text0:
; dataOut start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; bufferOut end address is: 0 (R0)
0x5A8C	0x59E0C002  CMP.B	R1, #0
0x5A90	0x002816B1  JMPC	R30, Z, #1, L_UART_Write_Text1
; bufferOut end address is: 0 (R0)
;__Lib_UART.c, 771 :: 		
; bufferOut start address is: 0 (R0)
0x5A94	0xB5F00000  STI.L	SP, #0, R0
; dataOut end address is: 4 (R1)
0x5A98	0x4400D00D  BEXTU.L	R0, R1, #256
0x5A9C	0x003414DE  CALL	_UART_Write+0
0x5AA0	0xAC0F8000  LDI.L	R0, SP, #0
;__Lib_UART.c, 772 :: 		
0x5AA4	0xAC1F8004  LDI.L	R1, SP, #4
0x5AA8	0x4410C010  ADD.L	R1, R1, #1
0x5AAC	0xB5F08004  STI.L	SP, #4, R1
;__Lib_UART.c, 773 :: 		
0x5AB0	0x44100010  ADD.L	R1, R0, R1
0x5AB4	0xA8108000  LDI.B	R1, R1, #0
; dataOut start address is: 8 (R2)
0x5AB8	0x4420D00D  BEXTU.L	R2, R1, #256
;__Lib_UART.c, 774 :: 		
; bufferOut end address is: 0 (R0)
; dataOut end address is: 8 (R2)
0x5ABC	0x4411500D  BEXTU.L	R1, R2, #256
0x5AC0	0x003016A3  JMP	L_UART_Write_Text0
L_UART_Write_Text1:
;__Lib_UART.c, 775 :: 		
L_end_UART_Write_Text:
0x5AC4	0x99D00000  UNLINK	LR
0x5AC8	0xA0000000  RETURN	
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART.c, 755 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 757 :: 		
; dataOut end address is: 0 (R0)
0x5378	0xC4600148  LDA.L	R6, _UART_Wr_Ptr+0
0x537C	0x08340060  CALLI	R6
;__Lib_UART.c, 758 :: 		
L_end_UART_Write:
0x5380	0xA0000000  RETURN	
; end of _UART_Write
_SPIM_Write:
;__Lib_SPI.c, 470 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI.c, 472 :: 		
; dataOut end address is: 0 (R0)
0x2948	0xC4600118  LDA.L	R6, _SPIM_Wr_Ptr+0
0x294C	0x08340060  CALLI	R6
;__Lib_SPI.c, 473 :: 		
L_end_SPIM_Write:
0x2950	0xA0000000  RETURN	
; end of _SPIM_Write
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x0694	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x0698	0xC41000D4  LDA.L	R1, __Lib_UART_UART1+0
0x069C	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x06A0	0x4410500D  BEXTU.L	R1, R0, #256
0x06A4	0xAC0F8000  LDI.L	R0, SP, #0
0x06A8	0x0034008E  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x06AC	0x99D00000  UNLINK	LR
0x06B0	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x0238	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x023C	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x0240	0x64100029  LDK.L	R1, #41
0x0244	0x44044000  MOVE.L	R0, R8
0x0248	0x0034035A  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x024C	0x44204604  AND.L	R2, R0, #96
0x0250	0x59E14602  CMP.B	R2, #96
0x0254	0x00280097  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x0258	0x00300090  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x025C	0x64200021  LDK.L	R2, #33
0x0260	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x0264	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x0268	0x00340972  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x026C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x0674	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x0678	0xC41000D8  LDA.L	R1, __Lib_UART_UART2+0
0x067C	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x0680	0x4410500D  BEXTU.L	R1, R0, #256
0x0684	0xAC0F8000  LDI.L	R0, SP, #0
0x0688	0x0034008E  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x068C	0x99D00000  UNLINK	LR
0x0690	0xA0000000  RETURN	
; end of _UART2_Write
_SPIM1_Write:
;__Lib_SPI.c, 395 :: 		
0x0310	0x95D00004  LINK	LR, #4
0x0314	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 397 :: 		
0x0318	0x441FC000  ADD.L	R1, SP, #0
0x031C	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x0320	0x0034009C  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 398 :: 		
L_end_SPIM1_Write:
0x0324	0x99D00000  UNLINK	LR
0x0328	0xA0000000  RETURN	
; end of _SPIM1_Write
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 808 :: 		
; bufferIn start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; bufferIn end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; bufferIn start address is: 4 (R1)
;__Lib_SPI.c, 811 :: 		
0x0270	0x44304080  ADD.L	R3, R0, #8
0x0274	0xA8208000  LDI.B	R2, R1, #0
; bufferIn end address is: 4 (R1)
0x0278	0xB4310000  STI.L	R3, #0, R2
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 814 :: 		
L___Lib_SPI_SPIx_Read36:
; spiBase start address is: 0 (R0)
0x027C	0x44204040  ADD.L	R2, R0, #4
0x0280	0xAC210000  LDI.L	R2, R2, #0
0x0284	0x44214044  AND.L	R2, R2, #4
0x0288	0x5DE14002  CMP.L	R2, #0
0x028C	0x002000A5  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read37
0x0290	0x0030009F  JMP	L___Lib_SPI_SPIx_Read36
L___Lib_SPI_SPIx_Read37:
;__Lib_SPI.c, 817 :: 		
L___Lib_SPI_SPIx_Read38:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x0294	0x44204040  ADD.L	R2, R0, #4
0x0298	0xAC210000  LDI.L	R2, R2, #0
0x029C	0x44214084  AND.L	R2, R2, #8
0x02A0	0x5DE14002  CMP.L	R2, #0
0x02A4	0x002000AB  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read39
0x02A8	0x003000A5  JMP	L___Lib_SPI_SPIx_Read38
L___Lib_SPI_SPIx_Read39:
;__Lib_SPI.c, 820 :: 		
L___Lib_SPI_SPIx_Read40:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x02AC	0x44204040  ADD.L	R2, R0, #4
0x02B0	0xAC210000  LDI.L	R2, R2, #0
0x02B4	0x44214804  AND.L	R2, R2, #128
0x02B8	0x5DE14002  CMP.L	R2, #0
0x02BC	0x002000B1  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read41
0x02C0	0x003000AB  JMP	L___Lib_SPI_SPIx_Read40
L___Lib_SPI_SPIx_Read41:
;__Lib_SPI.c, 823 :: 		
0x02C4	0x44204080  ADD.L	R2, R0, #8
; spiBase end address is: 0 (R0)
0x02C8	0xAC210000  LDI.L	R2, R2, #0
0x02CC	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_SPI.c, 824 :: 		
L_end_SPIx_Read:
0x02D0	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Read
_SPIM1_Enable_SS:
;__Lib_SPI.c, 422 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 424 :: 		
0x0C70	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x0C74	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x0C78	0x003400B5  CALL	__Lib_SPI_SPIx_Enable_SS+0
;__Lib_SPI.c, 425 :: 		
L_end_SPIM1_Enable_SS:
0x0C7C	0xA0000000  RETURN	
; end of _SPIM1_Enable_SS
__Lib_SPI_SPIx_Enable_SS:
;__Lib_SPI.c, 1086 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1088 :: 		
0x02D4	0x444040C0  ADD.L	R4, R0, #12
; spiBase end address is: 0 (R0)
0x02D8	0x4420D00D  BEXTU.L	R2, R1, #256
; ssLine end address is: 4 (R1)
0x02DC	0x44317FF6  XOR.L	R3, R2, #-1
0x02E0	0xAC220000  LDI.L	R2, R4, #0
0x02E4	0x44210034  AND.L	R2, R2, R3
0x02E8	0xB4410000  STI.L	R4, #0, R2
;__Lib_SPI.c, 1089 :: 		
L_end_SPIx_Enable_SS:
0x02EC	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Enable_SS
_SPIM1_Disable_SS:
;__Lib_SPI.c, 431 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 433 :: 		
0x09F4	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x09F8	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x09FC	0x00340089  CALL	__Lib_SPI_SPIx_Disable_SS+0
;__Lib_SPI.c, 434 :: 		
L_end_SPIM1_Disable_SS:
0x0A00	0xA0000000  RETURN	
; end of _SPIM1_Disable_SS
__Lib_SPI_SPIx_Disable_SS:
;__Lib_SPI.c, 1102 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1104 :: 		
0x0224	0x443040C0  ADD.L	R3, R0, #12
; spiBase end address is: 0 (R0)
0x0228	0xAC218000  LDI.L	R2, R3, #0
0x022C	0x44210015  OR.L	R2, R2, R1
; ssLine end address is: 4 (R1)
0x0230	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 1105 :: 		
L_end_SPIx_Disable_SS:
0x0234	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Disable_SS
_SPIM1_Init_Advanced:
;__Lib_SPI.c, 342 :: 		
; ssLine start address is: 8 (R2)
; config start address is: 4 (R1)
; masterClkRatio start address is: 0 (R0)
; ssLine end address is: 8 (R2)
; config end address is: 4 (R1)
; masterClkRatio end address is: 0 (R0)
; masterClkRatio start address is: 0 (R0)
; config start address is: 4 (R1)
; ssLine start address is: 8 (R2)
;__Lib_SPI.c, 345 :: 		
0x5900	0x643FFFFF  LDK.L	R3, #_SPIM1_Write_Bytes+0
0x5904	0xBC300120  STA.L	_SPIM_WrBytes_Ptr+0, R3
;__Lib_SPI.c, 346 :: 		
0x5908	0x64300310  LDK.L	R3, #_SPIM1_Write+0
0x590C	0xBC300118  STA.L	_SPIM_Wr_Ptr+0, R3
;__Lib_SPI.c, 347 :: 		
0x5910	0x643FFFFF  LDK.L	R3, #_SPIM1_Read_Bytes+0
0x5914	0xBC300124  STA.L	_SPIM_RdBytes_Ptr+0, R3
;__Lib_SPI.c, 348 :: 		
0x5918	0x64300090  LDK.L	R3, #_SPIM1_Read+0
0x591C	0xBC30011C  STA.L	_SPIM_Rd_Ptr+0, R3
;__Lib_SPI.c, 349 :: 		
0x5920	0x64300C70  LDK.L	R3, #_SPIM1_Enable_SS+0
0x5924	0xBC300128  STA.L	_SPIM_EnSS_Ptr+0, R3
;__Lib_SPI.c, 350 :: 		
0x5928	0x643009F4  LDK.L	R3, #_SPIM1_Disable_SS+0
0x592C	0xBC30012C  STA.L	_SPIM_DisSS_Ptr+0, R3
;__Lib_SPI.c, 352 :: 		
0x5930	0x643102A0  LDK.L	R3, #SPIM_CNTL+0
0x5934	0xBC300130  STA.L	__Lib_SPI_spiBase+0, R3
;__Lib_SPI.c, 353 :: 		
0x5938	0x64300001  LDK.L	R3, #1
0x593C	0xB8300134  STA.B	__Lib_SPI_spiConf+0, R3
;__Lib_SPI.c, 354 :: 		
0x5940	0x64300001  LDK.L	R3, #1
0x5944	0xB8300136  STA.B	__Lib_SPI_spiConf+2, R3
;__Lib_SPI.c, 355 :: 		
0x5948	0xB8000138  STA.B	__Lib_SPI_spiConf+4, R0
; masterClkRatio end address is: 0 (R0)
;__Lib_SPI.c, 356 :: 		
0x594C	0x4430C084  AND.L	R3, R1, #8
0x5950	0x5BE1C002  CMP.S	R3, #0
0x5954	0x00281658  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced0
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x5958	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
0x595C	0x00301659  JMP	L_SPIM1_Init_Advanced1
L_SPIM1_Init_Advanced0:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x5960	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
L_SPIM1_Init_Advanced1:
; ?FLOC___SPIM1_Init_Advanced?T8 start address is: 0 (R0)
0x5964	0xB8000139  STA.B	__Lib_SPI_spiConf+5, R0
; ?FLOC___SPIM1_Init_Advanced?T8 end address is: 0 (R0)
;__Lib_SPI.c, 357 :: 		
0x5968	0x4430C014  AND.L	R3, R1, #1
0x596C	0x5BE1C002  CMP.S	R3, #0
0x5970	0x0028165F  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced2
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x5974	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
0x5978	0x00301660  JMP	L_SPIM1_Init_Advanced3
L_SPIM1_Init_Advanced2:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x597C	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
L_SPIM1_Init_Advanced3:
; ?FLOC___SPIM1_Init_Advanced?T10 start address is: 0 (R0)
0x5980	0xB800013A  STA.B	__Lib_SPI_spiConf+6, R0
; ?FLOC___SPIM1_Init_Advanced?T10 end address is: 0 (R0)
;__Lib_SPI.c, 358 :: 		
0x5984	0x4430C104  AND.L	R3, R1, #16
0x5988	0x5BE1C002  CMP.S	R3, #0
0x598C	0x00281666  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced4
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x5990	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
0x5994	0x00301667  JMP	L_SPIM1_Init_Advanced5
L_SPIM1_Init_Advanced4:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x5998	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
L_SPIM1_Init_Advanced5:
; ?FLOC___SPIM1_Init_Advanced?T12 start address is: 0 (R0)
0x599C	0xB800013B  STA.B	__Lib_SPI_spiConf+7, R0
; ?FLOC___SPIM1_Init_Advanced?T12 end address is: 0 (R0)
;__Lib_SPI.c, 359 :: 		
0x59A0	0x4430C804  AND.L	R3, R1, #128
0x59A4	0x5BE1C002  CMP.S	R3, #0
0x59A8	0x0028166D  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced6
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x59AC	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
0x59B0	0x0030166E  JMP	L_SPIM1_Init_Advanced7
L_SPIM1_Init_Advanced6:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x59B4	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
L_SPIM1_Init_Advanced7:
; ?FLOC___SPIM1_Init_Advanced?T14 start address is: 0 (R0)
0x59B8	0xB800013C  STA.B	__Lib_SPI_spiConf+8, R0
; ?FLOC___SPIM1_Init_Advanced?T14 end address is: 0 (R0)
;__Lib_SPI.c, 360 :: 		
0x59BC	0x64300200  LDK.L	R3, #512
0x59C0	0x44308034  AND.L	R3, R1, R3
; config end address is: 4 (R1)
0x59C4	0x5BE1C002  CMP.S	R3, #0
0x59C8	0x00281675  JMPC	R30, Z, #1, L_SPIM1_Init_Advanced8
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x59CC	0x64000001  LDK.L	R0, #1
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
0x59D0	0x00301676  JMP	L_SPIM1_Init_Advanced9
L_SPIM1_Init_Advanced8:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x59D4	0x64000000  LDK.L	R0, #0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
L_SPIM1_Init_Advanced9:
; ?FLOC___SPIM1_Init_Advanced?T16 start address is: 0 (R0)
0x59D8	0xB800013D  STA.B	__Lib_SPI_spiConf+9, R0
; ?FLOC___SPIM1_Init_Advanced?T16 end address is: 0 (R0)
;__Lib_SPI.c, 363 :: 		
0x59DC	0x64300000  LDK.L	R3, #0
0x59E0	0xB8300137  STA.B	__Lib_SPI_spiConf+3, R3
;__Lib_SPI.c, 364 :: 		
0x59E4	0x64300000  LDK.L	R3, #0
0x59E8	0xB830013E  STA.B	__Lib_SPI_spiConf+10, R3
;__Lib_SPI.c, 365 :: 		
0x59EC	0x64300000  LDK.L	R3, #0
0x59F0	0xB830013F  STA.B	__Lib_SPI_spiConf+11, R3
;__Lib_SPI.c, 366 :: 		
0x59F4	0x64300000  LDK.L	R3, #0
0x59F8	0xB8300140  STA.B	__Lib_SPI_spiConf+12, R3
;__Lib_SPI.c, 367 :: 		
0x59FC	0x64300000  LDK.L	R3, #0
0x5A00	0xB8300141  STA.B	__Lib_SPI_spiConf+13, R3
;__Lib_SPI.c, 369 :: 		
0x5A04	0xC4300130  LDA.L	R3, __Lib_SPI_spiBase+0
0x5A08	0x4411400D  BEXTU.L	R1, R2, #0
; ssLine end address is: 8 (R2)
0x5A0C	0x4401C000  MOVE.L	R0, R3
0x5A10	0x003414E1  CALL	__Lib_SPI_SPIx_Pad_Init+0
;__Lib_SPI.c, 370 :: 		
0x5A14	0xC4300130  LDA.L	R3, __Lib_SPI_spiBase+0
0x5A18	0x64100134  LDK.L	R1, #__Lib_SPI_spiConf+0
0x5A1C	0x4401C000  MOVE.L	R0, R3
0x5A20	0x00341549  CALL	__Lib_SPI_SPIx_Init_Advanced+0
;__Lib_SPI.c, 371 :: 		
L_end_SPIM1_Init_Advanced:
0x5A24	0xA0000000  RETURN	
; end of _SPIM1_Init_Advanced
__Lib_SPI_SPIx_Pad_Init:
;__Lib_SPI.c, 646 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x5384	0x95D00004  LINK	LR, #4
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 648 :: 		
0x5388	0x642102A0  LDK.L	R2, #SPIM_CNTL+0
0x538C	0x5DE00022  CMP.L	R0, R2
0x5390	0x0020152D  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init10
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 653 :: 		
0x5394	0xC4210008  LDA.L	R2, CLKCFG+0
0x5398	0x44214805  OR.L	R2, R2, #128
0x539C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 655 :: 		
0x53A0	0xC4310034  LDA.L	R3, PIN_24_27+0
0x53A4	0x6C201541  LPM.L	R2, $+352
0x53A8	0x44218024  AND.L	R2, R3, R2
0x53AC	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 656 :: 		
0x53B0	0xC4310034  LDA.L	R3, PIN_24_27+0
0x53B4	0x6C201542  LPM.L	R2, $+340
0x53B8	0x44218025  OR.L	R2, R3, R2
0x53BC	0xBC210034  STA.L	PIN_24_27+0, R2
;__Lib_SPI.c, 658 :: 		
; setMask start address is: 0 (R0)
0x53C0	0x6C001543  LPM.L	R0, $+332
;__Lib_SPI.c, 659 :: 		
0x53C4	0x4420C014  AND.L	R2, R1, #1
0x53C8	0x5BE14002  CMP.S	R2, #0
0x53CC	0x002814F6  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init11
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x53D0	0x64300050  LDK.L	R3, #80
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
0x53D4	0x003014F7  JMP	L___Lib_SPI_SPIx_Pad_Init12
L___Lib_SPI_SPIx_Pad_Init11:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x53D8	0x64300000  LDK.L	R3, #0
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
L___Lib_SPI_SPIx_Pad_Init12:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 start address is: 12 (R3)
0x53DC	0x44000035  OR.L	R0, R0, R3
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T34 end address is: 12 (R3)
;__Lib_SPI.c, 660 :: 		
0x53E0	0x4420C014  AND.L	R2, R1, #1
0x53E4	0x5BE14002  CMP.S	R2, #0
0x53E8	0x002814FD  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init13
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x53EC	0x6C401544  LPM.L	R4, $+292
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
0x53F0	0x003014FE  JMP	L___Lib_SPI_SPIx_Pad_Init14
L___Lib_SPI_SPIx_Pad_Init13:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x53F4	0x6C401545  LPM.L	R4, $+288
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
L___Lib_SPI_SPIx_Pad_Init14:
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 start address is: 16 (R4)
0x53F8	0xAC2F8000  LDI.L	R2, SP, #0
0x53FC	0x44310044  AND.L	R3, R2, R4
; ?FLOC____Lib_SPI_SPIx_Pad_Init?T37 end address is: 16 (R4)
0x5400	0xB5F18000  STI.L	SP, #0, R3
;__Lib_SPI.c, 661 :: 		
0x5404	0xC4210038  LDA.L	R2, PIN_28_31+0
0x5408	0x44210034  AND.L	R2, R2, R3
0x540C	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 662 :: 		
0x5410	0xC4210038  LDA.L	R2, PIN_28_31+0
0x5414	0x44210005  OR.L	R2, R2, R0
; setMask end address is: 0 (R0)
0x5418	0xBC210038  STA.L	PIN_28_31+0, R2
;__Lib_SPI.c, 665 :: 		
0x541C	0x4420C024  AND.L	R2, R1, #2
0x5420	0x5BE14002  CMP.S	R2, #0
0x5424	0x0028150E  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init15
;__Lib_SPI.c, 667 :: 		
; setMask start address is: 0 (R0)
0x5428	0x64005000  LDK.L	R0, #20480
;__Lib_SPI.c, 668 :: 		
0x542C	0x642F00FF  LDK.L	R2, #-65281
0x5430	0xB5F10000  STI.L	SP, #0, R2
;__Lib_SPI.c, 669 :: 		
; setMask end address is: 0 (R0)
0x5434	0x00301511  JMP	L___Lib_SPI_SPIx_Pad_Init16
L___Lib_SPI_SPIx_Pad_Init15:
;__Lib_SPI.c, 672 :: 		
; setMask start address is: 0 (R0)
0x5438	0x64000000  LDK.L	R0, #0
;__Lib_SPI.c, 673 :: 		
0x543C	0x642FFFFF  LDK.L	R2, #-1
0x5440	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 674 :: 		
L___Lib_SPI_SPIx_Pad_Init16:
;__Lib_SPI.c, 675 :: 		
; setMask start address is: 0 (R0)
0x5444	0x4420C044  AND.L	R2, R1, #4
0x5448	0x5BE14002  CMP.S	R2, #0
0x544C	0x0028151B  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init145
;__Lib_SPI.c, 677 :: 		
0x5450	0x6C201546  LPM.L	R2, $+200
0x5454	0x44000025  OR.L	R0, R0, R2
;__Lib_SPI.c, 678 :: 		
0x5458	0xAC3F8000  LDI.L	R3, SP, #0
0x545C	0x6C201547  LPM.L	R2, $+192
0x5460	0x44218024  AND.L	R2, R3, R2
0x5464	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 679 :: 		
0x5468	0x0030151B  JMP	L___Lib_SPI_SPIx_Pad_Init17
L___Lib_SPI_SPIx_Pad_Init145:
;__Lib_SPI.c, 675 :: 		
;__Lib_SPI.c, 679 :: 		
L___Lib_SPI_SPIx_Pad_Init17:
;__Lib_SPI.c, 680 :: 		
; setMask start address is: 0 (R0)
0x546C	0x4420C084  AND.L	R2, R1, #8
; ssLine end address is: 4 (R1)
0x5470	0x5BE14002  CMP.S	R2, #0
0x5474	0x00281525  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Pad_Init146
;__Lib_SPI.c, 682 :: 		
0x5478	0x6C201542  LPM.L	R2, $+144
0x547C	0x44000025  OR.L	R0, R0, R2
;__Lib_SPI.c, 683 :: 		
0x5480	0xAC3F8000  LDI.L	R3, SP, #0
0x5484	0x6C201541  LPM.L	R2, $+128
0x5488	0x44218024  AND.L	R2, R3, R2
0x548C	0xB5F10000  STI.L	SP, #0, R2
; setMask end address is: 0 (R0)
;__Lib_SPI.c, 684 :: 		
0x5490	0x00301525  JMP	L___Lib_SPI_SPIx_Pad_Init18
L___Lib_SPI_SPIx_Pad_Init146:
;__Lib_SPI.c, 680 :: 		
;__Lib_SPI.c, 684 :: 		
L___Lib_SPI_SPIx_Pad_Init18:
;__Lib_SPI.c, 686 :: 		
; setMask start address is: 0 (R0)
0x5494	0xAC3F8000  LDI.L	R3, SP, #0
0x5498	0xC421003C  LDA.L	R2, PIN_32_35+0
0x549C	0x44210034  AND.L	R2, R2, R3
0x54A0	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 687 :: 		
0x54A4	0xC421003C  LDA.L	R2, PIN_32_35+0
0x54A8	0x44210005  OR.L	R2, R2, R0
; setMask end address is: 0 (R0)
0x54AC	0xBC21003C  STA.L	PIN_32_35+0, R2
;__Lib_SPI.c, 688 :: 		
0x54B0	0x0030153F  JMP	L___Lib_SPI_SPIx_Pad_Init19
L___Lib_SPI_SPIx_Pad_Init10:
;__Lib_SPI.c, 689 :: 		
; spiBase start address is: 0 (R0)
0x54B4	0x642102C0  LDK.L	R2, #SPIS1_CNTL+0
0x54B8	0x5DE00022  CMP.L	R0, R2
0x54BC	0x00201538  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Pad_Init20
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 692 :: 		
0x54C0	0xC4210008  LDA.L	R2, CLKCFG+0
0x54C4	0x44214405  OR.L	R2, R2, #64
0x54C8	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 693 :: 		
0x54CC	0xC4310040  LDA.L	R3, PIN_36_39+0
0x54D0	0x6C201548  LPM.L	R2, $+80
0x54D4	0x44218025  OR.L	R2, R3, R2
0x54D8	0xBC210040  STA.L	PIN_36_39+0, R2
;__Lib_SPI.c, 694 :: 		
0x54DC	0x0030153F  JMP	L___Lib_SPI_SPIx_Pad_Init21
L___Lib_SPI_SPIx_Pad_Init20:
;__Lib_SPI.c, 698 :: 		
0x54E0	0xC4210008  LDA.L	R2, CLKCFG+0
0x54E4	0x44214205  OR.L	R2, R2, #32
0x54E8	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_SPI.c, 699 :: 		
0x54EC	0xC4310044  LDA.L	R3, PIN_40_43+0
0x54F0	0x6C201548  LPM.L	R2, $+48
0x54F4	0x44218025  OR.L	R2, R3, R2
0x54F8	0xBC210044  STA.L	PIN_40_43+0, R2
;__Lib_SPI.c, 700 :: 		
L___Lib_SPI_SPIx_Pad_Init21:
L___Lib_SPI_SPIx_Pad_Init19:
;__Lib_SPI.c, 701 :: 		
L_end_SPIx_Pad_Init:
0x54FC	0x99D00000  UNLINK	LR
0x5500	0xA0000000  RETURN	
0x5504	0x00FFFFFF  	#16777215
0x5508	0x50000000  	#1342177280
0x550C	0x00505000  	#5263360
0x5510	0xFF0000FF  	#-16776961
0x5514	0xFF000000  	#-16777216
0x5518	0x00500000  	#5242880
0x551C	0xFF00FFFF  	#-16711681
0x5520	0x40404040  	#1077952576
; end of __Lib_SPI_SPIx_Pad_Init
__Lib_SPI_SPIx_Init_Advanced:
;__Lib_SPI.c, 716 :: 		
; conf start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; conf end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; conf start address is: 4 (R1)
;__Lib_SPI.c, 718 :: 		
;__Lib_SPI.c, 720 :: 		
0x5524	0x4420C010  ADD.L	R2, R1, #1
0x5528	0xA8210000  LDI.B	R2, R2, #0
0x552C	0x44414078  ASHL.L	R4, R2, #7
;__Lib_SPI.c, 721 :: 		
0x5530	0xA8208000  LDI.B	R2, R1, #0
0x5534	0x44214068  ASHL.L	R2, R2, #6
0x5538	0x4431500D  BEXTU.L	R3, R2, #256
0x553C	0x4422500D  BEXTU.L	R2, R4, #256
0x5540	0x44410035  OR.L	R4, R2, R3
0x5544	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 722 :: 		
0x5548	0x4420C020  ADD.L	R2, R1, #2
0x554C	0xA8210000  LDI.B	R2, R2, #0
0x5550	0x44214048  ASHL.L	R2, R2, #4
0x5554	0x4421500D  BEXTU.L	R2, R2, #256
0x5558	0x44420025  OR.L	R4, R4, R2
0x555C	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 723 :: 		
0x5560	0x4420C050  ADD.L	R2, R1, #5
0x5564	0xA8210000  LDI.B	R2, R2, #0
0x5568	0x44214038  ASHL.L	R2, R2, #3
0x556C	0x4421500D  BEXTU.L	R2, R2, #256
0x5570	0x44420025  OR.L	R4, R4, R2
0x5574	0x4442500D  BEXTU.L	R4, R4, #256
;__Lib_SPI.c, 724 :: 		
0x5578	0x4420C060  ADD.L	R2, R1, #6
0x557C	0xA8210000  LDI.B	R2, R2, #0
0x5580	0x44214028  ASHL.L	R2, R2, #2
0x5584	0x4421500D  BEXTU.L	R2, R2, #256
0x5588	0x44420025  OR.L	R4, R4, R2
0x558C	0x4442500D  BEXTU.L	R4, R4, #256
; tmp start address is: 16 (R4)
;__Lib_SPI.c, 726 :: 		
0x5590	0x4420C040  ADD.L	R2, R1, #4
0x5594	0xA8210000  LDI.B	R2, R2, #0
0x5598	0x59E14102  CMP.B	R2, #16
0x559C	0x0020156E  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced22
;__Lib_SPI.c, 729 :: 		
0x55A0	0x443041C0  ADD.L	R3, R0, #28
0x55A4	0xAC218000  LDI.L	R2, R3, #0
0x55A8	0x44214105  OR.L	R2, R2, #16
0x55AC	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 730 :: 		
0x55B0	0x4422500D  BEXTU.L	R2, R4, #256
0x55B4	0x00301577  JMP	L___Lib_SPI_SPIx_Init_Advanced23
L___Lib_SPI_SPIx_Init_Advanced22:
;__Lib_SPI.c, 734 :: 		
0x55B8	0x4420C040  ADD.L	R2, R1, #4
0x55BC	0xA8210000  LDI.B	R2, R2, #0
0x55C0	0x44220020  ADD.L	R2, R4, R2
0x55C4	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 735 :: 		
0x55C8	0x44304140  ADD.L	R3, R0, #20
0x55CC	0xAC218000  LDI.L	R2, R3, #0
0x55D0	0x44217EF4  AND.L	R2, R2, #-17
0x55D4	0xB4310000  STI.L	R3, #0, R2
; tmp end address is: 16 (R4)
0x55D8	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_SPI.c, 736 :: 		
L___Lib_SPI_SPIx_Init_Advanced23:
;__Lib_SPI.c, 738 :: 		
; tmp start address is: 8 (R2)
0x55DC	0xB4010000  STI.L	R0, #0, R2
; tmp end address is: 8 (R2)
;__Lib_SPI.c, 740 :: 		
0x55E0	0x4420C020  ADD.L	R2, R1, #2
0x55E4	0xA8210000  LDI.B	R2, R2, #0
0x55E8	0x59E14012  CMP.B	R2, #1
0x55EC	0x00201585  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced149
0x55F0	0x4420C070  ADD.L	R2, R1, #7
0x55F4	0xA8210000  LDI.B	R2, R2, #0
0x55F8	0x59E14012  CMP.B	R2, #1
0x55FC	0x00201585  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Init_Advanced148
L___Lib_SPI_SPIx_Init_Advanced147:
;__Lib_SPI.c, 742 :: 		
0x5600	0x44304040  ADD.L	R3, R0, #4
0x5604	0xAC218000  LDI.L	R2, R3, #0
0x5608	0x44214015  OR.L	R2, R2, #1
0x560C	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 743 :: 		
0x5610	0x00301589  JMP	L___Lib_SPI_SPIx_Init_Advanced27
;__Lib_SPI.c, 740 :: 		
L___Lib_SPI_SPIx_Init_Advanced149:
L___Lib_SPI_SPIx_Init_Advanced148:
;__Lib_SPI.c, 746 :: 		
0x5614	0x44304040  ADD.L	R3, R0, #4
0x5618	0xAC218000  LDI.L	R2, R3, #0
0x561C	0x44217FE4  AND.L	R2, R2, #-2
0x5620	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 747 :: 		
L___Lib_SPI_SPIx_Init_Advanced27:
;__Lib_SPI.c, 749 :: 		
0x5624	0x4420C0B0  ADD.L	R2, R1, #11
0x5628	0xA8310000  LDI.B	R3, R2, #0
;__Lib_SPI.c, 750 :: 		
0x562C	0x4420C090  ADD.L	R2, R1, #9
0x5630	0xA8210000  LDI.B	R2, R2, #0
0x5634	0x44214058  ASHL.L	R2, R2, #5
0x5638	0x4421500D  BEXTU.L	R2, R2, #256
0x563C	0x44318025  OR.L	R3, R3, R2
0x5640	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 751 :: 		
0x5644	0x4420C0A0  ADD.L	R2, R1, #10
0x5648	0xA8210000  LDI.B	R2, R2, #0
0x564C	0x44214048  ASHL.L	R2, R2, #4
0x5650	0x4421500D  BEXTU.L	R2, R2, #256
0x5654	0x44318025  OR.L	R3, R3, R2
0x5658	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 752 :: 		
0x565C	0x4420C0D0  ADD.L	R2, R1, #13
0x5660	0xA8210000  LDI.B	R2, R2, #0
0x5664	0x44214038  ASHL.L	R2, R2, #3
0x5668	0x4421500D  BEXTU.L	R2, R2, #256
0x566C	0x44318025  OR.L	R3, R3, R2
0x5670	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 753 :: 		
0x5674	0x4420C080  ADD.L	R2, R1, #8
0x5678	0xA8210000  LDI.B	R2, R2, #0
0x567C	0x44318025  OR.L	R3, R3, R2
0x5680	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 755 :: 		
0x5684	0x44204100  ADD.L	R2, R0, #16
0x5688	0xB4218000  STI.L	R2, #0, R3
;__Lib_SPI.c, 757 :: 		
0x568C	0x44204140  ADD.L	R2, R0, #20
0x5690	0xAC210000  LDI.L	R2, R2, #0
;__Lib_SPI.c, 758 :: 		
0x5694	0x4421500D  BEXTU.L	R2, R2, #256
0x5698	0x44314F44  AND.L	R3, R2, #244
0x569C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_SPI.c, 759 :: 		
0x56A0	0x4420C0C0  ADD.L	R2, R1, #12
0x56A4	0xA8210000  LDI.B	R2, R2, #0
0x56A8	0x44214038  ASHL.L	R2, R2, #3
0x56AC	0x4421500D  BEXTU.L	R2, R2, #256
0x56B0	0x44218025  OR.L	R2, R3, R2
; tmp start address is: 16 (R4)
0x56B4	0x4441500D  BEXTU.L	R4, R2, #256
;__Lib_SPI.c, 761 :: 		
0x56B8	0x4430C030  ADD.L	R3, R1, #3
; conf end address is: 4 (R1)
0x56BC	0x003015B8  JMP	L___Lib_SPI_SPIx_Init_Advanced28
;__Lib_SPI.c, 763 :: 		
L___Lib_SPI_SPIx_Init_Advanced30:
0x56C0	0x4412500D  BEXTU.L	R1, R4, #256
0x56C4	0x003015C2  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 764 :: 		
L___Lib_SPI_SPIx_Init_Advanced31:
;__Lib_SPI.c, 766 :: 		
0x56C8	0x44124015  OR.L	R1, R4, #1
0x56CC	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 767 :: 		
; tmp end address is: 4 (R1)
0x56D0	0x003015C2  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 769 :: 		
L___Lib_SPI_SPIx_Init_Advanced32:
;__Lib_SPI.c, 771 :: 		
; tmp start address is: 16 (R4)
0x56D4	0x44124025  OR.L	R1, R4, #2
0x56D8	0x4410D00D  BEXTU.L	R1, R1, #256
; tmp end address is: 16 (R4)
; tmp start address is: 4 (R1)
;__Lib_SPI.c, 772 :: 		
; tmp end address is: 4 (R1)
0x56DC	0x003015C2  JMP	L___Lib_SPI_SPIx_Init_Advanced29
;__Lib_SPI.c, 774 :: 		
L___Lib_SPI_SPIx_Init_Advanced28:
; tmp start address is: 16 (R4)
0x56E0	0xA8218000  LDI.B	R2, R3, #0
0x56E4	0x59E14002  CMP.B	R2, #0
0x56E8	0x002815B0  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced30
0x56EC	0xA8218000  LDI.B	R2, R3, #0
0x56F0	0x59E14012  CMP.B	R2, #1
0x56F4	0x002815B2  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced31
0x56F8	0xA8218000  LDI.B	R2, R3, #0
0x56FC	0x59E14022  CMP.B	R2, #2
0x5700	0x002815B5  JMPC	R30, Z, #1, L___Lib_SPI_SPIx_Init_Advanced32
; tmp end address is: 16 (R4)
0x5704	0x4412500D  BEXTU.L	R1, R4, #256
L___Lib_SPI_SPIx_Init_Advanced29:
;__Lib_SPI.c, 776 :: 		
; tmp start address is: 4 (R1)
0x5708	0x44204140  ADD.L	R2, R0, #20
; spiBase end address is: 0 (R0)
0x570C	0xB4208000  STI.L	R2, #0, R1
; tmp end address is: 4 (R1)
;__Lib_SPI.c, 777 :: 		
L_end_SPIx_Init_Advanced:
0x5710	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Init_Advanced
_ecg2_hal_init:
;ecg2_hal.c, 76 :: 		void ecg2_hal_init()
;ecg2_hal.c, 87 :: 		write_spi_ptr = SPIM_Write;
0x5C18	0x64002948  LDK.L	R0, #_SPIM_Write+0
0x5C1C	0xBC000110  STA.L	ecg2_hal_write_spi_ptr+0, R0
;ecg2_hal.c, 88 :: 		read_spi_ptr  = SPIM_Read;
0x5C20	0x64000304  LDK.L	R0, #_SPIM_Read+0
0x5C24	0xBC000114  STA.L	ecg2_hal_read_spi_ptr+0, R0
;ecg2_hal.c, 90 :: 		}
L_end_ecg2_hal_init:
0x5C28	0xA0000000  RETURN	
; end of _ecg2_hal_init
_ecg2_hal_send_command:
;ecg2_hal.c, 147 :: 		void ecg2_hal_send_command (uint8_t command)
; command start address is: 0 (R0)
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;ecg2_hal.c, 149 :: 		ECG2_CS = 0; // select chip
0x5B88	0xC4110084  LDA.L	R1, ECG2_CS+0
0x5B8C	0x4410C3CB  BINS.L	R1, R1, #BitPos(ECG2_CS+0)=0
0x5B90	0xBC110084  STA.L	ECG2_CS+0, R1
;ecg2_hal.c, 150 :: 		Delay_us(1);
0x5B94	0x6DC016EB  LPM.L	R28, $+24
0x5B98	0x44004000  NOP	
L_ecg2_hal_send_command18:
0x5B9C	0x45CE4012  SUB.L	R28, R28, #1
0x5BA0	0x5DEE4002  CMP.L	R28, #0
0x5BA4	0x002016E7  JMPC	R30, Z, #0, L_ecg2_hal_send_command18
0x5BA8	0x003016EC  JMP	$+8
0x5BAC	0x0000001F  	#31
0x5BB0	0x44004000  NOP	
0x5BB4	0x44004000  NOP	
;ecg2_hal.c, 151 :: 		write_spi_ptr( command ); // send command
; command end address is: 0 (R0)
0x5BB8	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x5BBC	0x08340060  CALLI	R6
;ecg2_hal.c, 152 :: 		Delay_us(10);
0x5BC0	0x6DC016F6  LPM.L	R28, $+24
0x5BC4	0x44004000  NOP	
L_ecg2_hal_send_command20:
0x5BC8	0x45CE4012  SUB.L	R28, R28, #1
0x5BCC	0x5DEE4002  CMP.L	R28, #0
0x5BD0	0x002016F2  JMPC	R30, Z, #0, L_ecg2_hal_send_command20
0x5BD4	0x003016F7  JMP	$+8
0x5BD8	0x0000014B  	#331
0x5BDC	0x44004000  NOP	
0x5BE0	0x44004000  NOP	
;ecg2_hal.c, 153 :: 		ECG2_CS = 1; // deselect chip
0x5BE4	0xC4110084  LDA.L	R1, ECG2_CS+0
0x5BE8	0x4410E3CB  BINS.L	R1, R1, #BitPos(ECG2_CS+0)=1
0x5BEC	0xBC110084  STA.L	ECG2_CS+0, R1
;ecg2_hal.c, 154 :: 		Delay_us(10);
0x5BF0	0x6DC01702  LPM.L	R28, $+24
0x5BF4	0x44004000  NOP	
L_ecg2_hal_send_command22:
0x5BF8	0x45CE4012  SUB.L	R28, R28, #1
0x5BFC	0x5DEE4002  CMP.L	R28, #0
0x5C00	0x002016FE  JMPC	R30, Z, #0, L_ecg2_hal_send_command22
0x5C04	0x00301703  JMP	$+8
0x5C08	0x0000014B  	#331
0x5C0C	0x44004000  NOP	
0x5C10	0x44004000  NOP	
;ecg2_hal.c, 155 :: 		}
L_end_ecg2_hal_send_command:
0x5C14	0xA0000000  RETURN	
; end of _ecg2_hal_send_command
_setup_ecg2:
;ecg2_click_example.c, 55 :: 		void setup_ecg2()
0x5C2C	0x95D00008  LINK	LR, #8
;ecg2_click_example.c, 58 :: 		ecg2_oscillator_clock_enable(true);
0x5C30	0x64000001  LDK.L	R0, #1
0x5C34	0x003414D2  CALL	_ecg2_oscillator_clock_enable+0
;ecg2_click_example.c, 59 :: 		ecg2_set_output_data_rate(SPS_125);
0x5C38	0x64000006  LDK.L	R0, #6
0x5C3C	0x003414AE  CALL	_ecg2_set_output_data_rate+0
;ecg2_click_example.c, 61 :: 		ecg2_set_test_source(TEST_SOURCE_EXTERNAL);
0x5C40	0x64000000  LDK.L	R0, #0
0x5C44	0x003414C8  CALL	_ecg2_set_test_source+0
;ecg2_click_example.c, 63 :: 		ecg2_power_down_reference_buffer_enable(true);
0x5C48	0x64000001  LDK.L	R0, #1
0x5C4C	0x003415C5  CALL	_ecg2_power_down_reference_buffer_enable+0
;ecg2_click_example.c, 64 :: 		ecg2_set_reference_voltage(vref_2_4V);
0x5C50	0x64000000  LDK.L	R0, #0
0x5C54	0x00341637  CALL	_ecg2_set_reference_voltage+0
;ecg2_click_example.c, 65 :: 		ecg2_rld_measurement_enable(true);
0x5C58	0x64000001  LDK.L	R0, #1
0x5C5C	0x0034162B  CALL	_ecg2_rld_measurement_enable+0
;ecg2_click_example.c, 66 :: 		ecg2_rldref_source_select(RLDEF_SIGNAL_INTERNAL);
0x5C60	0x64000001  LDK.L	R0, #1
0x5C64	0x00341622  CALL	_ecg2_rldref_source_select+0
;ecg2_click_example.c, 67 :: 		ecg2_rld_buffer_enable(true);
0x5C68	0x64000001  LDK.L	R0, #1
0x5C6C	0x003415ED  CALL	_ecg2_rld_buffer_enable+0
;ecg2_click_example.c, 69 :: 		ecg2_lead_off_comparator_threshold_set(POSITIVE_70);
0x5C70	0x64000007  LDK.L	R0, #7
0x5C74	0x003415F9  CALL	_ecg2_lead_off_comparator_threshold_set+0
;ecg2_click_example.c, 70 :: 		ecg2_vlead_off_enable(false);
0x5C78	0x64000000  LDK.L	R0, #0
0x5C7C	0x00341616  CALL	_ecg2_vlead_off_enable+0
;ecg2_click_example.c, 71 :: 		ecg2_ilead_off_magnitude_set(NA_4);
0x5C80	0x64000000  LDK.L	R0, #0
0x5C84	0x003415D1  CALL	_ecg2_ilead_off_magnitude_set+0
;ecg2_click_example.c, 72 :: 		ecg2_flead_off_frequency_set(3);
0x5C88	0x64000003  LDK.L	R0, #3
0x5C8C	0x00340A9B  CALL	_ecg2_flead_off_frequency_set+0
;ecg2_click_example.c, 75 :: 		ecg2_configure_channel(1, false, 0, 1);
0x5C90	0x64300001  LDK.L	R3, #1
0x5C94	0x64200000  LDK.L	R2, #0
0x5C98	0x64100000  LDK.L	R1, #0
0x5C9C	0x64000001  LDK.L	R0, #1
0x5CA0	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 78 :: 		ecg2_configure_channel(2, false, 0, 1);
0x5CA4	0x64300001  LDK.L	R3, #1
0x5CA8	0x64200000  LDK.L	R2, #0
0x5CAC	0x64100000  LDK.L	R1, #0
0x5CB0	0x64000002  LDK.L	R0, #2
0x5CB4	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 81 :: 		ecg2_configure_channel(3, false, 0, 1);
0x5CB8	0x64300001  LDK.L	R3, #1
0x5CBC	0x64200000  LDK.L	R2, #0
0x5CC0	0x64100000  LDK.L	R1, #0
0x5CC4	0x64000003  LDK.L	R0, #3
0x5CC8	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 83 :: 		ecg2_configure_channel(4, false, 0, 1);
0x5CCC	0x64300001  LDK.L	R3, #1
0x5CD0	0x64200000  LDK.L	R2, #0
0x5CD4	0x64100000  LDK.L	R1, #0
0x5CD8	0x64000004  LDK.L	R0, #4
0x5CDC	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 85 :: 		ecg2_right_leg_positive_drive_set(2);
0x5CE0	0x64000002  LDK.L	R0, #2
0x5CE4	0x00340A93  CALL	_ecg2_right_leg_positive_drive_set+0
;ecg2_click_example.c, 87 :: 		ecg2_right_leg_negative_drive_set(2);
0x5CE8	0x64000002  LDK.L	R0, #2
0x5CEC	0x00340A8B  CALL	_ecg2_right_leg_negative_drive_set+0
;ecg2_click_example.c, 89 :: 		ecg2_lead_off_positive_channel_select(5);
0x5CF0	0x64000005  LDK.L	R0, #5
0x5CF4	0x00340A83  CALL	_ecg2_lead_off_positive_channel_select+0
;ecg2_click_example.c, 91 :: 		ecg2_lead_off_negative_channel_select(2);
0x5CF8	0x64000002  LDK.L	R0, #2
0x5CFC	0x00340BD5  CALL	_ecg2_lead_off_negative_channel_select+0
;ecg2_click_example.c, 93 :: 		ecg2_lead_off_current_direction_select(0);
0x5D00	0x64000000  LDK.L	R0, #0
0x5D04	0x0034145C  CALL	_ecg2_lead_off_current_direction_select+0
;ecg2_click_example.c, 95 :: 		ecg2_lead_off_comparator_enable(true);
0x5D08	0x64000001  LDK.L	R0, #1
0x5D0C	0x00341464  CALL	_ecg2_lead_off_comparator_enable+0
;ecg2_click_example.c, 97 :: 		ecg2_hal_send_command(START_COMMAND); // send START command
0x5D10	0x64000008  LDK.L	R0, #8
0x5D14	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 98 :: 		Delay_us(100);
0x5D18	0x6DC0174C  LPM.L	R28, $+24
0x5D1C	0x44004000  NOP	
L_setup_ecg20:
0x5D20	0x45CE4012  SUB.L	R28, R28, #1
0x5D24	0x5DEE4002  CMP.L	R28, #0
0x5D28	0x00201748  JMPC	R30, Z, #0, L_setup_ecg20
0x5D2C	0x0030174D  JMP	$+8
0x5D30	0x00000D03  	#3331
0x5D34	0x44004000  NOP	
0x5D38	0x44004000  NOP	
;ecg2_click_example.c, 99 :: 		ecg2_hal_send_command(RDATA_COMMAND); // enable read data once
0x5D3C	0x64000012  LDK.L	R0, #18
0x5D40	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 100 :: 		ECG2_CS = 0; // chip select
0x5D44	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x5D48	0x440043CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=0
0x5D4C	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;ecg2_click_example.c, 101 :: 		Delay_us(1);
0x5D50	0x6DC0175A  LPM.L	R28, $+24
0x5D54	0x44004000  NOP	
L_setup_ecg22:
0x5D58	0x45CE4012  SUB.L	R28, R28, #1
0x5D5C	0x5DEE4002  CMP.L	R28, #0
0x5D60	0x00201756  JMPC	R30, Z, #0, L_setup_ecg22
0x5D64	0x0030175B  JMP	$+8
0x5D68	0x0000001F  	#31
0x5D6C	0x44004000  NOP	
0x5D70	0x44004000  NOP	
;ecg2_click_example.c, 103 :: 		while (ECG2_DRDY) {} // Wait for ADS1194 device to prepare output data.
L_setup_ecg24:
0x5D74	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x5D78	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
0x5D7C	0x5DE04002  CMP.L	R0, #0
0x5D80	0x00281762  JMPC	R30, Z, #1, L_setup_ecg25
0x5D84	0x0030175D  JMP	L_setup_ecg24
L_setup_ecg25:
;ecg2_click_example.c, 104 :: 		Delay_us(5);
0x5D88	0x6DC01768  LPM.L	R28, $+24
0x5D8C	0x44004000  NOP	
L_setup_ecg26:
0x5D90	0x45CE4012  SUB.L	R28, R28, #1
0x5D94	0x5DEE4002  CMP.L	R28, #0
0x5D98	0x00201764  JMPC	R30, Z, #0, L_setup_ecg26
0x5D9C	0x00301769  JMP	$+8
0x5DA0	0x000000A5  	#165
;ecg2_click_example.c, 105 :: 		for (tempctr = 0; tempctr < num_bytes_sample; tempctr++) { ecg_data_sample[tempctr] = SPIM_Read(0); } // read ADS1194 output data, one sample
; tempctr start address is: 8 (R2)
0x5DA4	0x64200000  LDK.L	R2, #0
; tempctr end address is: 8 (R2)
L_setup_ecg28:
; tempctr start address is: 8 (R2)
0x5DA8	0x5BE14132  CMP.S	R2, #19
0x5DAC	0x01281778  JMPC	R30, GTE, #1, L_setup_ecg29
0x5DB0	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x5DB4	0x44000020  ADD.L	R0, R0, R2
0x5DB8	0xB5F00004  STI.L	SP, #4, R0
0x5DBC	0xB1F10000  STI.B	SP, #0, R2
0x5DC0	0x64000000  LDK.L	R0, #0
0x5DC4	0x003400C1  CALL	_SPIM_Read+0
0x5DC8	0xA82F8000  LDI.B	R2, SP, #0
0x5DCC	0xAC1F8004  LDI.L	R1, SP, #4
0x5DD0	0xB0100000  STI.B	R1, #0, R0
0x5DD4	0x44214010  ADD.L	R2, R2, #1
0x5DD8	0x4421500D  BEXTU.L	R2, R2, #256
; tempctr end address is: 8 (R2)
0x5DDC	0x0030176A  JMP	L_setup_ecg28
L_setup_ecg29:
;ecg2_click_example.c, 108 :: 		channel1_voltage_offset = calculate_ecg_channel( ecg_data_sample, 3, vref, channel_gain, 0 );
0x5DE0	0x64400000  LDK.L	R4, #0
0x5DE4	0x6C3017DC  LPM.L	R3, $+396
0x5DE8	0x6C2017DD  LPM.L	R2, $+396
0x5DEC	0x64100003  LDK.L	R1, #3
0x5DF0	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x5DF4	0x00341438  CALL	_calculate_ecg_channel+0
0x5DF8	0xBC0000F0  STA.L	_channel1_voltage_offset+0, R0
;ecg2_click_example.c, 110 :: 		channel2_voltage_offset = calculate_ecg_channel( ecg_data_sample, 5, vref, channel_gain, 0 );
0x5DFC	0x64400000  LDK.L	R4, #0
0x5E00	0x6C3017DC  LPM.L	R3, $+368
0x5E04	0x6C2017DD  LPM.L	R2, $+368
0x5E08	0x64100005  LDK.L	R1, #5
0x5E0C	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x5E10	0x00341438  CALL	_calculate_ecg_channel+0
0x5E14	0xBC0000F4  STA.L	_channel2_voltage_offset+0, R0
;ecg2_click_example.c, 112 :: 		channel3_voltage_offset = calculate_ecg_channel( ecg_data_sample, 7, vref, channel_gain, 0 );
0x5E18	0x64400000  LDK.L	R4, #0
0x5E1C	0x6C3017DC  LPM.L	R3, $+340
0x5E20	0x6C2017DD  LPM.L	R2, $+340
0x5E24	0x64100007  LDK.L	R1, #7
0x5E28	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x5E2C	0x00341438  CALL	_calculate_ecg_channel+0
0x5E30	0xBC0000F8  STA.L	_channel3_voltage_offset+0, R0
;ecg2_click_example.c, 114 :: 		channel4_voltage_offset = calculate_ecg_channel( ecg_data_sample, 9, vref, channel_gain, 0 );
0x5E34	0x64400000  LDK.L	R4, #0
0x5E38	0x6C3017DC  LPM.L	R3, $+312
0x5E3C	0x6C2017DD  LPM.L	R2, $+312
0x5E40	0x64100009  LDK.L	R1, #9
0x5E44	0x640000DC  LDK.L	R0, #_ecg_data_sample+0
0x5E48	0x00341438  CALL	_calculate_ecg_channel+0
0x5E4C	0xBC0000FC  STA.L	_channel4_voltage_offset+0, R0
;ecg2_click_example.c, 115 :: 		ECG2_CS = 1;
0x5E50	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x5E54	0x440063CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=1
0x5E58	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;ecg2_click_example.c, 116 :: 		Delay_us(10);
0x5E5C	0x6DC0179D  LPM.L	R28, $+24
0x5E60	0x44004000  NOP	
L_setup_ecg211:
0x5E64	0x45CE4012  SUB.L	R28, R28, #1
0x5E68	0x5DEE4002  CMP.L	R28, #0
0x5E6C	0x00201799  JMPC	R30, Z, #0, L_setup_ecg211
0x5E70	0x0030179E  JMP	$+8
0x5E74	0x0000014B  	#331
0x5E78	0x44004000  NOP	
0x5E7C	0x44004000  NOP	
;ecg2_click_example.c, 119 :: 		ecg2_hal_send_command(STOP_COMMAND); // send STOP command
0x5E80	0x6400000A  LDK.L	R0, #10
0x5E84	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 120 :: 		Delay_us(100);
0x5E88	0x6DC017A8  LPM.L	R28, $+24
0x5E8C	0x44004000  NOP	
L_setup_ecg213:
0x5E90	0x45CE4012  SUB.L	R28, R28, #1
0x5E94	0x5DEE4002  CMP.L	R28, #0
0x5E98	0x002017A4  JMPC	R30, Z, #0, L_setup_ecg213
0x5E9C	0x003017A9  JMP	$+8
0x5EA0	0x00000D03  	#3331
0x5EA4	0x44004000  NOP	
0x5EA8	0x44004000  NOP	
;ecg2_click_example.c, 121 :: 		ecg2_hal_send_command(SDATAC_COMMAND); // SDATAC mode
0x5EAC	0x64000011  LDK.L	R0, #17
0x5EB0	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 126 :: 		ecg2_configure_channel(1, false, 6, 0);
0x5EB4	0x64300000  LDK.L	R3, #0
0x5EB8	0x64200006  LDK.L	R2, #6
0x5EBC	0x64100000  LDK.L	R1, #0
0x5EC0	0x64000001  LDK.L	R0, #1
0x5EC4	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 129 :: 		ecg2_configure_channel(2, false, 6, 0);
0x5EC8	0x64300000  LDK.L	R3, #0
0x5ECC	0x64200006  LDK.L	R2, #6
0x5ED0	0x64100000  LDK.L	R1, #0
0x5ED4	0x64000002  LDK.L	R0, #2
0x5ED8	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 132 :: 		ecg2_configure_channel(3, false, 6, 0);
0x5EDC	0x64300000  LDK.L	R3, #0
0x5EE0	0x64200006  LDK.L	R2, #6
0x5EE4	0x64100000  LDK.L	R1, #0
0x5EE8	0x64000003  LDK.L	R0, #3
0x5EEC	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 135 :: 		ecg2_configure_channel(4, false, 6, 4);
0x5EF0	0x64300004  LDK.L	R3, #4
0x5EF4	0x64200006  LDK.L	R2, #6
0x5EF8	0x64100000  LDK.L	R1, #0
0x5EFC	0x64000004  LDK.L	R0, #4
0x5F00	0x00340AB4  CALL	_ecg2_configure_channel+0
;ecg2_click_example.c, 136 :: 		ecg2_hal_send_command(START_COMMAND); // send START command
0x5F04	0x64000008  LDK.L	R0, #8
0x5F08	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 137 :: 		Delay_us(100);
0x5F0C	0x6DC017C9  LPM.L	R28, $+24
0x5F10	0x44004000  NOP	
L_setup_ecg215:
0x5F14	0x45CE4012  SUB.L	R28, R28, #1
0x5F18	0x5DEE4002  CMP.L	R28, #0
0x5F1C	0x002017C5  JMPC	R30, Z, #0, L_setup_ecg215
0x5F20	0x003017CA  JMP	$+8
0x5F24	0x00000D03  	#3331
0x5F28	0x44004000  NOP	
0x5F2C	0x44004000  NOP	
;ecg2_click_example.c, 138 :: 		ecg2_hal_send_command(RDATAC_COMMAND); // enable read data in continuous mode
0x5F30	0x64000010  LDK.L	R0, #16
0x5F34	0x003416E2  CALL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 140 :: 		ECG2_CS = 0; // chip select
0x5F38	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x5F3C	0x440043CB  BINS.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)=0
0x5F40	0xBC010084  STA.L	GPIO_PIN28_bit+0, R0
;ecg2_click_example.c, 141 :: 		Delay_us(1);
0x5F44	0x6DC017D7  LPM.L	R28, $+24
0x5F48	0x44004000  NOP	
L_setup_ecg217:
0x5F4C	0x45CE4012  SUB.L	R28, R28, #1
0x5F50	0x5DEE4002  CMP.L	R28, #0
0x5F54	0x002017D3  JMPC	R30, Z, #0, L_setup_ecg217
0x5F58	0x003017D8  JMP	$+8
0x5F5C	0x0000001F  	#31
0x5F60	0x44004000  NOP	
0x5F64	0x44004000  NOP	
;ecg2_click_example.c, 143 :: 		}
L_end_setup_ecg2:
0x5F68	0x99D00000  UNLINK	LR
0x5F6C	0xA0000000  RETURN	
0x5F70	0x41A00000  	#1101004800
0x5F74	0x45160000  	#1159069696
; end of _setup_ecg2
_ecg2_oscillator_clock_enable:
;ecg2_hw.c, 31 :: 		void ecg2_oscillator_clock_enable ( bool enable )
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 34 :: 		if (enable)
0x5348	0x59E04002  CMP.B	R0, #0
0x534C	0x002814D9  JMPC	R30, Z, #1, L_ecg2_oscillator_clock_enable5
; enable end address is: 0 (R0)
;ecg2_hw.c, 35 :: 		register_bit_set(CONFIG1_REG, 5, 0);
0x5350	0x64200000  LDK.L	R2, #0
0x5354	0x64100005  LDK.L	R1, #5
0x5358	0x64000001  LDK.L	R0, #1
0x535C	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x5360	0x003014DD  JMP	L_ecg2_oscillator_clock_enable6
L_ecg2_oscillator_clock_enable5:
;ecg2_hw.c, 37 :: 		register_bit_set(CONFIG1_REG, 5, 1);
0x5364	0x64200001  LDK.L	R2, #1
0x5368	0x64100005  LDK.L	R1, #5
0x536C	0x64000001  LDK.L	R0, #1
0x5370	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_oscillator_clock_enable6:
;ecg2_hw.c, 38 :: 		}
L_end_ecg2_oscillator_clock_enable:
0x5374	0xA0000000  RETURN	
; end of _ecg2_oscillator_clock_enable
ecg2_hw_register_bit_set:
;ecg2_hw.c, 4 :: 		static inline void register_bit_set(uint8_t reg, uint8_t bit_num, uint8_t val)
; val start address is: 8 (R2)
; bit_num start address is: 4 (R1)
; reg start address is: 0 (R0)
0x1CA8	0x95D00010  LINK	LR, #16
; val end address is: 8 (R2)
; bit_num end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; bit_num start address is: 4 (R1)
; val start address is: 8 (R2)
;ecg2_hw.c, 8 :: 		ecg2_hal_read_bytes(reg, &tempbuff, 1);
0x1CAC	0x443FC0C0  ADD.L	R3, SP, #12
0x1CB0	0xB1F10000  STI.B	SP, #0, R2
0x1CB4	0xB1F08004  STI.B	SP, #4, R1
0x1CB8	0xB1F00008  STI.B	SP, #8, R0
0x1CBC	0x64200001  LDK.L	R2, #1
0x1CC0	0x4411C000  MOVE.L	R1, R3
0x1CC4	0x00340281  CALL	_ecg2_hal_read_bytes+0
0x1CC8	0xA80F8008  LDI.B	R0, SP, #8
0x1CCC	0xA81F8004  LDI.B	R1, SP, #4
0x1CD0	0xA82F8000  LDI.B	R2, SP, #0
;ecg2_hw.c, 9 :: 		if (val == 1)
0x1CD4	0x59E14012  CMP.B	R2, #1
0x1CD8	0x0020073F  JMPC	R30, Z, #0, L_ecg2_hw_register_bit_set0
; val end address is: 8 (R2)
;ecg2_hw.c, 10 :: 		tempbuff |= 1 << bit_num;
0x1CDC	0x4440D00D  BEXTU.L	R4, R1, #256
; bit_num end address is: 4 (R1)
0x1CE0	0x64300001  LDK.L	R3, #1
0x1CE4	0x44418048  ASHL.L	R4, R3, R4
0x1CE8	0x4442400C  BEXTS.L	R4, R4, #0
0x1CEC	0xA83F800C  LDI.B	R3, SP, #12
0x1CF0	0x44318045  OR.L	R3, R3, R4
0x1CF4	0xB1F1800C  STI.B	SP, #12, R3
0x1CF8	0x0030074A  JMP	L_ecg2_hw_register_bit_set1
L_ecg2_hw_register_bit_set0:
;ecg2_hw.c, 11 :: 		else if (val == 0)
; val start address is: 8 (R2)
; bit_num start address is: 4 (R1)
0x1CFC	0x59E14002  CMP.B	R2, #0
0x1D00	0x0020074A  JMPC	R30, Z, #0, L_ecg2_hw_register_bit_set2
; val end address is: 8 (R2)
;ecg2_hw.c, 12 :: 		tempbuff &= ~(1 << bit_num);
0x1D04	0x4440D00D  BEXTU.L	R4, R1, #256
; bit_num end address is: 4 (R1)
0x1D08	0x64300001  LDK.L	R3, #1
0x1D0C	0x44318048  ASHL.L	R3, R3, R4
0x1D10	0x4431C00C  BEXTS.L	R3, R3, #0
0x1D14	0x4441FFF6  XOR.L	R4, R3, #-1
0x1D18	0x4442400C  BEXTS.L	R4, R4, #0
0x1D1C	0xA83F800C  LDI.B	R3, SP, #12
0x1D20	0x44318044  AND.L	R3, R3, R4
0x1D24	0xB1F1800C  STI.B	SP, #12, R3
L_ecg2_hw_register_bit_set2:
L_ecg2_hw_register_bit_set1:
;ecg2_hw.c, 13 :: 		ecg2_hal_write_bytes(reg, &tempbuff, 1);
0x1D28	0x443FC0C0  ADD.L	R3, SP, #12
0x1D2C	0x64200001  LDK.L	R2, #1
0x1D30	0x4411C000  MOVE.L	R1, R3
; reg end address is: 0 (R0)
0x1D34	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 14 :: 		}
L_end_register_bit_set:
0x1D38	0x99D00000  UNLINK	LR
0x1D3C	0xA0000000  RETURN	
; end of ecg2_hw_register_bit_set
_ecg2_hal_read_bytes:
;ecg2_hal.c, 92 :: 		int8_t ecg2_hal_read_bytes( uint8_t reg, uint8_t* buffer_in, uint8_t num_bytes)
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0A04	0x95D0000C  LINK	LR, #12
0x0A08	0xB1F10008  STI.B	SP, #8, R2
; buffer_in end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; buffer_in start address is: 4 (R1)
;ecg2_hal.c, 94 :: 		if (reg > 0b00011111)
0x0A0C	0x59E041F2  CMP.B	R0, #31
0x0A10	0x01A00287  JMPC	R30, A, #0, L_ecg2_hal_read_bytes0
; reg end address is: 0 (R0)
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 95 :: 		return -1;
0x0A14	0x640FFFFF  LDK.L	R0, #-1
0x0A18	0x003002CB  JMP	L_end_ecg2_hal_read_bytes
L_ecg2_hal_read_bytes0:
;ecg2_hal.c, 96 :: 		if (num_bytes > 0b00011111)
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0A1C	0xA83F8008  LDI.B	R3, SP, #8
0x0A20	0x59E1C1F2  CMP.B	R3, #31
0x0A24	0x01A0028C  JMPC	R30, A, #0, L_ecg2_hal_read_bytes1
; reg end address is: 0 (R0)
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 97 :: 		return -1;
0x0A28	0x640FFFFF  LDK.L	R0, #-1
0x0A2C	0x003002CB  JMP	L_end_ecg2_hal_read_bytes
L_ecg2_hal_read_bytes1:
;ecg2_hal.c, 101 :: 		uint8_t *temp_bfr_ptr = buffer_in;
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0A30	0xB5F08004  STI.L	SP, #4, R1
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 102 :: 		opcode[0] = 0b00100000;
0x0A34	0x445FC000  ADD.L	R5, SP, #0
0x0A38	0x64300020  LDK.L	R3, #32
0x0A3C	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 103 :: 		opcode[0] |= reg;
0x0A40	0xA8328000  LDI.B	R3, R5, #0
0x0A44	0x44318005  OR.L	R3, R3, R0
; reg end address is: 0 (R0)
0x0A48	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 104 :: 		opcode[1] = 0;
0x0A4C	0x4442C010  ADD.L	R4, R5, #1
0x0A50	0x64300000  LDK.L	R3, #0
0x0A54	0xB0418000  STI.B	R4, #0, R3
;ecg2_hal.c, 105 :: 		opcode[1] |= num_bytes;
0x0A58	0x4452C010  ADD.L	R5, R5, #1
0x0A5C	0xA8428000  LDI.B	R4, R5, #0
0x0A60	0xA83F8008  LDI.B	R3, SP, #8
0x0A64	0x44320035  OR.L	R3, R4, R3
0x0A68	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 107 :: 		ECG2_hal_cs(0);
0x0A6C	0x64000000  LDK.L	R0, #0
0x0A70	0x003400BC  CALL	_ecg2_hal_cs+0
;ecg2_hal.c, 108 :: 		delay_ms(1);
0x0A74	0x6DC002A3  LPM.L	R28, $+24
0x0A78	0x44004000  NOP	
L_ecg2_hal_read_bytes3:
0x0A7C	0x45CE4012  SUB.L	R28, R28, #1
0x0A80	0x5DEE4002  CMP.L	R28, #0
0x0A84	0x0020029F  JMPC	R30, Z, #0, L_ecg2_hal_read_bytes3
0x0A88	0x003002A4  JMP	$+8
0x0A8C	0x00008233  	#33331
0x0A90	0x44004000  NOP	
0x0A94	0x44004000  NOP	
;ecg2_hal.c, 109 :: 		write_spi_ptr( opcode[0] );
0x0A98	0x443FC000  ADD.L	R3, SP, #0
0x0A9C	0xA8318000  LDI.B	R3, R3, #0
0x0AA0	0x4461D00D  BEXTU.L	R6, R3, #256
0x0AA4	0x4403500D  BEXTU.L	R0, R6, #256
0x0AA8	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x0AAC	0x08340060  CALLI	R6
;ecg2_hal.c, 110 :: 		write_spi_ptr( opcode[1] );
0x0AB0	0x443FC000  ADD.L	R3, SP, #0
0x0AB4	0x4431C010  ADD.L	R3, R3, #1
0x0AB8	0xA8318000  LDI.B	R3, R3, #0
0x0ABC	0x4461D00D  BEXTU.L	R6, R3, #256
0x0AC0	0x4403500D  BEXTU.L	R0, R6, #256
0x0AC4	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x0AC8	0x08340060  CALLI	R6
;ecg2_hal.c, 111 :: 		delay_ms( 5 );
0x0ACC	0x6DC002B9  LPM.L	R28, $+24
0x0AD0	0x44004000  NOP	
L_ecg2_hal_read_bytes5:
0x0AD4	0x45CE4012  SUB.L	R28, R28, #1
0x0AD8	0x5DEE4002  CMP.L	R28, #0
0x0ADC	0x002002B5  JMPC	R30, Z, #0, L_ecg2_hal_read_bytes5
0x0AE0	0x003002BA  JMP	$+8
0x0AE4	0x00028B09  	#166665
;ecg2_hal.c, 113 :: 		while(num_bytes--)
L_ecg2_hal_read_bytes7:
0x0AE8	0xA84F8008  LDI.B	R4, SP, #8
0x0AEC	0xA83F8008  LDI.B	R3, SP, #8
0x0AF0	0x4431C012  SUB.L	R3, R3, #1
0x0AF4	0xB1F18008  STI.B	SP, #8, R3
0x0AF8	0x59E24002  CMP.B	R4, #0
0x0AFC	0x002802C9  JMPC	R30, Z, #1, L_ecg2_hal_read_bytes8
;ecg2_hal.c, 114 :: 		*(temp_bfr_ptr++) = read_spi_ptr(0);
0x0B00	0x64000000  LDK.L	R0, #0
0x0B04	0xC4600114  LDA.L	R6, ecg2_hal_read_spi_ptr+0
0x0B08	0x08340060  CALLI	R6
0x0B0C	0xAC3F8004  LDI.L	R3, SP, #4
0x0B10	0xB0300000  STI.B	R3, #0, R0
0x0B14	0xAC3F8004  LDI.L	R3, SP, #4
0x0B18	0x4431C010  ADD.L	R3, R3, #1
0x0B1C	0xB5F18004  STI.L	SP, #4, R3
0x0B20	0x003002BA  JMP	L_ecg2_hal_read_bytes7
L_ecg2_hal_read_bytes8:
;ecg2_hal.c, 116 :: 		ECG2_hal_cs(1);
0x0B24	0x64000001  LDK.L	R0, #1
0x0B28	0x003400BC  CALL	_ecg2_hal_cs+0
;ecg2_hal.c, 118 :: 		}
L_end_ecg2_hal_read_bytes:
0x0B2C	0x99D00000  UNLINK	LR
0x0B30	0xA0000000  RETURN	
; end of _ecg2_hal_read_bytes
_ecg2_hal_cs:
;ecg2_hal.c, 66 :: 		void ecg2_hal_cs( uint8_t logic )
; logic start address is: 0 (R0)
; logic end address is: 0 (R0)
; logic start address is: 0 (R0)
;ecg2_hal.c, 68 :: 		ECG2_CS = logic;
0x02F0	0xC4110084  LDA.L	R1, ECG2_CS+0
0x02F4	0x45E043C3  LDL.L	R30, R0, #BitPos(ECG2_CS+0)
0x02F8	0x441081EB  BINS.L	R1, R1, R30
; logic end address is: 0 (R0)
0x02FC	0xBC110084  STA.L	ECG2_CS+0, R1
;ecg2_hal.c, 69 :: 		}
L_end_ecg2_hal_cs:
0x0300	0xA0000000  RETURN	
; end of _ecg2_hal_cs
_SPIM_Read:
;__Lib_SPI.c, 488 :: 		
; dummy start address is: 0 (R0)
; dummy end address is: 0 (R0)
; dummy start address is: 0 (R0)
;__Lib_SPI.c, 490 :: 		
; dummy end address is: 0 (R0)
0x0304	0xC460011C  LDA.L	R6, _SPIM_Rd_Ptr+0
0x0308	0x08340060  CALLI	R6
;__Lib_SPI.c, 491 :: 		
L_end_SPIM_Read:
0x030C	0xA0000000  RETURN	
; end of _SPIM_Read
_SPIM1_Read:
;__Lib_SPI.c, 413 :: 		
0x0090	0x95D00004  LINK	LR, #4
0x0094	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 415 :: 		
0x0098	0x441FC000  ADD.L	R1, SP, #0
0x009C	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x00A0	0x0034009C  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 416 :: 		
L_end_SPIM1_Read:
0x00A4	0x99D00000  UNLINK	LR
0x00A8	0xA0000000  RETURN	
; end of _SPIM1_Read
_ecg2_hal_write_bytes:
;ecg2_hal.c, 120 :: 		int8_t ecg2_hal_write_bytes ( uint8_t reg, uint8_t* buffer_out, uint8_t num_bytes)
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0B34	0x95D0000C  LINK	LR, #12
0x0B38	0xB1F10008  STI.B	SP, #8, R2
; buffer_out end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; buffer_out start address is: 4 (R1)
;ecg2_hal.c, 122 :: 		if (reg > 0b00011111)
0x0B3C	0x59E041F2  CMP.B	R0, #31
0x0B40	0x01A002D3  JMPC	R30, A, #0, L_ecg2_hal_write_bytes9
; reg end address is: 0 (R0)
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 123 :: 		return -1;
0x0B44	0x640FFFFF  LDK.L	R0, #-1
0x0B48	0x0030031A  JMP	L_end_ecg2_hal_write_bytes
L_ecg2_hal_write_bytes9:
;ecg2_hal.c, 124 :: 		if (num_bytes > 0b00011111)
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0B4C	0xA83F8008  LDI.B	R3, SP, #8
0x0B50	0x59E1C1F2  CMP.B	R3, #31
0x0B54	0x01A002D8  JMPC	R30, A, #0, L_ecg2_hal_write_bytes10
; reg end address is: 0 (R0)
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 125 :: 		return -1;
0x0B58	0x640FFFFF  LDK.L	R0, #-1
0x0B5C	0x0030031A  JMP	L_end_ecg2_hal_write_bytes
L_ecg2_hal_write_bytes10:
;ecg2_hal.c, 129 :: 		uint8_t *temp_bfr_ptr = buffer_out;
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0B60	0xB5F08004  STI.L	SP, #4, R1
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 130 :: 		opcode[0] = 0b01000000;
0x0B64	0x445FC000  ADD.L	R5, SP, #0
0x0B68	0x64300040  LDK.L	R3, #64
0x0B6C	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 131 :: 		opcode[0] |= reg;
0x0B70	0xA8328000  LDI.B	R3, R5, #0
0x0B74	0x44318005  OR.L	R3, R3, R0
; reg end address is: 0 (R0)
0x0B78	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 132 :: 		opcode[1] = 0;
0x0B7C	0x4442C010  ADD.L	R4, R5, #1
0x0B80	0x64300000  LDK.L	R3, #0
0x0B84	0xB0418000  STI.B	R4, #0, R3
;ecg2_hal.c, 133 :: 		opcode[1] |= num_bytes;
0x0B88	0x4452C010  ADD.L	R5, R5, #1
0x0B8C	0xA8428000  LDI.B	R4, R5, #0
0x0B90	0xA83F8008  LDI.B	R3, SP, #8
0x0B94	0x44320035  OR.L	R3, R4, R3
0x0B98	0xB0518000  STI.B	R5, #0, R3
;ecg2_hal.c, 135 :: 		ECG2_hal_cs(0);
0x0B9C	0x64000000  LDK.L	R0, #0
0x0BA0	0x003400BC  CALL	_ecg2_hal_cs+0
;ecg2_hal.c, 136 :: 		delay_ms(1);
0x0BA4	0x6DC002EF  LPM.L	R28, $+24
0x0BA8	0x44004000  NOP	
L_ecg2_hal_write_bytes12:
0x0BAC	0x45CE4012  SUB.L	R28, R28, #1
0x0BB0	0x5DEE4002  CMP.L	R28, #0
0x0BB4	0x002002EB  JMPC	R30, Z, #0, L_ecg2_hal_write_bytes12
0x0BB8	0x003002F0  JMP	$+8
0x0BBC	0x00008233  	#33331
0x0BC0	0x44004000  NOP	
0x0BC4	0x44004000  NOP	
;ecg2_hal.c, 137 :: 		write_spi_ptr(opcode[0]);
0x0BC8	0x443FC000  ADD.L	R3, SP, #0
0x0BCC	0xA8318000  LDI.B	R3, R3, #0
0x0BD0	0x4461D00D  BEXTU.L	R6, R3, #256
0x0BD4	0x4403500D  BEXTU.L	R0, R6, #256
0x0BD8	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x0BDC	0x08340060  CALLI	R6
;ecg2_hal.c, 138 :: 		write_spi_ptr(opcode[1]);
0x0BE0	0x443FC000  ADD.L	R3, SP, #0
0x0BE4	0x4431C010  ADD.L	R3, R3, #1
0x0BE8	0xA8318000  LDI.B	R3, R3, #0
0x0BEC	0x4461D00D  BEXTU.L	R6, R3, #256
0x0BF0	0x4403500D  BEXTU.L	R0, R6, #256
0x0BF4	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x0BF8	0x08340060  CALLI	R6
;ecg2_hal.c, 140 :: 		while(num_bytes--)
L_ecg2_hal_write_bytes14:
0x0BFC	0xA84F8008  LDI.B	R4, SP, #8
0x0C00	0xA83F8008  LDI.B	R3, SP, #8
0x0C04	0x4431C012  SUB.L	R3, R3, #1
0x0C08	0xB1F18008  STI.B	SP, #8, R3
0x0C0C	0x59E24002  CMP.B	R4, #0
0x0C10	0x0028030F  JMPC	R30, Z, #1, L_ecg2_hal_write_bytes15
;ecg2_hal.c, 141 :: 		write_spi_ptr(*(temp_bfr_ptr++));
0x0C14	0xAC3F8004  LDI.L	R3, SP, #4
0x0C18	0xA8318000  LDI.B	R3, R3, #0
0x0C1C	0x4461D00D  BEXTU.L	R6, R3, #256
0x0C20	0x4403500D  BEXTU.L	R0, R6, #256
0x0C24	0xC4600110  LDA.L	R6, ecg2_hal_write_spi_ptr+0
0x0C28	0x08340060  CALLI	R6
0x0C2C	0xAC3F8004  LDI.L	R3, SP, #4
0x0C30	0x4431C010  ADD.L	R3, R3, #1
0x0C34	0xB5F18004  STI.L	SP, #4, R3
0x0C38	0x003002FF  JMP	L_ecg2_hal_write_bytes14
L_ecg2_hal_write_bytes15:
;ecg2_hal.c, 142 :: 		delay_ms(10);
0x0C3C	0x6DC00315  LPM.L	R28, $+24
0x0C40	0x44004000  NOP	
L_ecg2_hal_write_bytes16:
0x0C44	0x45CE4012  SUB.L	R28, R28, #1
0x0C48	0x5DEE4002  CMP.L	R28, #0
0x0C4C	0x00200311  JMPC	R30, Z, #0, L_ecg2_hal_write_bytes16
0x0C50	0x00300316  JMP	$+8
0x0C54	0x00051613  	#333331
0x0C58	0x44004000  NOP	
0x0C5C	0x44004000  NOP	
;ecg2_hal.c, 143 :: 		ECG2_hal_cs(1);
0x0C60	0x64000001  LDK.L	R0, #1
0x0C64	0x003400BC  CALL	_ecg2_hal_cs+0
;ecg2_hal.c, 145 :: 		}
L_end_ecg2_hal_write_bytes:
0x0C68	0x99D00000  UNLINK	LR
0x0C6C	0xA0000000  RETURN	
; end of _ecg2_hal_write_bytes
_ecg2_set_output_data_rate:
;ecg2_hw.c, 41 :: 		int8_t ecg2_set_output_data_rate(output_data_rate_t output_data_rate)
; output_data_rate start address is: 0 (R0)
0x52B8	0x95D00008  LINK	LR, #8
; output_data_rate end address is: 0 (R0)
; output_data_rate start address is: 0 (R0)
;ecg2_hw.c, 43 :: 		uint8_t tempbuff = 0;
0x52BC	0x64100000  LDK.L	R1, #0
0x52C0	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 44 :: 		if (output_data_rate > 7)
0x52C4	0x59E04072  CMP.B	R0, #7
0x52C8	0x01A014B5  JMPC	R30, A, #0, L_ecg2_set_output_data_rate7
; output_data_rate end address is: 0 (R0)
;ecg2_hw.c, 45 :: 		return  -1;
0x52CC	0x640FFFFF  LDK.L	R0, #-1
0x52D0	0x003014C6  JMP	L_end_ecg2_set_output_data_rate
L_ecg2_set_output_data_rate7:
;ecg2_hw.c, 47 :: 		ecg2_hal_read_bytes(CONFIG1_REG, &tempbuff, 1);
; output_data_rate start address is: 0 (R0)
0x52D4	0x441FC040  ADD.L	R1, SP, #4
0x52D8	0xB1F00000  STI.B	SP, #0, R0
0x52DC	0x64200001  LDK.L	R2, #1
0x52E0	0x64000001  LDK.L	R0, #1
0x52E4	0x00340281  CALL	_ecg2_hal_read_bytes+0
0x52E8	0xA80F8000  LDI.B	R0, SP, #0
;ecg2_hw.c, 48 :: 		tempbuff &= ~(7);
0x52EC	0xA81F8004  LDI.B	R1, SP, #4
0x52F0	0x4410FF84  AND.L	R1, R1, #-8
0x52F4	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 50 :: 		tempbuff |= output_data_rate;
0x52F8	0x4410D00D  BEXTU.L	R1, R1, #256
0x52FC	0x44108005  OR.L	R1, R1, R0
; output_data_rate end address is: 0 (R0)
0x5300	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 51 :: 		ecg2_hal_write_bytes(CONFIG1_REG, &tempbuff, 1);
0x5304	0x441FC040  ADD.L	R1, SP, #4
0x5308	0x64200001  LDK.L	R2, #1
0x530C	0x64000001  LDK.L	R0, #1
0x5310	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 52 :: 		return 0;
0x5314	0x64000000  LDK.L	R0, #0
;ecg2_hw.c, 53 :: 		}
L_end_ecg2_set_output_data_rate:
0x5318	0x99D00000  UNLINK	LR
0x531C	0xA0000000  RETURN	
; end of _ecg2_set_output_data_rate
_ecg2_set_test_source:
;ecg2_hw.c, 55 :: 		int8_t ecg2_set_test_source(test_source_t test_source)
; test_source start address is: 0 (R0)
; test_source end address is: 0 (R0)
; test_source start address is: 0 (R0)
;ecg2_hw.c, 57 :: 		if ( test_source > 1)
0x5320	0x59E04012  CMP.B	R0, #1
0x5324	0x01A014CC  JMPC	R30, A, #0, L_ecg2_set_test_source8
; test_source end address is: 0 (R0)
;ecg2_hw.c, 58 :: 		return -1;
0x5328	0x640FFFFF  LDK.L	R0, #-1
0x532C	0x003014D1  JMP	L_end_ecg2_set_test_source
L_ecg2_set_test_source8:
;ecg2_hw.c, 61 :: 		register_bit_set(CONFIG2_REG, 4, test_source);
; test_source start address is: 0 (R0)
0x5330	0x4420500D  BEXTU.L	R2, R0, #256
; test_source end address is: 0 (R0)
0x5334	0x64100004  LDK.L	R1, #4
0x5338	0x64000002  LDK.L	R0, #2
0x533C	0x0034072A  CALL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 63 :: 		return 0;
0x5340	0x64000000  LDK.L	R0, #0
;ecg2_hw.c, 64 :: 		}
L_end_ecg2_set_test_source:
0x5344	0xA0000000  RETURN	
; end of _ecg2_set_test_source
_ecg2_power_down_reference_buffer_enable:
;ecg2_hw.c, 91 :: 		void ecg2_power_down_reference_buffer_enable(bool enable)
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 93 :: 		if (enable)
0x5714	0x59E04002  CMP.B	R0, #0
0x5718	0x002815CC  JMPC	R30, Z, #1, L_ecg2_power_down_reference_buffer_enable13
; enable end address is: 0 (R0)
;ecg2_hw.c, 94 :: 		register_bit_set(CONFIG3_REG, 7, 1);
0x571C	0x64200001  LDK.L	R2, #1
0x5720	0x64100007  LDK.L	R1, #7
0x5724	0x64000003  LDK.L	R0, #3
0x5728	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x572C	0x003015D0  JMP	L_ecg2_power_down_reference_buffer_enable14
L_ecg2_power_down_reference_buffer_enable13:
;ecg2_hw.c, 96 :: 		register_bit_set(CONFIG3_REG, 7, 0);
0x5730	0x64200000  LDK.L	R2, #0
0x5734	0x64100007  LDK.L	R1, #7
0x5738	0x64000003  LDK.L	R0, #3
0x573C	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_power_down_reference_buffer_enable14:
;ecg2_hw.c, 97 :: 		}
L_end_ecg2_power_down_reference_buffer_enable:
0x5740	0xA0000000  RETURN	
; end of _ecg2_power_down_reference_buffer_enable
_ecg2_set_reference_voltage:
;ecg2_hw.c, 99 :: 		int8_t ecg2_set_reference_voltage(reference_voltage_t refvol)
; refvol start address is: 0 (R0)
; refvol end address is: 0 (R0)
; refvol start address is: 0 (R0)
;ecg2_hw.c, 101 :: 		if (refvol > 1)
0x58DC	0x59E04012  CMP.B	R0, #1
0x58E0	0x01A0163B  JMPC	R30, A, #0, L_ecg2_set_reference_voltage15
; refvol end address is: 0 (R0)
;ecg2_hw.c, 102 :: 		return -1;
0x58E4	0x640FFFFF  LDK.L	R0, #-1
0x58E8	0x0030163F  JMP	L_end_ecg2_set_reference_voltage
L_ecg2_set_reference_voltage15:
;ecg2_hw.c, 105 :: 		register_bit_set(CONFIG3_REG, 5, refvol);
; refvol start address is: 0 (R0)
0x58EC	0x4420500D  BEXTU.L	R2, R0, #256
; refvol end address is: 0 (R0)
0x58F0	0x64100005  LDK.L	R1, #5
0x58F4	0x64000003  LDK.L	R0, #3
0x58F8	0x0034072A  CALL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 106 :: 		}
L_end_ecg2_set_reference_voltage:
0x58FC	0xA0000000  RETURN	
; end of _ecg2_set_reference_voltage
_ecg2_rld_measurement_enable:
;ecg2_hw.c, 108 :: 		void ecg2_rld_measurement_enable( bool enable )
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 110 :: 		if (enable)
0x58AC	0x59E04002  CMP.B	R0, #0
0x58B0	0x00281632  JMPC	R30, Z, #1, L_ecg2_rld_measurement_enable17
; enable end address is: 0 (R0)
;ecg2_hw.c, 111 :: 		register_bit_set(CONFIG3_REG, 4, 0);
0x58B4	0x64200000  LDK.L	R2, #0
0x58B8	0x64100004  LDK.L	R1, #4
0x58BC	0x64000003  LDK.L	R0, #3
0x58C0	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x58C4	0x00301636  JMP	L_ecg2_rld_measurement_enable18
L_ecg2_rld_measurement_enable17:
;ecg2_hw.c, 113 :: 		register_bit_set(CONFIG3_REG, 4, 0);
0x58C8	0x64200000  LDK.L	R2, #0
0x58CC	0x64100004  LDK.L	R1, #4
0x58D0	0x64000003  LDK.L	R0, #3
0x58D4	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_rld_measurement_enable18:
;ecg2_hw.c, 114 :: 		}
L_end_ecg2_rld_measurement_enable:
0x58D8	0xA0000000  RETURN	
; end of _ecg2_rld_measurement_enable
_ecg2_rldref_source_select:
;ecg2_hw.c, 116 :: 		int8_t ecg2_rldref_source_select(rldef_signal_t source)
; source start address is: 0 (R0)
; source end address is: 0 (R0)
; source start address is: 0 (R0)
;ecg2_hw.c, 118 :: 		if (source > 1)
0x5888	0x59E04012  CMP.B	R0, #1
0x588C	0x01A01626  JMPC	R30, A, #0, L_ecg2_rldref_source_select19
; source end address is: 0 (R0)
;ecg2_hw.c, 119 :: 		return -1;
0x5890	0x640FFFFF  LDK.L	R0, #-1
0x5894	0x0030162A  JMP	L_end_ecg2_rldref_source_select
L_ecg2_rldref_source_select19:
;ecg2_hw.c, 121 :: 		register_bit_set(CONFIG3_REG, 3, source);
; source start address is: 0 (R0)
0x5898	0x4420500D  BEXTU.L	R2, R0, #256
; source end address is: 0 (R0)
0x589C	0x64100003  LDK.L	R1, #3
0x58A0	0x64000003  LDK.L	R0, #3
0x58A4	0x0034072A  CALL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 122 :: 		}
L_end_ecg2_rldref_source_select:
0x58A8	0xA0000000  RETURN	
; end of _ecg2_rldref_source_select
_ecg2_rld_buffer_enable:
;ecg2_hw.c, 124 :: 		void ecg2_rld_buffer_enable (bool enable)
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 126 :: 		if (enable)
0x57B4	0x59E04002  CMP.B	R0, #0
0x57B8	0x002815F4  JMPC	R30, Z, #1, L_ecg2_rld_buffer_enable21
; enable end address is: 0 (R0)
;ecg2_hw.c, 127 :: 		register_bit_set(CONFIG3_REG, 2, 1);
0x57BC	0x64200001  LDK.L	R2, #1
0x57C0	0x64100002  LDK.L	R1, #2
0x57C4	0x64000003  LDK.L	R0, #3
0x57C8	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x57CC	0x003015F8  JMP	L_ecg2_rld_buffer_enable22
L_ecg2_rld_buffer_enable21:
;ecg2_hw.c, 129 :: 		register_bit_set(CONFIG3_REG, 2, 0);
0x57D0	0x64200000  LDK.L	R2, #0
0x57D4	0x64100002  LDK.L	R1, #2
0x57D8	0x64000003  LDK.L	R0, #3
0x57DC	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_rld_buffer_enable22:
;ecg2_hw.c, 130 :: 		}
L_end_ecg2_rld_buffer_enable:
0x57E0	0xA0000000  RETURN	
; end of _ecg2_rld_buffer_enable
_ecg2_lead_off_comparator_threshold_set:
;ecg2_hw.c, 147 :: 		int8_t ecg2_lead_off_comparator_threshold_set(lead_off_threshold_t threshold)
; threshold start address is: 0 (R0)
0x57E4	0x95D00008  LINK	LR, #8
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;ecg2_hw.c, 149 :: 		uint8_t tempbuf = 0;
0x57E8	0x64100000  LDK.L	R1, #0
0x57EC	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 150 :: 		if (threshold > 7)
0x57F0	0x59E04072  CMP.B	R0, #7
0x57F4	0x01A01600  JMPC	R30, A, #0, L_ecg2_lead_off_comparator_threshold_set25
; threshold end address is: 0 (R0)
;ecg2_hw.c, 151 :: 		return -1;
0x57F8	0x640FFFFF  LDK.L	R0, #-1
0x57FC	0x00301614  JMP	L_end_ecg2_lead_off_comparator_threshold_set
L_ecg2_lead_off_comparator_threshold_set25:
;ecg2_hw.c, 153 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; threshold start address is: 0 (R0)
0x5800	0x441FC040  ADD.L	R1, SP, #4
0x5804	0xB1F00000  STI.B	SP, #0, R0
0x5808	0x64200001  LDK.L	R2, #1
0x580C	0x64000004  LDK.L	R0, #4
0x5810	0x00340281  CALL	_ecg2_hal_read_bytes+0
0x5814	0xA80F8000  LDI.B	R0, SP, #0
;ecg2_hw.c, 154 :: 		tempbuf &= ~(7 << 5);
0x5818	0xA81F8004  LDI.B	R1, SP, #4
0x581C	0x4420C1F4  AND.L	R2, R1, #31
0x5820	0x4421500D  BEXTU.L	R2, R2, #256
0x5824	0xB1F10004  STI.B	SP, #4, R2
;ecg2_hw.c, 155 :: 		tempbuf |= threshold << 5;
0x5828	0x4410500D  BEXTU.L	R1, R0, #256
; threshold end address is: 0 (R0)
0x582C	0x4410C058  ASHL.L	R1, R1, #5
0x5830	0x4410C00D  BEXTU.L	R1, R1, #0
0x5834	0x44110015  OR.L	R1, R2, R1
0x5838	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 156 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x583C	0x441FC040  ADD.L	R1, SP, #4
0x5840	0x64200001  LDK.L	R2, #1
0x5844	0x64000004  LDK.L	R0, #4
0x5848	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 157 :: 		return 0;
0x584C	0x64000000  LDK.L	R0, #0
;ecg2_hw.c, 158 :: 		}
L_end_ecg2_lead_off_comparator_threshold_set:
0x5850	0x99D00000  UNLINK	LR
0x5854	0xA0000000  RETURN	
; end of _ecg2_lead_off_comparator_threshold_set
_ecg2_vlead_off_enable:
;ecg2_hw.c, 160 :: 		void ecg2_vlead_off_enable(bool enable)
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 162 :: 		if (enable)
0x5858	0x59E04002  CMP.B	R0, #0
0x585C	0x0028161D  JMPC	R30, Z, #1, L_ecg2_vlead_off_enable26
; enable end address is: 0 (R0)
;ecg2_hw.c, 163 :: 		register_bit_set(LOFF_REG, 4, 0);
0x5860	0x64200000  LDK.L	R2, #0
0x5864	0x64100004  LDK.L	R1, #4
0x5868	0x64000004  LDK.L	R0, #4
0x586C	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x5870	0x00301621  JMP	L_ecg2_vlead_off_enable27
L_ecg2_vlead_off_enable26:
;ecg2_hw.c, 165 :: 		register_bit_set(LOFF_REG, 4, 1);
0x5874	0x64200001  LDK.L	R2, #1
0x5878	0x64100004  LDK.L	R1, #4
0x587C	0x64000004  LDK.L	R0, #4
0x5880	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_vlead_off_enable27:
;ecg2_hw.c, 166 :: 		}
L_end_ecg2_vlead_off_enable:
0x5884	0xA0000000  RETURN	
; end of _ecg2_vlead_off_enable
_ecg2_ilead_off_magnitude_set:
;ecg2_hw.c, 168 :: 		int8_t ecg2_ilead_off_magnitude_set (ilead_off_magnitude_t set)
; set start address is: 0 (R0)
0x5744	0x95D00008  LINK	LR, #8
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 170 :: 		uint8_t tempbuf = 0;
0x5748	0x64100000  LDK.L	R1, #0
0x574C	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 171 :: 		if (set > 3)
0x5750	0x59E04032  CMP.B	R0, #3
0x5754	0x01A015D8  JMPC	R30, A, #0, L_ecg2_ilead_off_magnitude_set28
; set end address is: 0 (R0)
;ecg2_hw.c, 172 :: 		return -1;
0x5758	0x640FFFFF  LDK.L	R0, #-1
0x575C	0x003015EB  JMP	L_end_ecg2_ilead_off_magnitude_set
L_ecg2_ilead_off_magnitude_set28:
;ecg2_hw.c, 174 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; set start address is: 0 (R0)
0x5760	0x441FC040  ADD.L	R1, SP, #4
0x5764	0xB1F00000  STI.B	SP, #0, R0
0x5768	0x64200001  LDK.L	R2, #1
0x576C	0x64000004  LDK.L	R0, #4
0x5770	0x00340281  CALL	_ecg2_hal_read_bytes+0
0x5774	0xA80F8000  LDI.B	R0, SP, #0
;ecg2_hw.c, 175 :: 		tempbuf &= ~(3 << 2);
0x5778	0xA81F8004  LDI.B	R1, SP, #4
0x577C	0x4430FF34  AND.L	R3, R1, #-13
0x5780	0xB1F18004  STI.B	SP, #4, R3
;ecg2_hw.c, 176 :: 		tempbuf |= set << 2;
0x5784	0x4410500D  BEXTU.L	R1, R0, #256
; set end address is: 0 (R0)
0x5788	0x4420C028  ASHL.L	R2, R1, #2
0x578C	0x4421400D  BEXTU.L	R2, R2, #0
0x5790	0x4411D00D  BEXTU.L	R1, R3, #256
0x5794	0x44108025  OR.L	R1, R1, R2
0x5798	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 177 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x579C	0x441FC040  ADD.L	R1, SP, #4
0x57A0	0x64200001  LDK.L	R2, #1
0x57A4	0x64000004  LDK.L	R0, #4
0x57A8	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 178 :: 		}
L_end_ecg2_ilead_off_magnitude_set:
0x57AC	0x99D00000  UNLINK	LR
0x57B0	0xA0000000  RETURN	
; end of _ecg2_ilead_off_magnitude_set
_ecg2_flead_off_frequency_set:
;ecg2_hw.c, 180 :: 		int8_t ecg2_flead_off_frequency_set (uint8_t set)
; set start address is: 0 (R0)
0x2A6C	0x95D00008  LINK	LR, #8
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 182 :: 		uint8_t tempbuf = 0;
0x2A70	0x64100000  LDK.L	R1, #0
0x2A74	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 183 :: 		if (set > 3 )
0x2A78	0x59E04032  CMP.B	R0, #3
0x2A7C	0x01A00AA2  JMPC	R30, A, #0, L_ecg2_flead_off_frequency_set29
; set end address is: 0 (R0)
;ecg2_hw.c, 184 :: 		return -1;
0x2A80	0x640FFFFF  LDK.L	R0, #-1
0x2A84	0x00300AB2  JMP	L_end_ecg2_flead_off_frequency_set
L_ecg2_flead_off_frequency_set29:
;ecg2_hw.c, 185 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; set start address is: 0 (R0)
0x2A88	0x441FC040  ADD.L	R1, SP, #4
0x2A8C	0xB1F00000  STI.B	SP, #0, R0
0x2A90	0x64200001  LDK.L	R2, #1
0x2A94	0x64000004  LDK.L	R0, #4
0x2A98	0x00340281  CALL	_ecg2_hal_read_bytes+0
0x2A9C	0xA80F8000  LDI.B	R0, SP, #0
;ecg2_hw.c, 186 :: 		tempbuf &= ~ 3;
0x2AA0	0xA81F8004  LDI.B	R1, SP, #4
0x2AA4	0x4410FFC4  AND.L	R1, R1, #-4
0x2AA8	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 187 :: 		tempbuf |= set;
0x2AAC	0x4410D00D  BEXTU.L	R1, R1, #256
0x2AB0	0x44108005  OR.L	R1, R1, R0
; set end address is: 0 (R0)
0x2AB4	0xB1F08004  STI.B	SP, #4, R1
;ecg2_hw.c, 188 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x2AB8	0x441FC040  ADD.L	R1, SP, #4
0x2ABC	0x64200001  LDK.L	R2, #1
0x2AC0	0x64000004  LDK.L	R0, #4
0x2AC4	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 189 :: 		}
L_end_ecg2_flead_off_frequency_set:
0x2AC8	0x99D00000  UNLINK	LR
0x2ACC	0xA0000000  RETURN	
; end of _ecg2_flead_off_frequency_set
_ecg2_configure_channel:
;ecg2_hw.c, 191 :: 		int8_t ecg2_configure_channel (uint8_t channel, bool power_down, uint8_t pga_gain, uint8_t channel_input)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
; channel start address is: 0 (R0)
0x2AD0	0x95D00004  LINK	LR, #4
; channel_input end address is: 12 (R3)
; pga_gain end address is: 8 (R2)
; power_down end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; power_down start address is: 4 (R1)
; pga_gain start address is: 8 (R2)
; channel_input start address is: 12 (R3)
;ecg2_hw.c, 193 :: 		uint8_t tempbuff = 0;
0x2AD4	0x64400000  LDK.L	R4, #0
0x2AD8	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 195 :: 		switch (channel)
0x2ADC	0x00300BC2  JMP	L_ecg2_configure_channel30
; channel end address is: 0 (R0)
;ecg2_hw.c, 197 :: 		case 1:
L_ecg2_configure_channel32:
;ecg2_hw.c, 198 :: 		if (pga_gain > 7)
0x2AE0	0x59E14072  CMP.B	R2, #7
0x2AE4	0x01A00ABC  JMPC	R30, A, #0, L_ecg2_configure_channel33
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 199 :: 		return -1;
0x2AE8	0x640FFFFF  LDK.L	R0, #-1
0x2AEC	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel33:
;ecg2_hw.c, 201 :: 		if ( channel_input > 7 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2AF0	0x59E1C072  CMP.B	R3, #7
0x2AF4	0x01A00AC0  JMPC	R30, A, #0, L_ecg2_configure_channel34
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 202 :: 		return -1;
0x2AF8	0x640FFFFF  LDK.L	R0, #-1
0x2AFC	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel34:
;ecg2_hw.c, 204 :: 		tempbuff |= pga_gain << 4;
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2B00	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2B04	0x44524048  ASHL.L	R5, R4, #4
0x2B08	0x4452C00D  BEXTU.L	R5, R5, #0
0x2B0C	0xA84F8000  LDI.B	R4, SP, #0
0x2B10	0x44420055  OR.L	R4, R4, R5
0x2B14	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 205 :: 		tempbuff |= channel_input;
0x2B18	0x4442500D  BEXTU.L	R4, R4, #256
0x2B1C	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2B20	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 206 :: 		if (power_down)
0x2B24	0x59E0C002  CMP.B	R1, #0
0x2B28	0x00280ACF  JMPC	R30, Z, #1, L_ecg2_configure_channel35
; power_down end address is: 4 (R1)
;ecg2_hw.c, 207 :: 		tempbuff |= 1 << 7;
0x2B2C	0xA84F8000  LDI.B	R4, SP, #0
0x2B30	0x44424805  OR.L	R4, R4, #128
0x2B34	0xB1F20000  STI.B	SP, #0, R4
0x2B38	0x00300AD2  JMP	L_ecg2_configure_channel36
L_ecg2_configure_channel35:
;ecg2_hw.c, 209 :: 		tempbuff &= ~(1 << 7);
0x2B3C	0xA84F8000  LDI.B	R4, SP, #0
0x2B40	0x444247F4  AND.L	R4, R4, #127
0x2B44	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel36:
;ecg2_hw.c, 211 :: 		ecg2_hal_write_bytes(CH1SET_REG, &tempbuff, 1);
0x2B48	0x444FC000  ADD.L	R4, SP, #0
0x2B4C	0x64200001  LDK.L	R2, #1
0x2B50	0x44124000  MOVE.L	R1, R4
0x2B54	0x64000005  LDK.L	R0, #5
0x2B58	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 212 :: 		return 0;
0x2B5C	0x64000000  LDK.L	R0, #0
0x2B60	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 214 :: 		case 2:
L_ecg2_configure_channel37:
;ecg2_hw.c, 215 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2B64	0x59E140F2  CMP.B	R2, #15
0x2B68	0x01A00ADD  JMPC	R30, A, #0, L_ecg2_configure_channel38
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 216 :: 		return -1;
0x2B6C	0x640FFFFF  LDK.L	R0, #-1
0x2B70	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel38:
;ecg2_hw.c, 218 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2B74	0x59E1C0F2  CMP.B	R3, #15
0x2B78	0x01A00AE1  JMPC	R30, A, #0, L_ecg2_configure_channel39
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 219 :: 		return -1;
0x2B7C	0x640FFFFF  LDK.L	R0, #-1
0x2B80	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel39:
;ecg2_hw.c, 221 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2B84	0x59E0C002  CMP.B	R1, #0
0x2B88	0x00280AE7  JMPC	R30, Z, #1, L_ecg2_configure_channel40
; power_down end address is: 4 (R1)
;ecg2_hw.c, 222 :: 		tempbuff |= 1 << 7;
0x2B8C	0xA84F8000  LDI.B	R4, SP, #0
0x2B90	0x44424805  OR.L	R4, R4, #128
0x2B94	0xB1F20000  STI.B	SP, #0, R4
0x2B98	0x00300AEA  JMP	L_ecg2_configure_channel41
L_ecg2_configure_channel40:
;ecg2_hw.c, 224 :: 		tempbuff &= ~(1 << 7);
0x2B9C	0xA84F8000  LDI.B	R4, SP, #0
0x2BA0	0x444247F4  AND.L	R4, R4, #127
0x2BA4	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel41:
;ecg2_hw.c, 226 :: 		tempbuff |= pga_gain << 4;
0x2BA8	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2BAC	0x44524048  ASHL.L	R5, R4, #4
0x2BB0	0x4452C00D  BEXTU.L	R5, R5, #0
0x2BB4	0xA84F8000  LDI.B	R4, SP, #0
0x2BB8	0x44420055  OR.L	R4, R4, R5
0x2BBC	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 227 :: 		tempbuff |= channel_input;
0x2BC0	0x4442500D  BEXTU.L	R4, R4, #256
0x2BC4	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2BC8	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 228 :: 		ecg2_hal_write_bytes(CH2SET_REG, &tempbuff, 1);
0x2BCC	0x444FC000  ADD.L	R4, SP, #0
0x2BD0	0x64200001  LDK.L	R2, #1
0x2BD4	0x44124000  MOVE.L	R1, R4
0x2BD8	0x64000006  LDK.L	R0, #6
0x2BDC	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 229 :: 		return 0;
0x2BE0	0x64000000  LDK.L	R0, #0
0x2BE4	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 231 :: 		case 3:
L_ecg2_configure_channel42:
;ecg2_hw.c, 232 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2BE8	0x59E140F2  CMP.B	R2, #15
0x2BEC	0x01A00AFE  JMPC	R30, A, #0, L_ecg2_configure_channel43
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 233 :: 		return -1;
0x2BF0	0x640FFFFF  LDK.L	R0, #-1
0x2BF4	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel43:
;ecg2_hw.c, 235 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2BF8	0x59E1C0F2  CMP.B	R3, #15
0x2BFC	0x01A00B02  JMPC	R30, A, #0, L_ecg2_configure_channel44
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 236 :: 		return -1;
0x2C00	0x640FFFFF  LDK.L	R0, #-1
0x2C04	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel44:
;ecg2_hw.c, 238 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2C08	0x59E0C002  CMP.B	R1, #0
0x2C0C	0x00280B08  JMPC	R30, Z, #1, L_ecg2_configure_channel45
; power_down end address is: 4 (R1)
;ecg2_hw.c, 239 :: 		tempbuff |= 1 << 7;
0x2C10	0xA84F8000  LDI.B	R4, SP, #0
0x2C14	0x44424805  OR.L	R4, R4, #128
0x2C18	0xB1F20000  STI.B	SP, #0, R4
0x2C1C	0x00300B0B  JMP	L_ecg2_configure_channel46
L_ecg2_configure_channel45:
;ecg2_hw.c, 241 :: 		tempbuff &= ~(1 << 7);
0x2C20	0xA84F8000  LDI.B	R4, SP, #0
0x2C24	0x444247F4  AND.L	R4, R4, #127
0x2C28	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel46:
;ecg2_hw.c, 243 :: 		tempbuff |= pga_gain << 4;
0x2C2C	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2C30	0x44524048  ASHL.L	R5, R4, #4
0x2C34	0x4452C00D  BEXTU.L	R5, R5, #0
0x2C38	0xA84F8000  LDI.B	R4, SP, #0
0x2C3C	0x44420055  OR.L	R4, R4, R5
0x2C40	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 244 :: 		tempbuff |= channel_input;
0x2C44	0x4442500D  BEXTU.L	R4, R4, #256
0x2C48	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2C4C	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 245 :: 		ecg2_hal_write_bytes(CH3SET_REG, &tempbuff, 1);
0x2C50	0x444FC000  ADD.L	R4, SP, #0
0x2C54	0x64200001  LDK.L	R2, #1
0x2C58	0x44124000  MOVE.L	R1, R4
0x2C5C	0x64000007  LDK.L	R0, #7
0x2C60	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 246 :: 		return 0;
0x2C64	0x64000000  LDK.L	R0, #0
0x2C68	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 248 :: 		case 4:
L_ecg2_configure_channel47:
;ecg2_hw.c, 249 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2C6C	0x59E140F2  CMP.B	R2, #15
0x2C70	0x01A00B1F  JMPC	R30, A, #0, L_ecg2_configure_channel48
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 250 :: 		return -1;
0x2C74	0x640FFFFF  LDK.L	R0, #-1
0x2C78	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel48:
;ecg2_hw.c, 252 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2C7C	0x59E1C0F2  CMP.B	R3, #15
0x2C80	0x01A00B23  JMPC	R30, A, #0, L_ecg2_configure_channel49
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 253 :: 		return -1;
0x2C84	0x640FFFFF  LDK.L	R0, #-1
0x2C88	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel49:
;ecg2_hw.c, 255 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2C8C	0x59E0C002  CMP.B	R1, #0
0x2C90	0x00280B29  JMPC	R30, Z, #1, L_ecg2_configure_channel50
; power_down end address is: 4 (R1)
;ecg2_hw.c, 256 :: 		tempbuff |= 1 << 7;
0x2C94	0xA84F8000  LDI.B	R4, SP, #0
0x2C98	0x44424805  OR.L	R4, R4, #128
0x2C9C	0xB1F20000  STI.B	SP, #0, R4
0x2CA0	0x00300B2C  JMP	L_ecg2_configure_channel51
L_ecg2_configure_channel50:
;ecg2_hw.c, 258 :: 		tempbuff &= ~(1 << 7);
0x2CA4	0xA84F8000  LDI.B	R4, SP, #0
0x2CA8	0x444247F4  AND.L	R4, R4, #127
0x2CAC	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel51:
;ecg2_hw.c, 260 :: 		tempbuff |= pga_gain << 4;
0x2CB0	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2CB4	0x44524048  ASHL.L	R5, R4, #4
0x2CB8	0x4452C00D  BEXTU.L	R5, R5, #0
0x2CBC	0xA84F8000  LDI.B	R4, SP, #0
0x2CC0	0x44420055  OR.L	R4, R4, R5
0x2CC4	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 261 :: 		tempbuff |= channel_input;
0x2CC8	0x4442500D  BEXTU.L	R4, R4, #256
0x2CCC	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2CD0	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 262 :: 		ecg2_hal_write_bytes(CH4SET_REG, &tempbuff, 1);
0x2CD4	0x444FC000  ADD.L	R4, SP, #0
0x2CD8	0x64200001  LDK.L	R2, #1
0x2CDC	0x44124000  MOVE.L	R1, R4
0x2CE0	0x64000008  LDK.L	R0, #8
0x2CE4	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 263 :: 		return 0;
0x2CE8	0x64000000  LDK.L	R0, #0
0x2CEC	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 264 :: 		case 5:
L_ecg2_configure_channel52:
;ecg2_hw.c, 265 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2CF0	0x59E140F2  CMP.B	R2, #15
0x2CF4	0x01A00B40  JMPC	R30, A, #0, L_ecg2_configure_channel53
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 266 :: 		return -1;
0x2CF8	0x640FFFFF  LDK.L	R0, #-1
0x2CFC	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel53:
;ecg2_hw.c, 268 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2D00	0x59E1C0F2  CMP.B	R3, #15
0x2D04	0x01A00B44  JMPC	R30, A, #0, L_ecg2_configure_channel54
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 269 :: 		return -1;
0x2D08	0x640FFFFF  LDK.L	R0, #-1
0x2D0C	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel54:
;ecg2_hw.c, 271 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2D10	0x59E0C002  CMP.B	R1, #0
0x2D14	0x00280B4A  JMPC	R30, Z, #1, L_ecg2_configure_channel55
; power_down end address is: 4 (R1)
;ecg2_hw.c, 272 :: 		tempbuff |= 1 << 7;
0x2D18	0xA84F8000  LDI.B	R4, SP, #0
0x2D1C	0x44424805  OR.L	R4, R4, #128
0x2D20	0xB1F20000  STI.B	SP, #0, R4
0x2D24	0x00300B4D  JMP	L_ecg2_configure_channel56
L_ecg2_configure_channel55:
;ecg2_hw.c, 274 :: 		tempbuff &= ~(1 << 7);
0x2D28	0xA84F8000  LDI.B	R4, SP, #0
0x2D2C	0x444247F4  AND.L	R4, R4, #127
0x2D30	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel56:
;ecg2_hw.c, 276 :: 		tempbuff |= pga_gain << 4;
0x2D34	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2D38	0x44524048  ASHL.L	R5, R4, #4
0x2D3C	0x4452C00D  BEXTU.L	R5, R5, #0
0x2D40	0xA84F8000  LDI.B	R4, SP, #0
0x2D44	0x44420055  OR.L	R4, R4, R5
0x2D48	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 277 :: 		tempbuff |= channel_input;
0x2D4C	0x4442500D  BEXTU.L	R4, R4, #256
0x2D50	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2D54	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 278 :: 		ecg2_hal_write_bytes(CH5SET_REG, &tempbuff, 1);
0x2D58	0x444FC000  ADD.L	R4, SP, #0
0x2D5C	0x64200001  LDK.L	R2, #1
0x2D60	0x44124000  MOVE.L	R1, R4
0x2D64	0x64000009  LDK.L	R0, #9
0x2D68	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 279 :: 		return 0;
0x2D6C	0x64000000  LDK.L	R0, #0
0x2D70	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 281 :: 		case 6:
L_ecg2_configure_channel57:
;ecg2_hw.c, 282 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2D74	0x59E140F2  CMP.B	R2, #15
0x2D78	0x01A00B61  JMPC	R30, A, #0, L_ecg2_configure_channel58
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 283 :: 		return -1;
0x2D7C	0x640FFFFF  LDK.L	R0, #-1
0x2D80	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel58:
;ecg2_hw.c, 285 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2D84	0x59E1C0F2  CMP.B	R3, #15
0x2D88	0x01A00B65  JMPC	R30, A, #0, L_ecg2_configure_channel59
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 286 :: 		return -1;
0x2D8C	0x640FFFFF  LDK.L	R0, #-1
0x2D90	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel59:
;ecg2_hw.c, 288 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2D94	0x59E0C002  CMP.B	R1, #0
0x2D98	0x00280B6B  JMPC	R30, Z, #1, L_ecg2_configure_channel60
; power_down end address is: 4 (R1)
;ecg2_hw.c, 289 :: 		tempbuff |= 1 << 7;
0x2D9C	0xA84F8000  LDI.B	R4, SP, #0
0x2DA0	0x44424805  OR.L	R4, R4, #128
0x2DA4	0xB1F20000  STI.B	SP, #0, R4
0x2DA8	0x00300B6E  JMP	L_ecg2_configure_channel61
L_ecg2_configure_channel60:
;ecg2_hw.c, 291 :: 		tempbuff &= ~(1 << 7);
0x2DAC	0xA84F8000  LDI.B	R4, SP, #0
0x2DB0	0x444247F4  AND.L	R4, R4, #127
0x2DB4	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel61:
;ecg2_hw.c, 293 :: 		tempbuff |= pga_gain << 4;
0x2DB8	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2DBC	0x44524048  ASHL.L	R5, R4, #4
0x2DC0	0x4452C00D  BEXTU.L	R5, R5, #0
0x2DC4	0xA84F8000  LDI.B	R4, SP, #0
0x2DC8	0x44420055  OR.L	R4, R4, R5
0x2DCC	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 294 :: 		tempbuff |= channel_input;
0x2DD0	0x4442500D  BEXTU.L	R4, R4, #256
0x2DD4	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2DD8	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 295 :: 		ecg2_hal_write_bytes(CH6SET_REG, &tempbuff, 1);
0x2DDC	0x444FC000  ADD.L	R4, SP, #0
0x2DE0	0x64200001  LDK.L	R2, #1
0x2DE4	0x44124000  MOVE.L	R1, R4
0x2DE8	0x6400000A  LDK.L	R0, #10
0x2DEC	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 296 :: 		return 0;
0x2DF0	0x64000000  LDK.L	R0, #0
0x2DF4	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 298 :: 		case 7:
L_ecg2_configure_channel62:
;ecg2_hw.c, 299 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2DF8	0x59E140F2  CMP.B	R2, #15
0x2DFC	0x01A00B82  JMPC	R30, A, #0, L_ecg2_configure_channel63
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 300 :: 		return -1;
0x2E00	0x640FFFFF  LDK.L	R0, #-1
0x2E04	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel63:
;ecg2_hw.c, 302 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2E08	0x59E1C0F2  CMP.B	R3, #15
0x2E0C	0x01A00B86  JMPC	R30, A, #0, L_ecg2_configure_channel64
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 303 :: 		return -1;
0x2E10	0x640FFFFF  LDK.L	R0, #-1
0x2E14	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel64:
;ecg2_hw.c, 305 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2E18	0x59E0C002  CMP.B	R1, #0
0x2E1C	0x00280B8C  JMPC	R30, Z, #1, L_ecg2_configure_channel65
; power_down end address is: 4 (R1)
;ecg2_hw.c, 306 :: 		tempbuff |= 1 << 7;
0x2E20	0xA84F8000  LDI.B	R4, SP, #0
0x2E24	0x44424805  OR.L	R4, R4, #128
0x2E28	0xB1F20000  STI.B	SP, #0, R4
0x2E2C	0x00300B8F  JMP	L_ecg2_configure_channel66
L_ecg2_configure_channel65:
;ecg2_hw.c, 308 :: 		tempbuff &= ~(1 << 7);
0x2E30	0xA84F8000  LDI.B	R4, SP, #0
0x2E34	0x444247F4  AND.L	R4, R4, #127
0x2E38	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel66:
;ecg2_hw.c, 310 :: 		tempbuff |= pga_gain << 4;
0x2E3C	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2E40	0x44524048  ASHL.L	R5, R4, #4
0x2E44	0x4452C00D  BEXTU.L	R5, R5, #0
0x2E48	0xA84F8000  LDI.B	R4, SP, #0
0x2E4C	0x44420055  OR.L	R4, R4, R5
0x2E50	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 311 :: 		tempbuff |= channel_input;
0x2E54	0x4442500D  BEXTU.L	R4, R4, #256
0x2E58	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2E5C	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 312 :: 		ecg2_hal_write_bytes(CH7SET_REG, &tempbuff, 1);
0x2E60	0x444FC000  ADD.L	R4, SP, #0
0x2E64	0x64200001  LDK.L	R2, #1
0x2E68	0x44124000  MOVE.L	R1, R4
0x2E6C	0x6400000B  LDK.L	R0, #11
0x2E70	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 313 :: 		return 0;
0x2E74	0x64000000  LDK.L	R0, #0
0x2E78	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 315 :: 		case 8:
L_ecg2_configure_channel67:
;ecg2_hw.c, 316 :: 		if (pga_gain > 15)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2E7C	0x59E140F2  CMP.B	R2, #15
0x2E80	0x01A00BA3  JMPC	R30, A, #0, L_ecg2_configure_channel68
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 317 :: 		return -1;
0x2E84	0x640FFFFF  LDK.L	R0, #-1
0x2E88	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel68:
;ecg2_hw.c, 319 :: 		if ( channel_input > 15 )
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2E8C	0x59E1C0F2  CMP.B	R3, #15
0x2E90	0x01A00BA7  JMPC	R30, A, #0, L_ecg2_configure_channel69
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
;ecg2_hw.c, 320 :: 		return -1;
0x2E94	0x640FFFFF  LDK.L	R0, #-1
0x2E98	0x00300BD3  JMP	L_end_ecg2_configure_channel
L_ecg2_configure_channel69:
;ecg2_hw.c, 322 :: 		if (power_down)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
0x2E9C	0x59E0C002  CMP.B	R1, #0
0x2EA0	0x00280BAD  JMPC	R30, Z, #1, L_ecg2_configure_channel70
; power_down end address is: 4 (R1)
;ecg2_hw.c, 323 :: 		tempbuff |= 1 << 7;
0x2EA4	0xA84F8000  LDI.B	R4, SP, #0
0x2EA8	0x44424805  OR.L	R4, R4, #128
0x2EAC	0xB1F20000  STI.B	SP, #0, R4
0x2EB0	0x00300BB0  JMP	L_ecg2_configure_channel71
L_ecg2_configure_channel70:
;ecg2_hw.c, 325 :: 		tempbuff &= ~(1 << 7);
0x2EB4	0xA84F8000  LDI.B	R4, SP, #0
0x2EB8	0x444247F4  AND.L	R4, R4, #127
0x2EBC	0xB1F20000  STI.B	SP, #0, R4
L_ecg2_configure_channel71:
;ecg2_hw.c, 327 :: 		tempbuff |= pga_gain << 4;
0x2EC0	0x4441500D  BEXTU.L	R4, R2, #256
; pga_gain end address is: 8 (R2)
0x2EC4	0x44524048  ASHL.L	R5, R4, #4
0x2EC8	0x4452C00D  BEXTU.L	R5, R5, #0
0x2ECC	0xA84F8000  LDI.B	R4, SP, #0
0x2ED0	0x44420055  OR.L	R4, R4, R5
0x2ED4	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 328 :: 		tempbuff |= channel_input;
0x2ED8	0x4442500D  BEXTU.L	R4, R4, #256
0x2EDC	0x44420035  OR.L	R4, R4, R3
; channel_input end address is: 12 (R3)
0x2EE0	0xB1F20000  STI.B	SP, #0, R4
;ecg2_hw.c, 329 :: 		ecg2_hal_write_bytes(CH8SET_REG, &tempbuff, 1);
0x2EE4	0x444FC000  ADD.L	R4, SP, #0
0x2EE8	0x64200001  LDK.L	R2, #1
0x2EEC	0x44124000  MOVE.L	R1, R4
0x2EF0	0x6400000C  LDK.L	R0, #12
0x2EF4	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 330 :: 		return 0;
0x2EF8	0x64000000  LDK.L	R0, #0
0x2EFC	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 332 :: 		default:
L_ecg2_configure_channel72:
;ecg2_hw.c, 333 :: 		return -1;
0x2F00	0x640FFFFF  LDK.L	R0, #-1
0x2F04	0x00300BD3  JMP	L_end_ecg2_configure_channel
;ecg2_hw.c, 334 :: 		}
L_ecg2_configure_channel30:
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
; channel start address is: 0 (R0)
0x2F08	0x59E04012  CMP.B	R0, #1
0x2F0C	0x00280AB8  JMPC	R30, Z, #1, L_ecg2_configure_channel32
0x2F10	0x59E04022  CMP.B	R0, #2
0x2F14	0x00280AD9  JMPC	R30, Z, #1, L_ecg2_configure_channel37
0x2F18	0x59E04032  CMP.B	R0, #3
0x2F1C	0x00280AFA  JMPC	R30, Z, #1, L_ecg2_configure_channel42
0x2F20	0x59E04042  CMP.B	R0, #4
0x2F24	0x00280B1B  JMPC	R30, Z, #1, L_ecg2_configure_channel47
0x2F28	0x59E04052  CMP.B	R0, #5
0x2F2C	0x00280B3C  JMPC	R30, Z, #1, L_ecg2_configure_channel52
0x2F30	0x59E04062  CMP.B	R0, #6
0x2F34	0x00280B5D  JMPC	R30, Z, #1, L_ecg2_configure_channel57
0x2F38	0x59E04072  CMP.B	R0, #7
0x2F3C	0x00280B7E  JMPC	R30, Z, #1, L_ecg2_configure_channel62
0x2F40	0x59E04082  CMP.B	R0, #8
0x2F44	0x00280B9F  JMPC	R30, Z, #1, L_ecg2_configure_channel67
; channel end address is: 0 (R0)
; power_down end address is: 4 (R1)
; pga_gain end address is: 8 (R2)
; channel_input end address is: 12 (R3)
0x2F48	0x00300BC0  JMP	L_ecg2_configure_channel72
;ecg2_hw.c, 335 :: 		}
L_end_ecg2_configure_channel:
0x2F4C	0x99D00000  UNLINK	LR
0x2F50	0xA0000000  RETURN	
; end of _ecg2_configure_channel
_ecg2_right_leg_positive_drive_set:
;ecg2_hw.c, 337 :: 		void ecg2_right_leg_positive_drive_set(uint8_t set)
; set start address is: 0 (R0)
0x2A4C	0x95D00004  LINK	LR, #4
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 339 :: 		uint8_t tempbuff = set;
0x2A50	0xB1F00000  STI.B	SP, #0, R0
; set end address is: 0 (R0)
;ecg2_hw.c, 340 :: 		ecg2_hal_write_bytes(RLD_SENSP_REG, &tempbuff, 1);
0x2A54	0x441FC000  ADD.L	R1, SP, #0
0x2A58	0x64200001  LDK.L	R2, #1
0x2A5C	0x6400000D  LDK.L	R0, #13
0x2A60	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 341 :: 		}
L_end_ecg2_right_leg_positive_drive_set:
0x2A64	0x99D00000  UNLINK	LR
0x2A68	0xA0000000  RETURN	
; end of _ecg2_right_leg_positive_drive_set
_ecg2_right_leg_negative_drive_set:
;ecg2_hw.c, 343 :: 		void ecg2_right_leg_negative_drive_set(uint8_t set)
; set start address is: 0 (R0)
0x2A2C	0x95D00004  LINK	LR, #4
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 345 :: 		uint8_t tempbuff = set;
0x2A30	0xB1F00000  STI.B	SP, #0, R0
; set end address is: 0 (R0)
;ecg2_hw.c, 346 :: 		ecg2_hal_write_bytes(RLD_SENSN_REG, &tempbuff, 1);
0x2A34	0x441FC000  ADD.L	R1, SP, #0
0x2A38	0x64200001  LDK.L	R2, #1
0x2A3C	0x6400000E  LDK.L	R0, #14
0x2A40	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 347 :: 		}
L_end_ecg2_right_leg_negative_drive_set:
0x2A44	0x99D00000  UNLINK	LR
0x2A48	0xA0000000  RETURN	
; end of _ecg2_right_leg_negative_drive_set
_ecg2_lead_off_positive_channel_select:
;ecg2_hw.c, 349 :: 		void ecg2_lead_off_positive_channel_select (uint8_t set)
; set start address is: 0 (R0)
0x2A0C	0x95D00004  LINK	LR, #4
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 351 :: 		uint8_t tempbuff = set;
0x2A10	0xB1F00000  STI.B	SP, #0, R0
; set end address is: 0 (R0)
;ecg2_hw.c, 352 :: 		ecg2_hal_write_bytes(LOFF_SENSP_REG, &tempbuff, 1);
0x2A14	0x441FC000  ADD.L	R1, SP, #0
0x2A18	0x64200001  LDK.L	R2, #1
0x2A1C	0x6400000F  LDK.L	R0, #15
0x2A20	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 353 :: 		}
L_end_ecg2_lead_off_positive_channel_select:
0x2A24	0x99D00000  UNLINK	LR
0x2A28	0xA0000000  RETURN	
; end of _ecg2_lead_off_positive_channel_select
_ecg2_lead_off_negative_channel_select:
;ecg2_hw.c, 355 :: 		void ecg2_lead_off_negative_channel_select (uint8_t set)
; set start address is: 0 (R0)
0x2F54	0x95D00004  LINK	LR, #4
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 357 :: 		uint8_t tempbuff = set;
0x2F58	0xB1F00000  STI.B	SP, #0, R0
; set end address is: 0 (R0)
;ecg2_hw.c, 358 :: 		ecg2_hal_write_bytes(LOFF_SENSN_REG, &tempbuff, 1);
0x2F5C	0x441FC000  ADD.L	R1, SP, #0
0x2F60	0x64200001  LDK.L	R2, #1
0x2F64	0x64000010  LDK.L	R0, #16
0x2F68	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 359 :: 		}
L_end_ecg2_lead_off_negative_channel_select:
0x2F6C	0x99D00000  UNLINK	LR
0x2F70	0xA0000000  RETURN	
; end of _ecg2_lead_off_negative_channel_select
_ecg2_lead_off_current_direction_select:
;ecg2_hw.c, 361 :: 		void ecg2_lead_off_current_direction_select (uint8_t set)
; set start address is: 0 (R0)
0x5170	0x95D00004  LINK	LR, #4
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 363 :: 		uint8_t tempbuff = set;
0x5174	0xB1F00000  STI.B	SP, #0, R0
; set end address is: 0 (R0)
;ecg2_hw.c, 364 :: 		ecg2_hal_write_bytes(LOFF_FLIP_REG, &tempbuff, 1);
0x5178	0x441FC000  ADD.L	R1, SP, #0
0x517C	0x64200001  LDK.L	R2, #1
0x5180	0x64000011  LDK.L	R0, #17
0x5184	0x003402CD  CALL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 365 :: 		}
L_end_ecg2_lead_off_current_direction_select:
0x5188	0x99D00000  UNLINK	LR
0x518C	0xA0000000  RETURN	
; end of _ecg2_lead_off_current_direction_select
_ecg2_lead_off_comparator_enable:
;ecg2_hw.c, 423 :: 		void ecg2_lead_off_comparator_enable (bool enable )
; enable start address is: 0 (R0)
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 425 :: 		if (enable)
0x5190	0x59E04002  CMP.B	R0, #0
0x5194	0x0028146B  JMPC	R30, Z, #1, L_ecg2_lead_off_comparator_enable83
; enable end address is: 0 (R0)
;ecg2_hw.c, 426 :: 		register_bit_set(CONFIG4_REG, 1, 1);
0x5198	0x64200001  LDK.L	R2, #1
0x519C	0x64100001  LDK.L	R1, #1
0x51A0	0x64000017  LDK.L	R0, #23
0x51A4	0x0034072A  CALL	ecg2_hw_register_bit_set+0
0x51A8	0x0030146F  JMP	L_ecg2_lead_off_comparator_enable84
L_ecg2_lead_off_comparator_enable83:
;ecg2_hw.c, 428 :: 		register_bit_set(CONFIG4_REG, 1, 0);
0x51AC	0x64200000  LDK.L	R2, #0
0x51B0	0x64100001  LDK.L	R1, #1
0x51B4	0x64000017  LDK.L	R0, #23
0x51B8	0x0034072A  CALL	ecg2_hw_register_bit_set+0
L_ecg2_lead_off_comparator_enable84:
;ecg2_hw.c, 429 :: 		}
L_end_ecg2_lead_off_comparator_enable:
0x51BC	0xA0000000  RETURN	
; end of _ecg2_lead_off_comparator_enable
_calculate_ecg_channel:
;ecg2_click_example.c, 44 :: 		double calculate_ecg_channel( unsigned char *buffer, unsigned short index, double refv, double gain, double offset_voltage )
; offset_voltage start address is: 16 (R4)
; gain start address is: 12 (R3)
; refv start address is: 8 (R2)
; index start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x50E0	0x95D00004  LINK	LR, #4
0x50E4	0x44914000  MOVE.L	R9, R2
0x50E8	0x4420D00D  BEXTU.L	R2, R1, #256
0x50EC	0x4411C000  MOVE.L	R1, R3
0x50F0	0x45024000  MOVE.L	R16, R4
; offset_voltage end address is: 16 (R4)
; gain end address is: 12 (R3)
; refv end address is: 8 (R2)
; index end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; index start address is: 8 (R2)
; refv start address is: 36 (R9)
; gain start address is: 4 (R1)
; offset_voltage start address is: 64 (R16)
;ecg2_click_example.c, 46 :: 		int adc_value = 0;
;ecg2_click_example.c, 48 :: 		adc_value = buffer[index];
0x50F4	0x44500020  ADD.L	R5, R0, R2
0x50F8	0xA8528000  LDI.B	R5, R5, #0
; adc_value start address is: 12 (R3)
0x50FC	0x4432D00D  BEXTU.L	R3, R5, #256
;ecg2_click_example.c, 49 :: 		adc_value <<= 8;
0x5100	0x4451C00C  BEXTS.L	R5, R3, #0
; adc_value end address is: 12 (R3)
0x5104	0x4462C088  ASHL.L	R6, R5, #8
0x5108	0x4463400C  BEXTS.L	R6, R6, #0
;ecg2_click_example.c, 50 :: 		adc_value |= buffer[index + 1];
0x510C	0x44514010  ADD.L	R5, R2, #1
0x5110	0x4452C00C  BEXTS.L	R5, R5, #0
; index end address is: 8 (R2)
0x5114	0x44500050  ADD.L	R5, R0, R5
; buffer end address is: 0 (R0)
0x5118	0xA8528000  LDI.B	R5, R5, #0
0x511C	0x44530055  OR.L	R5, R6, R5
0x5120	0x4452C00C  BEXTS.L	R5, R5, #0
;ecg2_click_example.c, 51 :: 		return ( ((double)adc_value * (refV / (32768 - 1))) / gain ) - offset_voltage;
0x5124	0x4442C00C  BEXTS.L	R4, R5, #0
0x5128	0x003406F7  CALL	__SignedIntegralToFLoat+0
0x512C	0x44504000  MOVE.L	R5, R0
0x5130	0xB5F28000  STI.L	SP, #0, R5
0x5134	0x6C60145B  LPM.L	R6, $+56
0x5138	0x4444C000  MOVE.L	R4, R9
0x513C	0x003405B6  CALL	__Div_FP+0
; refv end address is: 36 (R9)
0x5140	0xAC4F8000  LDI.L	R4, SP, #0
0x5144	0x44604000  MOVE.L	R6, R0
0x5148	0x0034077D  CALL	__Mul_FP+0
0x514C	0x4460C000  MOVE.L	R6, R1
0x5150	0x44404000  MOVE.L	R4, R0
0x5154	0x003405B6  CALL	__Div_FP+0
; gain end address is: 4 (R1)
0x5158	0x44684000  MOVE.L	R6, R16
0x515C	0x44404000  MOVE.L	R4, R0
0x5160	0x00340725  CALL	__Sub_FP+0
; offset_voltage end address is: 64 (R16)
;ecg2_click_example.c, 52 :: 		}
L_end_calculate_ecg_channel:
0x5164	0x99D00000  UNLINK	LR
0x5168	0xA0000000  RETURN	
0x516C	0x46FFFE00  	#1191181824
; end of _calculate_ecg_channel
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x1BDC	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x1BE0	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x1BE4	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x1BE8	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x1BEC	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x1BF0	0x00280719  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x1BF4	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x1BF8	0x01280700  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x1BFC	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x1C00	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x1C04	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x1C08	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x1C0C	0x0028070A  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x1C10	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x1C14	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x1C18	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x1C1C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x1C20	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x1C24	0x00E00706  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x1C28	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x1C2C	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x1C30	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x1C34	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x1C38	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x1C3C	0x00600711  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x1C40	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x1C44	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x1C48	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x1C4C	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x1C50	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x1C54	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x1C58	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x1C5C	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x1C60	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x1C64	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x1C68	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x1C6C	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__Div_FP:
;__Lib_MathDouble.c, 1388 :: 		
;__Lib_MathDouble.c, 1391 :: 		
0x16D8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1393 :: 		
0x16DC	0x64B08000  LDK.L	R11, #32768
;__Lib_MathDouble.c, 1394 :: 		
0x16E0	0x44B5C108  ASHL.L	R11, R11, #16
;__Lib_MathDouble.c, 1396 :: 		
0x16E4	0x44824179  LSHR.L	R8, R4, #23
;__Lib_MathDouble.c, 1397 :: 		
0x16E8	0x44844FF4  AND.L	R8, R8, #255
;__Lib_MathDouble.c, 1398 :: 		
0x16EC	0x44A34179  LSHR.L	R10, R6, #23
;__Lib_MathDouble.c, 1399 :: 		
0x16F0	0x44A54FF4  AND.L	R10, R10, #255
;__Lib_MathDouble.c, 1400 :: 		
0x16F4	0x44724088  ASHL.L	R7, R4, #8
;__Lib_MathDouble.c, 1401 :: 		
0x16F8	0x447380B5  OR.L	R7, R7, R11
;__Lib_MathDouble.c, 1402 :: 		
0x16FC	0x44934088  ASHL.L	R9, R6, #8
;__Lib_MathDouble.c, 1403 :: 		
0x1700	0x449480B5  OR.L	R9, R9, R11
;__Lib_MathDouble.c, 1404 :: 		
0x1704	0x44E20066  XOR.L	R14, R4, R6
;__Lib_MathDouble.c, 1405 :: 		
0x1708	0x44B580E4  AND.L	R11, R11, R14
;__Lib_MathDouble.c, 1406 :: 		
0x170C	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1408 :: 		
0x1710	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1409 :: 		
0x1714	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1410 :: 		
0x1718	0x006005C8  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1411 :: 		
0x171C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1412 :: 		
label_1:
;__Lib_MathDouble.c, 1414 :: 		
0x1720	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1415 :: 		
0x1724	0x00280627  JMPC	R30, Z, #1, label18
;__Lib_MathDouble.c, 1417 :: 		
label26:
;__Lib_MathDouble.c, 1419 :: 		
0x1728	0x44E57FF0  ADD.L	R14, R10, #-1
;__Lib_MathDouble.c, 1421 :: 		
0x172C	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1422 :: 		
0x1730	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1423 :: 		
0x1734	0x006005CF  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1424 :: 		
0x1738	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1425 :: 		
label_2:
;__Lib_MathDouble.c, 1427 :: 		
0x173C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1428 :: 		
0x1740	0x00280646  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1430 :: 		
label32:
;__Lib_MathDouble.c, 1432 :: 		
0x1744	0x5DE38092  CMP.L	R7, R9
;__Lib_MathDouble.c, 1433 :: 		
0x1748	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1434 :: 		
0x174C	0x006005D5  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1435 :: 		
0x1750	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1436 :: 		
label_3:
;__Lib_MathDouble.c, 1438 :: 		
0x1754	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1439 :: 		
0x1758	0x002005D9  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1441 :: 		
0x175C	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1442 :: 		
0x1760	0x44844010  ADD.L	R8, R8, #1
;__Lib_MathDouble.c, 1444 :: 		
label20:
;__Lib_MathDouble.c, 1446 :: 		
0x1764	0x44C4C0E9  LSHR.L	R12, R9, #14
;__Lib_MathDouble.c, 1449 :: 		
0x1768	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1450 :: 		
0x176C	0x002005DD  JMPC	R30, Z, #0, label_16
;__Lib_MathDouble.c, 1451 :: 		
0x1770	0x00340320  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1453 :: 		
label_16:
;__Lib_MathDouble.c, 1458 :: 		
0x1774	0xF59380C0  UDIV.L	R25, R7, R12
;__Lib_MathDouble.c, 1459 :: 		
0x1778	0xF5C380C1  UMOD.L	R28, R7, R12
;__Lib_MathDouble.c, 1460 :: 		
0x177C	0x444CC000  MOVE.L	R4, R25
;__Lib_MathDouble.c, 1461 :: 		
0x1780	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1463 :: 		
0x1784	0x44D4C128  ASHL.L	R13, R9, #18
;__Lib_MathDouble.c, 1464 :: 		
0x1788	0x44D6C129  LSHR.L	R13, R13, #18
;__Lib_MathDouble.c, 1468 :: 		
0x178C	0xF4668048  MUL.L	R6, R13, R4
;__Lib_MathDouble.c, 1470 :: 		
0x1790	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1472 :: 		
0x1794	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1473 :: 		
0x1798	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1474 :: 		
0x179C	0x006005E9  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1475 :: 		
0x17A0	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1476 :: 		
label_4:
;__Lib_MathDouble.c, 1478 :: 		
0x17A4	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1480 :: 		
0x17A8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1481 :: 		
0x17AC	0x002805F2  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1483 :: 		
0x17B0	0x44427FF0  ADD.L	R4, R4, #-1
;__Lib_MathDouble.c, 1484 :: 		
0x17B4	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1486 :: 		
0x17B8	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1487 :: 		
0x17BC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1488 :: 		
0x17C0	0x006005F2  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 1489 :: 		
0x17C4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1490 :: 		
label_5:
;__Lib_MathDouble.c, 1492 :: 		
label21:
;__Lib_MathDouble.c, 1495 :: 		
0x17C8	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1496 :: 		
0x17CC	0x002005F5  JMPC	R30, Z, #0, label_15
;__Lib_MathDouble.c, 1497 :: 		
0x17D0	0x00340320  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1499 :: 		
label_15:
;__Lib_MathDouble.c, 1504 :: 		
0x17D4	0xF59280C0  UDIV.L	R25, R5, R12
;__Lib_MathDouble.c, 1505 :: 		
0x17D8	0xF5C280C1  UMOD.L	R28, R5, R12
;__Lib_MathDouble.c, 1506 :: 		
0x17DC	0x447CC000  MOVE.L	R7, R25
;__Lib_MathDouble.c, 1507 :: 		
0x17E0	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1511 :: 		
0x17E4	0xF4668078  MUL.L	R6, R13, R7
;__Lib_MathDouble.c, 1513 :: 		
0x17E8	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1515 :: 		
0x17EC	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1516 :: 		
0x17F0	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1517 :: 		
0x17F4	0x006005FF  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 1518 :: 		
0x17F8	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1519 :: 		
label_6:
;__Lib_MathDouble.c, 1521 :: 		
0x17FC	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1523 :: 		
0x1800	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1524 :: 		
0x1804	0x00280608  JMPC	R30, Z, #1, label22
;__Lib_MathDouble.c, 1526 :: 		
0x1808	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1527 :: 		
0x180C	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1529 :: 		
0x1810	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1530 :: 		
0x1814	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1531 :: 		
0x1818	0x00600608  JMPC	R30, C, #0, label_7
;__Lib_MathDouble.c, 1532 :: 		
0x181C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1533 :: 		
label_7:
;__Lib_MathDouble.c, 1535 :: 		
label22:
;__Lib_MathDouble.c, 1537 :: 		
0x1820	0x44E240E8  ASHL.L	R14, R4, #14
;__Lib_MathDouble.c, 1538 :: 		
0x1824	0x447380E0  ADD.L	R7, R7, R14
;__Lib_MathDouble.c, 1539 :: 		
0x1828	0x4473C048  ASHL.L	R7, R7, #4
;__Lib_MathDouble.c, 1541 :: 		
0x182C	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1542 :: 		
0x1830	0x0028060E  JMPC	R30, Z, #1, label23
;__Lib_MathDouble.c, 1544 :: 		
0x1834	0x4473C015  OR.L	R7, R7, #1
;__Lib_MathDouble.c, 1546 :: 		
label23:
;__Lib_MathDouble.c, 1548 :: 		
0x1838	0x44E047E0  ADD.L	R14, R0, #126
;__Lib_MathDouble.c, 1549 :: 		
0x183C	0x44E700A2  SUB.L	R14, R14, R10
;__Lib_MathDouble.c, 1550 :: 		
0x1840	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1551 :: 		
0x1844	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1553 :: 		
0x1848	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1554 :: 		
0x184C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1555 :: 		
0x1850	0x00600616  JMPC	R30, C, #0, label_8
;__Lib_MathDouble.c, 1556 :: 		
0x1854	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1557 :: 		
label_8:
;__Lib_MathDouble.c, 1559 :: 		
0x1858	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1560 :: 		
0x185C	0x0028065C  JMPC	R30, Z, #1, label24
;__Lib_MathDouble.c, 1562 :: 		
label35:
;__Lib_MathDouble.c, 1564 :: 		
0x1860	0x4473C800  ADD.L	R7, R7, #128
;__Lib_MathDouble.c, 1566 :: 		
0x1864	0x5DE3C802  CMP.L	R7, #128
;__Lib_MathDouble.c, 1567 :: 		
0x1868	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1568 :: 		
0x186C	0x0060061D  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1569 :: 		
0x1870	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1570 :: 		
label_9:
;__Lib_MathDouble.c, 1572 :: 		
0x1874	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1573 :: 		
0x1878	0x44E3C089  LSHR.L	R14, R7, #8
;__Lib_MathDouble.c, 1574 :: 		
0x187C	0x44E74014  AND.L	R14, R14, #1
;__Lib_MathDouble.c, 1575 :: 		
0x1880	0x447380E2  SUB.L	R7, R7, R14
;__Lib_MathDouble.c, 1576 :: 		
0x1884	0x4473C018  ASHL.L	R7, R7, #1
;__Lib_MathDouble.c, 1577 :: 		
0x1888	0x4473C099  LSHR.L	R7, R7, #9
;__Lib_MathDouble.c, 1578 :: 		
0x188C	0x44E44178  ASHL.L	R14, R8, #23
;__Lib_MathDouble.c, 1579 :: 		
0x1890	0x447380E5  OR.L	R7, R7, R14
;__Lib_MathDouble.c, 1580 :: 		
0x1894	0x442380B5  OR.L	R2, R7, R11
;__Lib_MathDouble.c, 1582 :: 		
label33:
;__Lib_MathDouble.c, 1584 :: 		
0x1898	0x0030067A  JMP	label_end
;__Lib_MathDouble.c, 1586 :: 		
label18:
;__Lib_MathDouble.c, 1588 :: 		
0x189C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1589 :: 		
0x18A0	0x00200638  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1591 :: 		
0x18A4	0x44738070  ADD.L	R7, R7, R7
;__Lib_MathDouble.c, 1593 :: 		
0x18A8	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1594 :: 		
0x18AC	0x00200638  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1597 :: 		
0x18B0	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1598 :: 		
0x18B4	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1599 :: 		
0x18B8	0x00280635  JMPC	R30, Z, #1, label_11
;__Lib_MathDouble.c, 1601 :: 		
0x18BC	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1602 :: 		
0x18C0	0x4593C000  MOVE.L	R25, R7
;__Lib_MathDouble.c, 1604 :: 		
label_10:
;__Lib_MathDouble.c, 1605 :: 		
0x18C4	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1607 :: 		
0x18C8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1608 :: 		
0x18CC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1609 :: 		
0x18D0	0x00E00631  JMPC	R30, S, #0, label_10
;__Lib_MathDouble.c, 1610 :: 		
label_11:
;__Lib_MathDouble.c, 1612 :: 		
0x18D4	0x448400C2  SUB.L	R8, R8, R12
;__Lib_MathDouble.c, 1613 :: 		
0x18D8	0x447380C8  ASHL.L	R7, R7, R12
;__Lib_MathDouble.c, 1614 :: 		
0x18DC	0x003005CA  JMP	label26
;__Lib_MathDouble.c, 1616 :: 		
label25:
;__Lib_MathDouble.c, 1618 :: 		
0x18E0	0x5DE50082  CMP.L	R10, R8
;__Lib_MathDouble.c, 1619 :: 		
0x18E4	0x0020063D  JMPC	R30, Z, #0, label27
;__Lib_MathDouble.c, 1621 :: 		
0x18E8	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1623 :: 		
0x18EC	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1624 :: 		
0x18F0	0x00280677  JMPC	R30, Z, #1, label28
;__Lib_MathDouble.c, 1626 :: 		
label27:
;__Lib_MathDouble.c, 1628 :: 		
0x18F4	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1630 :: 		
0x18F8	0x5DE500F2  CMP.L	R10, R15
;__Lib_MathDouble.c, 1631 :: 		
0x18FC	0x00280646  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1633 :: 		
0x1900	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1634 :: 		
0x1904	0x0028065A  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1636 :: 		
0x1908	0x44E38070  ADD.L	R14, R7, R7
;__Lib_MathDouble.c, 1638 :: 		
0x190C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1639 :: 		
0x1910	0x00200677  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1641 :: 		
0x1914	0x00300673  JMP	label30
;__Lib_MathDouble.c, 1643 :: 		
label19:
;__Lib_MathDouble.c, 1645 :: 		
0x1918	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1646 :: 		
0x191C	0x00200657  JMPC	R30, Z, #0, label31
;__Lib_MathDouble.c, 1648 :: 		
0x1920	0x44948090  ADD.L	R9, R9, R9
;__Lib_MathDouble.c, 1650 :: 		
0x1924	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1651 :: 		
0x1928	0x00280673  JMPC	R30, Z, #1, label30
;__Lib_MathDouble.c, 1654 :: 		
0x192C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1655 :: 		
0x1930	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 1656 :: 		
0x1934	0x00280654  JMPC	R30, Z, #1, label_13
;__Lib_MathDouble.c, 1658 :: 		
0x1938	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1659 :: 		
0x193C	0x4594C000  MOVE.L	R25, R9
;__Lib_MathDouble.c, 1661 :: 		
label_12:
;__Lib_MathDouble.c, 1662 :: 		
0x1940	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1664 :: 		
0x1944	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1665 :: 		
0x1948	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1666 :: 		
0x194C	0x00E00650  JMPC	R30, S, #0, label_12
;__Lib_MathDouble.c, 1667 :: 		
label_13:
;__Lib_MathDouble.c, 1669 :: 		
0x1950	0x44A500C2  SUB.L	R10, R10, R12
;__Lib_MathDouble.c, 1670 :: 		
0x1954	0x449480C8  ASHL.L	R9, R9, R12
;__Lib_MathDouble.c, 1671 :: 		
0x1958	0x003005D1  JMP	label32
;__Lib_MathDouble.c, 1673 :: 		
label31:
;__Lib_MathDouble.c, 1675 :: 		
0x195C	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1677 :: 		
0x1960	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1678 :: 		
0x1964	0x00200677  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1680 :: 		
label29:
;__Lib_MathDouble.c, 1682 :: 		
0x1968	0x442000B5  OR.L	R2, R0, R11
;__Lib_MathDouble.c, 1683 :: 		
0x196C	0x00300626  JMP	label33
;__Lib_MathDouble.c, 1685 :: 		
label24:
;__Lib_MathDouble.c, 1687 :: 		
0x1970	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1688 :: 		
0x1974	0x01680673  JMPC	R30, GT, #1, label30
;__Lib_MathDouble.c, 1690 :: 		
0x1978	0x44C04010  ADD.L	R12, R0, #1
;__Lib_MathDouble.c, 1691 :: 		
0x197C	0x44C60082  SUB.L	R12, R12, R8
;__Lib_MathDouble.c, 1693 :: 		
0x1980	0x5DE64802  CMP.L	R12, #128
;__Lib_MathDouble.c, 1694 :: 		
0x1984	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1695 :: 		
0x1988	0x00600664  JMPC	R30, C, #0, label_14
;__Lib_MathDouble.c, 1696 :: 		
0x198C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1697 :: 		
label_14:
;__Lib_MathDouble.c, 1699 :: 		
0x1990	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1700 :: 		
0x1994	0x0028065A  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1702 :: 		
0x1998	0x44E04200  ADD.L	R14, R0, #32
;__Lib_MathDouble.c, 1703 :: 		
0x199C	0x44E700C2  SUB.L	R14, R14, R12
;__Lib_MathDouble.c, 1704 :: 		
0x19A0	0x448380E8  ASHL.L	R8, R7, R14
;__Lib_MathDouble.c, 1705 :: 		
0x19A4	0x447380C9  LSHR.L	R7, R7, R12
;__Lib_MathDouble.c, 1707 :: 		
0x19A8	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1708 :: 		
0x19AC	0x0028066D  JMPC	R30, Z, #1, label34
;__Lib_MathDouble.c, 1710 :: 		
0x19B0	0x4473C025  OR.L	R7, R7, #2
;__Lib_MathDouble.c, 1712 :: 		
label34:
;__Lib_MathDouble.c, 1714 :: 		
0x19B4	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 1715 :: 		
0x19B8	0x44E3C800  ADD.L	R14, R7, #128
;__Lib_MathDouble.c, 1717 :: 		
0x19BC	0x5DE74002  CMP.L	R14, #0
;__Lib_MathDouble.c, 1718 :: 		
0x19C0	0x01280618  JMPC	R30, GTE, #1, label35
;__Lib_MathDouble.c, 1720 :: 		
0x19C4	0x44804010  ADD.L	R8, R0, #1
;__Lib_MathDouble.c, 1721 :: 		
0x19C8	0x00300618  JMP	label35
;__Lib_MathDouble.c, 1723 :: 		
label30:
;__Lib_MathDouble.c, 1725 :: 		
0x19CC	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1726 :: 		
0x19D0	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1728 :: 		
0x19D4	0x442580F5  OR.L	R2, R11, R15
;__Lib_MathDouble.c, 1729 :: 		
0x19D8	0x00300626  JMP	label33
;__Lib_MathDouble.c, 1731 :: 		
label28:
;__Lib_MathDouble.c, 1733 :: 		
0x19DC	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1734 :: 		
0x19E0	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1736 :: 		
0x19E4	0x00300626  JMP	label33
;__Lib_MathDouble.c, 1738 :: 		
label_end:
;__Lib_MathDouble.c, 1740 :: 		
0x19E8	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1742 :: 		
L_end__Div_FP:
0x19EC	0xA0000000  RETURN	
; end of __Div_FP
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x0C80	0x00300320  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x0C84	0xA0000000  RETURN	
; end of ___GenExcept
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x1DF4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x1DF8	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x1DFC	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x1E00	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x1E04	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x1E08	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x1E0C	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x1E10	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x1E14	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x1E18	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x1E1C	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x1E20	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x1E24	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x1E28	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x1E2C	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x1E30	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x1E34	0x0060078F  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x1E38	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x1E3C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x1E40	0x002807BB  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x1E44	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x1E48	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x1E4C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x1E50	0x00600796  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x1E54	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x1E58	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x1E5C	0x002807DB  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x1E60	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x1E64	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x1E68	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x1E6C	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x1E70	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x1E74	0x0028079F  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x1E78	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x1E7C	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x1E80	0x00E807A3  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x1E84	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x1E88	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x1E8C	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x1E90	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x1E94	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x1E98	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x1E9C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x1EA0	0x006007AA  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x1EA4	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x1EA8	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x1EAC	0x002807F8  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x1EB0	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x1EB4	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x1EB8	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x1EBC	0x006007B1  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x1EC0	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x1EC4	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x1EC8	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x1ECC	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x1ED0	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x1ED4	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x1ED8	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x1EDC	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x1EE0	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x1EE4	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x1EE8	0x0030080F  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x1EEC	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x1EF0	0x002007D0  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x1EF4	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x1EF8	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x1EFC	0x002807CC  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x1F00	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x1F04	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x1F08	0x002807C9  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x1F0C	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x1F10	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x1F14	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x1F18	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x1F1C	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x1F20	0x00E007C5  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x1F24	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x1F28	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x1F2C	0x00300791  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x1F30	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x1F34	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x1F38	0x002807F5  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x1F3C	0x003007EC  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x1F40	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x1F44	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x1F48	0x002007F5  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x1F4C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x1F50	0x002007D8  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x1F54	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x1F58	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x1F5C	0x002807F5  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x1F60	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x1F64	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x1F68	0x002007F1  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x1F6C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x1F70	0x002007EE  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x1F74	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x1F78	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x1F7C	0x002807EC  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x1F80	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x1F84	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x1F88	0x002807E9  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x1F8C	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x1F90	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x1F94	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x1F98	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x1F9C	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x1FA0	0x00E007E5  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x1FA4	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x1FA8	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x1FAC	0x00300798  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x1FB0	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x1FB4	0x003007BA  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x1FB8	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x1FBC	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x1FC0	0x002007F5  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x1FC4	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x1FC8	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x1FCC	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x1FD0	0x003007BA  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x1FD4	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x1FD8	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x1FDC	0x003007BA  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x1FE0	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x1FE4	0x016807F1  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x1FE8	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x1FEC	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x1FF0	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x1FF4	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x1FF8	0x00600800  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x1FFC	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x2000	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x2004	0x002807EC  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x2008	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x200C	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x2010	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x2014	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x2018	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x201C	0x00280809  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x2020	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x2024	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x2028	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x202C	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x2030	0x012807AC  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x2034	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x2038	0x003007AC  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x203C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x2040	0xA0000000  RETURN	
; end of __Mul_FP
__Sub_FP:
;__Lib_MathDouble.c, 1101 :: 		
;__Lib_MathDouble.c, 1104 :: 		
0x1C94	0x64508000  LDK.L	R5, #32768
;__Lib_MathDouble.c, 1105 :: 		
0x1C98	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 1107 :: 		
0x1C9C	0x44630056  XOR.L	R6, R6, R5
;__Lib_MathDouble.c, 1109 :: 		
0x1CA0	0x003400CB  CALL	__Add_FP+0
;__Lib_MathDouble.c, 1110 :: 		
L_end__Sub_FP:
0x1CA4	0xA0000000  RETURN	
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 721 :: 		
;__Lib_MathDouble.c, 724 :: 		
0x032C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 726 :: 		
0x0330	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 727 :: 		
0x0334	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 728 :: 		
0x0338	0x44B34179  LSHR.L	R11, R6, #23
;__Lib_MathDouble.c, 729 :: 		
0x033C	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 731 :: 		
0x0340	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 732 :: 		
0x0344	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 734 :: 		
0x0348	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 735 :: 		
0x034C	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 736 :: 		
0x0350	0x44A34088  ASHL.L	R10, R6, #8
;__Lib_MathDouble.c, 737 :: 		
0x0354	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 738 :: 		
0x0358	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 740 :: 		
0x035C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 741 :: 		
0x0360	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 742 :: 		
0x0364	0x006000DB  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 743 :: 		
0x0368	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 744 :: 		
label_1:
;__Lib_MathDouble.c, 746 :: 		
0x036C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 747 :: 		
0x0370	0x0028015C  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 749 :: 		
label18:
;__Lib_MathDouble.c, 751 :: 		
0x0374	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 753 :: 		
0x0378	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 754 :: 		
0x037C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 755 :: 		
0x0380	0x006000E2  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 756 :: 		
0x0384	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 757 :: 		
label_2:
;__Lib_MathDouble.c, 759 :: 		
0x0388	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 760 :: 		
0x038C	0x0028017E  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 762 :: 		
label23:
;__Lib_MathDouble.c, 764 :: 		
0x0390	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 766 :: 		
0x0394	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 767 :: 		
0x0398	0x00E800F6  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 769 :: 		
0x039C	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 770 :: 		
0x03A0	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 771 :: 		
0x03A4	0x012800EB  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 772 :: 		
0x03A8	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 773 :: 		
label_3:
;__Lib_MathDouble.c, 775 :: 		
0x03AC	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 776 :: 		
0x03B0	0x002000EF  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 778 :: 		
0x03B4	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 779 :: 		
0x03B8	0x00300106  JMP	label5
;__Lib_MathDouble.c, 781 :: 		
label4:
;__Lib_MathDouble.c, 783 :: 		
0x03BC	0x445000A5  OR.L	R5, R0, R10
;__Lib_MathDouble.c, 784 :: 		
0x03C0	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 785 :: 		
0x03C4	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 787 :: 		
0x03C8	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 788 :: 		
0x03CC	0x00280106  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 790 :: 		
0x03D0	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 791 :: 		
0x03D4	0x00300106  JMP	label5
;__Lib_MathDouble.c, 793 :: 		
label3:
;__Lib_MathDouble.c, 795 :: 		
0x03D8	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 796 :: 		
0x03DC	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 798 :: 		
0x03E0	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 799 :: 		
0x03E4	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 800 :: 		
0x03E8	0x012800FC  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 801 :: 		
0x03EC	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 802 :: 		
label_4:
;__Lib_MathDouble.c, 804 :: 		
0x03F0	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 805 :: 		
0x03F4	0x00200100  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 807 :: 		
0x03F8	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 808 :: 		
0x03FC	0x00300106  JMP	label5
;__Lib_MathDouble.c, 810 :: 		
label6:
;__Lib_MathDouble.c, 812 :: 		
0x0400	0x44500085  OR.L	R5, R0, R8
;__Lib_MathDouble.c, 813 :: 		
0x0404	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 814 :: 		
0x0408	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 816 :: 		
0x040C	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 817 :: 		
0x0410	0x00280106  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 819 :: 		
0x0414	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 821 :: 		
label5:
;__Lib_MathDouble.c, 823 :: 		
0x0418	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 824 :: 		
0x041C	0x44D60066  XOR.L	R13, R12, R6
;__Lib_MathDouble.c, 826 :: 		
0x0420	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 827 :: 		
0x0424	0x00E8011C  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 829 :: 		
0x0428	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 831 :: 		
0x042C	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 832 :: 		
0x0430	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 833 :: 		
0x0434	0x0060010F  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 834 :: 		
0x0438	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 835 :: 		
label_5:
;__Lib_MathDouble.c, 837 :: 		
0x043C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 838 :: 		
0x0440	0x00280133  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 840 :: 		
0x0444	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 842 :: 		
0x0448	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 843 :: 		
0x044C	0x00280115  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 845 :: 		
0x0450	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 847 :: 		
label9:
;__Lib_MathDouble.c, 849 :: 		
0x0454	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 850 :: 		
0x0458	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 851 :: 		
0x045C	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 853 :: 		
0x0460	0x5DE480E2  CMP.L	R9, R14
;__Lib_MathDouble.c, 854 :: 		
0x0464	0x00200133  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 856 :: 		
0x0468	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 857 :: 		
0x046C	0x00300133  JMP	label8
;__Lib_MathDouble.c, 859 :: 		
label7:
;__Lib_MathDouble.c, 861 :: 		
0x0470	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 862 :: 		
0x0474	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 863 :: 		
0x0478	0x00600120  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 864 :: 		
0x047C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 865 :: 		
label_6:
;__Lib_MathDouble.c, 867 :: 		
0x0480	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 869 :: 		
0x0484	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 870 :: 		
0x0488	0x00280126  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 872 :: 		
0x048C	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 873 :: 		
0x0490	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 874 :: 		
0x0494	0x00300128  JMP	label11
;__Lib_MathDouble.c, 876 :: 		
label10:
;__Lib_MathDouble.c, 878 :: 		
0x0498	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 879 :: 		
0x049C	0x00280196  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 881 :: 		
label11:
;__Lib_MathDouble.c, 884 :: 		
0x04A0	0x64500020  LDK.L	R5, #32
;__Lib_MathDouble.c, 885 :: 		
0x04A4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 886 :: 		
0x04A8	0x00280131  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 888 :: 		
0x04AC	0x645FFFFF  LDK.L	R5, #-1
;__Lib_MathDouble.c, 889 :: 		
0x04B0	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 891 :: 		
label_7:
;__Lib_MathDouble.c, 892 :: 		
0x04B4	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MathDouble.c, 894 :: 		
0x04B8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 895 :: 		
0x04BC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 896 :: 		
0x04C0	0x00E0012D  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 897 :: 		
label_8:
;__Lib_MathDouble.c, 899 :: 		
0x04C4	0x44948052  SUB.L	R9, R9, R5
;__Lib_MathDouble.c, 900 :: 		
0x04C8	0x44840058  ASHL.L	R8, R8, R5
;__Lib_MathDouble.c, 902 :: 		
label8:
;__Lib_MathDouble.c, 904 :: 		
0x04CC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 905 :: 		
0x04D0	0x01600144  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 907 :: 		
label15:
;__Lib_MathDouble.c, 909 :: 		
0x04D4	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 911 :: 		
0x04D8	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 912 :: 		
0x04DC	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 913 :: 		
0x04E0	0x0060013A  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 914 :: 		
0x04E4	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 915 :: 		
label_9:
;__Lib_MathDouble.c, 917 :: 		
0x04E8	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 918 :: 		
0x04EC	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 919 :: 		
0x04F0	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 920 :: 		
0x04F4	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 921 :: 		
0x04F8	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 922 :: 		
0x04FC	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 923 :: 		
0x0500	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 924 :: 		
0x0504	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 925 :: 		
0x0508	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 927 :: 		
label24:
;__Lib_MathDouble.c, 929 :: 		
0x050C	0x0030019B  JMP	label_end
;__Lib_MathDouble.c, 931 :: 		
label13:
;__Lib_MathDouble.c, 933 :: 		
0x0510	0x44504010  ADD.L	R5, R0, #1
;__Lib_MathDouble.c, 934 :: 		
0x0514	0x44528092  SUB.L	R5, R5, R9
;__Lib_MathDouble.c, 936 :: 		
0x0518	0x5DE2C202  CMP.L	R5, #32
;__Lib_MathDouble.c, 937 :: 		
0x051C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 938 :: 		
0x0520	0x0060014A  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 939 :: 		
0x0524	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 940 :: 		
label_10:
;__Lib_MathDouble.c, 942 :: 		
0x0528	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 943 :: 		
0x052C	0x00280196  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 945 :: 		
0x0530	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 946 :: 		
0x0534	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 948 :: 		
0x0538	0x448400E5  OR.L	R8, R8, R14
;__Lib_MathDouble.c, 949 :: 		
0x053C	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 950 :: 		
0x0540	0x44D68052  SUB.L	R13, R13, R5
;__Lib_MathDouble.c, 951 :: 		
0x0544	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 952 :: 		
0x0548	0x44840059  LSHR.L	R8, R8, R5
;__Lib_MathDouble.c, 954 :: 		
0x054C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 955 :: 		
0x0550	0x00280156  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 957 :: 		
0x0554	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 959 :: 		
label14:
;__Lib_MathDouble.c, 961 :: 		
0x0558	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 962 :: 		
0x055C	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 964 :: 		
0x0560	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 965 :: 		
0x0564	0x01280135  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 967 :: 		
0x0568	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 968 :: 		
0x056C	0x00300135  JMP	label15
;__Lib_MathDouble.c, 970 :: 		
label1:
;__Lib_MathDouble.c, 972 :: 		
0x0570	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 973 :: 		
0x0574	0x00200174  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 975 :: 		
0x0578	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 977 :: 		
0x057C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 978 :: 		
0x0580	0x0028016D  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 981 :: 		
0x0584	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 982 :: 		
0x0588	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 983 :: 		
0x058C	0x0028016A  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 985 :: 		
0x0590	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 986 :: 		
0x0594	0x44F44000  MOVE.L	R15, R8
;__Lib_MathDouble.c, 988 :: 		
label_11:
;__Lib_MathDouble.c, 989 :: 		
0x0598	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 991 :: 		
0x059C	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 992 :: 		
0x05A0	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 993 :: 		
0x05A4	0x00E00166  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 994 :: 		
label_12:
;__Lib_MathDouble.c, 996 :: 		
0x05A8	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 997 :: 		
0x05AC	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 998 :: 		
0x05B0	0x003000DD  JMP	label18
;__Lib_MathDouble.c, 1000 :: 		
label17:
;__Lib_MathDouble.c, 1002 :: 		
0x05B4	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1004 :: 		
0x05B8	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1005 :: 		
0x05BC	0x00280196  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 1007 :: 		
0x05C0	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 1008 :: 		
0x05C4	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 1010 :: 		
0x05C8	0x5DE300E2  CMP.L	R6, R14
;__Lib_MathDouble.c, 1011 :: 		
0x05CC	0x00200192  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 1013 :: 		
label16:
;__Lib_MathDouble.c, 1015 :: 		
0x05D0	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 1017 :: 		
0x05D4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1018 :: 		
0x05D8	0x00200198  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1020 :: 		
0x05DC	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1022 :: 		
0x05E0	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1023 :: 		
0x05E4	0x00200194  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 1025 :: 		
0x05E8	0x44D20066  XOR.L	R13, R4, R6
;__Lib_MathDouble.c, 1027 :: 		
0x05EC	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 1028 :: 		
0x05F0	0x00E80198  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 1030 :: 		
0x05F4	0x00300192  JMP	label19
;__Lib_MathDouble.c, 1032 :: 		
label2:
;__Lib_MathDouble.c, 1034 :: 		
0x05F8	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1035 :: 		
0x05FC	0x0020018F  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 1037 :: 		
0x0600	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 1039 :: 		
0x0604	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1040 :: 		
0x0608	0x00280194  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1043 :: 		
0x060C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1044 :: 		
0x0610	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 1045 :: 		
0x0614	0x0028018C  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 1047 :: 		
0x0618	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1048 :: 		
0x061C	0x44F54000  MOVE.L	R15, R10
;__Lib_MathDouble.c, 1050 :: 		
label_13:
;__Lib_MathDouble.c, 1051 :: 		
0x0620	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1053 :: 		
0x0624	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 1054 :: 		
0x0628	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 1055 :: 		
0x062C	0x00E00188  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 1056 :: 		
label_14:
;__Lib_MathDouble.c, 1058 :: 		
0x0630	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 1059 :: 		
0x0634	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 1060 :: 		
0x0638	0x003000E4  JMP	label23
;__Lib_MathDouble.c, 1062 :: 		
label22:
;__Lib_MathDouble.c, 1064 :: 		
0x063C	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 1066 :: 		
0x0640	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1067 :: 		
0x0644	0x00200198  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1069 :: 		
label19:
;__Lib_MathDouble.c, 1071 :: 		
0x0648	0x44200065  OR.L	R2, R0, R6
;__Lib_MathDouble.c, 1072 :: 		
0x064C	0x00300143  JMP	label24
;__Lib_MathDouble.c, 1074 :: 		
label21:
;__Lib_MathDouble.c, 1076 :: 		
0x0650	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 1077 :: 		
0x0654	0x00300143  JMP	label24
;__Lib_MathDouble.c, 1079 :: 		
label12:
;__Lib_MathDouble.c, 1081 :: 		
0x0658	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1082 :: 		
0x065C	0x00300143  JMP	label24
;__Lib_MathDouble.c, 1084 :: 		
label20:
;__Lib_MathDouble.c, 1086 :: 		
0x0660	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1087 :: 		
0x0664	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1088 :: 		
0x0668	0x00300143  JMP	label24
;__Lib_MathDouble.c, 1090 :: 		
label_end:
;__Lib_MathDouble.c, 1092 :: 		
0x066C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1095 :: 		
L_end__Add_FP:
0x0670	0xA0000000  RETURN	
; end of __Add_FP
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x5B3C	0x95D00004  LINK	LR, #4
; wh start address is: 92 (R23)
0x5B40	0xAD7F800C  LDI.L	R23, SP, #12
0x5B44	0xAC0F8010  LDI.L	R0, SP, #16
0x5B48	0xB5F00010  STI.L	SP, #16, R0
;__Lib_Sprintf.c, 732 :: 		
0x5B4C	0x441FC000  ADD.L	R1, SP, #0
0x5B50	0x440FC100  ADD.L	R0, SP, #16
0x5B54	0x44004040  ADD.L	R0, R0, #4
0x5B58	0xB4100000  STI.L	R1, #0, R0
;__Lib_Sprintf.c, 733 :: 		
0x5B5C	0x4420C000  MOVE.L	R2, R1
0x5B60	0xAC1F8010  LDI.L	R1, SP, #16
0x5B64	0x440BC000  MOVE.L	R0, R23
0x5B68	0x00340C59  CALL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x5B6C	0x4420400C  BEXTS.L	R2, R0, #0
;__Lib_Sprintf.c, 734 :: 		
0x5B70	0x441B8000  ADD.L	R1, R23, R0
; wh end address is: 92 (R23)
0x5B74	0x64000000  LDK.L	R0, #0
0x5B78	0xB0100000  STI.B	R1, #0, R0
;__Lib_Sprintf.c, 735 :: 		
0x5B7C	0x4401400C  BEXTS.L	R0, R2, #0
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x5B80	0x99D00000  UNLINK	LR
0x5B84	0xA0000000  RETURN	
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 0 (R0)
0x3164	0x95D00028  LINK	LR, #40
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
;__Lib_Sprintf.c, 193 :: 		
; ccnt start address is: 24 (R6)
0x3168	0x64600000  LDK.L	R6, #0
; pb end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x316C	0x44514000  MOVE.L	R5, R2
0x3170	0x44204000  MOVE.L	R2, R0
0x3174	0x4400C000  MOVE.L	R0, R1
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; f start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
0x3178	0x44404000  MOVE.L	R4, R0
0x317C	0x44704010  ADD.L	R7, R0, #1
; f end address is: 0 (R0)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
0x3180	0xC8320000  LPMI.B	R3, R4, #0
0x3184	0xB1F18010  STI.B	SP, #16, R3
0x3188	0x59E1C002  CMP.B	R3, #0
0x318C	0x0028142F  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf11
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
;__Lib_Sprintf.c, 224 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
0x3190	0xA83F8010  LDI.B	R3, SP, #16
0x3194	0x59E1C252  CMP.B	R3, #37
0x3198	0x00280C6E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x319C	0xA83F8010  LDI.B	R3, SP, #16
0x31A0	0xB0218000  STI.B	R2, #0, R3
0x31A4	0x44214010  ADD.L	R2, R2, #1
0x31A8	0x44634010  ADD.L	R6, R6, #1
0x31AC	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 226 :: 		
0x31B0	0x4403C000  MOVE.L	R0, R7
0x31B4	0x00300C5E  JMP	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; width start address is: 16 (R4)
0x31B8	0x64400000  LDK.L	R4, #0
;__Lib_Sprintf.c, 229 :: 		
; flag start address is: 0 (R0)
0x31BC	0x64000000  LDK.L	R0, #0
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; flag start address is: 0 (R0)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
; f start address is: 28 (R7)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x31C0	0x00300C8C  JMP	L___Lib_Sprintf__doprntf16
; width end address is: 16 (R4)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; width start address is: 16 (R4)
0x31C4	0x44004085  OR.L	R0, R0, #8
0x31C8	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_Sprintf.c, 234 :: 		
0x31CC	0x4433C010  ADD.L	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
0x31D0	0x4411C000  MOVE.L	R1, R3
;__Lib_Sprintf.c, 235 :: 		
; f end address is: 4 (R1)
0x31D4	0x4470C000  MOVE.L	R7, R1
0x31D8	0x00300C9C  JMP	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
; f start address is: 28 (R7)
0x31DC	0x44004015  OR.L	R0, R0, #1
0x31E0	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_Sprintf.c, 239 :: 		
0x31E4	0x4413C010  ADD.L	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 240 :: 		
; f end address is: 4 (R1)
0x31E8	0x4470C000  MOVE.L	R7, R1
0x31EC	0x00300C9C  JMP	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
; f start address is: 28 (R7)
0x31F0	0x44004025  OR.L	R0, R0, #2
0x31F4	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_Sprintf.c, 244 :: 		
0x31F8	0x4413C010  ADD.L	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 245 :: 		
; f end address is: 4 (R1)
0x31FC	0x4470C000  MOVE.L	R7, R1
0x3200	0x00300C9C  JMP	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
; f start address is: 28 (R7)
0x3204	0x64300800  LDK.L	R3, #2048
0x3208	0x44000035  OR.L	R0, R0, R3
0x320C	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_Sprintf.c, 249 :: 		
0x3210	0x4413C010  ADD.L	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 250 :: 		
; f end address is: 4 (R1)
0x3214	0x4470C000  MOVE.L	R7, R1
0x3218	0x00300C9C  JMP	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
; f start address is: 28 (R7)
0x321C	0x44004045  OR.L	R0, R0, #4
0x3220	0x4400400D  BEXTU.L	R0, R0, #0
;__Lib_Sprintf.c, 254 :: 		
0x3224	0x4413C010  ADD.L	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 255 :: 		
; f end address is: 4 (R1)
0x3228	0x4470C000  MOVE.L	R7, R1
0x322C	0x00300C9C  JMP	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
; f start address is: 28 (R7)
0x3230	0xC8338000  LPMI.B	R3, R7, #0
0x3234	0x59E1C2D2  CMP.B	R3, #45
0x3238	0x00280C71  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf18
0x323C	0xC8338000  LPMI.B	R3, R7, #0
0x3240	0x59E1C202  CMP.B	R3, #32
0x3244	0x00280C77  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf19
0x3248	0xC8338000  LPMI.B	R3, R7, #0
0x324C	0x59E1C2B2  CMP.B	R3, #43
0x3250	0x00280C7C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf20
0x3254	0xC8338000  LPMI.B	R3, R7, #0
0x3258	0x59E1C232  CMP.B	R3, #35
0x325C	0x00280C81  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf21
0x3260	0xC8338000  LPMI.B	R3, R7, #0
0x3264	0x59E1C302  CMP.B	R3, #48
0x3268	0x00280C87  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x326C	0x00300C9D  JMP	L___Lib_Sprintf__doprntf14
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
; f start address is: 28 (R7)
; flag start address is: 0 (R0)
0x3270	0x00300C70  JMP	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x3274	0x44304024  AND.L	R3, R0, #2
0x3278	0x5BE1C002  CMP.S	R3, #0
0x327C	0x00280CA4  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf354
;__Lib_Sprintf.c, 260 :: 		
0x3280	0x44007FE4  AND.L	R0, R0, #-2
0x3284	0x4400400D  BEXTU.L	R0, R0, #0
; flag end address is: 0 (R0)
0x3288	0x4480400D  BEXTU.L	R8, R0, #0
0x328C	0x00300CA5  JMP	L___Lib_Sprintf__doprntf23
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 259 :: 		
0x3290	0x4480400D  BEXTU.L	R8, R0, #0
;__Lib_Sprintf.c, 260 :: 		
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
; flag start address is: 32 (R8)
0x3294	0x44344084  AND.L	R3, R8, #8
0x3298	0x5BE1C002  CMP.S	R3, #0
0x329C	0x00280CAB  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf355
;__Lib_Sprintf.c, 262 :: 		
0x32A0	0x44847FB4  AND.L	R8, R8, #-5
0x32A4	0x4484400D  BEXTU.L	R8, R8, #0
; flag end address is: 32 (R8)
0x32A8	0x00300CAB  JMP	L___Lib_Sprintf__doprntf24
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 261 :: 		
;__Lib_Sprintf.c, 262 :: 		
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
; flag start address is: 32 (R8)
0x32AC	0xC8338000  LPMI.B	R3, R7, #0
0x32B0	0x4401D00D  BEXTU.L	R0, R3, #256
0x32B4	0x0034071C  CALL	_isdigit+0
0x32B8	0x5BE04002  CMP.S	R0, #0
0x32BC	0x00280CCB  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf25
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 264 :: 		
; width start address is: 0 (R0)
0x32C0	0x64000000  LDK.L	R0, #0
; width end address is: 0 (R0)
; f end address is: 28 (R7)
0x32C4	0x4413C000  MOVE.L	R1, R7
;__Lib_Sprintf.c, 265 :: 		
0x32C8	0x00300CB5  JMP	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 267 :: 		
0x32CC	0x4403C00C  BEXTS.L	R0, R7, #0
0x32D0	0x4414C000  MOVE.L	R1, R9
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; width start address is: 28 (R7)
; width start address is: 0 (R0)
; f start address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; f start address is: 4 (R1)
0x32D4	0xF47040A8  MUL.L	R7, R0, #10
0x32D8	0x4473C00C  BEXTS.L	R7, R7, #0
; width end address is: 0 (R0)
0x32DC	0xC8308000  LPMI.B	R3, R1, #0
0x32E0	0x44738030  ADD.L	R7, R7, R3
0x32E4	0x4473C00C  BEXTS.L	R7, R7, #0
0x32E8	0x4473C302  SUB.L	R7, R7, #48
0x32EC	0x4473C00C  BEXTS.L	R7, R7, #0
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x32F0	0x4430C010  ADD.L	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 36 (R9)
0x32F4	0x4491C000  MOVE.L	R9, R3
; f end address is: 36 (R9)
;__Lib_Sprintf.c, 267 :: 		
0x32F8	0xC8318000  LPMI.B	R3, R3, #0
0x32FC	0x4401D00D  BEXTU.L	R0, R3, #256
0x3300	0x0034071C  CALL	_isdigit+0
0x3304	0x5BE04002  CMP.S	R0, #0
0x3308	0x00200CB3  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf356
; f end address is: 36 (R9)
; flag end address is: 32 (R8)
; width end address is: 28 (R7)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 268 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; width start address is: 28 (R7)
; flag start address is: 32 (R8)
; f start address is: 36 (R9)
0x330C	0xB5F28000  STI.L	SP, #0, R5
; f end address is: 36 (R9)
; width end address is: 28 (R7)
0x3310	0x44514000  MOVE.L	R5, R2
0x3314	0x4413400C  BEXTS.L	R1, R6, #0
0x3318	0x4464400D  BEXTU.L	R6, R8, #0
0x331C	0x4444C000  MOVE.L	R4, R9
0x3320	0x4403C00C  BEXTS.L	R0, R7, #0
0x3324	0xAC2F8000  LDI.L	R2, SP, #0
0x3328	0x00300CDD  JMP	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; f start address is: 28 (R7)
; width start address is: 16 (R4)
0x332C	0xC8338000  LPMI.B	R3, R7, #0
0x3330	0x59E1C2A2  CMP.B	R3, #42
0x3334	0x00200CD6  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf357
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 271 :: 		
0x3338	0xAC428000  LDI.L	R4, R5, #0
0x333C	0x44324040  ADD.L	R3, R4, #4
0x3340	0xB4518000  STI.L	R5, #0, R3
0x3344	0xAA020000  LDI.S	R0, R4, #0
0x3348	0x4400400C  BEXTS.L	R0, R0, #0
; width start address is: 0 (R0)
;__Lib_Sprintf.c, 272 :: 		
0x334C	0x4413C010  ADD.L	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
; width end address is: 0 (R0)
; f end address is: 4 (R1)
0x3350	0x4440C000  MOVE.L	R4, R1
;__Lib_Sprintf.c, 273 :: 		
0x3354	0x00300CD8  JMP	L___Lib_Sprintf__doprntf30
L___Lib_Sprintf__doprntf357:
;__Lib_Sprintf.c, 270 :: 		
0x3358	0x4402400C  BEXTS.L	R0, R4, #0
0x335C	0x4443C000  MOVE.L	R4, R7
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
; f start address is: 16 (R4)
; width start address is: 0 (R0)
0x3360	0xB5F28000  STI.L	SP, #0, R5
; width end address is: 0 (R0)
; f end address is: 16 (R4)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x3364	0x44514000  MOVE.L	R5, R2
0x3368	0x4413400C  BEXTS.L	R1, R6, #0
0x336C	0x4464400D  BEXTU.L	R6, R8, #0
0x3370	0xAC2F8000  LDI.L	R2, SP, #0
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; width start address is: 0 (R0)
; f start address is: 16 (R4)
; flag start address is: 24 (R6)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 20 (R5)
0x3374	0xC8320000  LPMI.B	R3, R4, #0
0x3378	0x59E1C2E2  CMP.B	R3, #46
0x337C	0x00200D13  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x3380	0x44324010  ADD.L	R3, R4, #1
; f end address is: 16 (R4)
; f start address is: 28 (R7)
0x3384	0x4471C000  MOVE.L	R7, R3
0x3388	0xC8318000  LPMI.B	R3, R3, #0
0x338C	0x59E1C2A2  CMP.B	R3, #42
0x3390	0x00200CF1  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x3394	0xAC410000  LDI.L	R4, R2, #0
0x3398	0x44324040  ADD.L	R3, R4, #4
0x339C	0xB4218000  STI.L	R2, #0, R3
0x33A0	0xAA420000  LDI.S	R4, R4, #0
0x33A4	0x4442400C  BEXTS.L	R4, R4, #0
; prec start address is: 16 (R4)
;__Lib_Sprintf.c, 277 :: 		
0x33A8	0x4433C010  ADD.L	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 12 (R3)
;__Lib_Sprintf.c, 278 :: 		
0x33AC	0xB5F28000  STI.L	SP, #0, R5
; prec end address is: 16 (R4)
; f end address is: 12 (R3)
0x33B0	0x4451C000  MOVE.L	R5, R3
0x33B4	0x4433400D  BEXTU.L	R3, R6, #0
0x33B8	0x4462400C  BEXTS.L	R6, R4, #0
0x33BC	0xAC4F8000  LDI.L	R4, SP, #0
0x33C0	0x00300D0B  JMP	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
; f start address is: 28 (R7)
; prec start address is: 12 (R3)
0x33C4	0x64300000  LDK.L	R3, #0
; width end address is: 0 (R0)
; flag end address is: 24 (R6)
; pb end address is: 20 (R5)
; prec end address is: 12 (R3)
; ccnt end address is: 4 (R1)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
0x33C8	0x44A0400C  BEXTS.L	R10, R0, #0
0x33CC	0x4493400D  BEXTU.L	R9, R6, #0
0x33D0	0x4463C000  MOVE.L	R6, R7
0x33D4	0x4471C00C  BEXTS.L	R7, R3, #0
0x33D8	0x4480C00C  BEXTS.L	R8, R1, #0
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; prec start address is: 28 (R7)
; f start address is: 24 (R6)
; pb start address is: 20 (R5)
; ap start address is: 8 (R2)
; ccnt start address is: 32 (R8)
; flag start address is: 36 (R9)
; width start address is: 40 (R10)
0x33DC	0xC8330000  LPMI.B	R3, R6, #0
0x33E0	0x4401D00D  BEXTU.L	R0, R3, #256
0x33E4	0x0034071C  CALL	_isdigit+0
0x33E8	0x5BE04002  CMP.S	R0, #0
0x33EC	0x00280D05  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x33F0	0xF473C0A8  MUL.L	R7, R7, #10
0x33F4	0x4473C00C  BEXTS.L	R7, R7, #0
; prec end address is: 28 (R7)
0x33F8	0xC8330000  LPMI.B	R3, R6, #0
0x33FC	0x44738030  ADD.L	R7, R7, R3
0x3400	0x4473C00C  BEXTS.L	R7, R7, #0
0x3404	0x4473C302  SUB.L	R7, R7, #48
0x3408	0x4473C00C  BEXTS.L	R7, R7, #0
; prec start address is: 28 (R7)
0x340C	0x44634010  ADD.L	R6, R6, #1
0x3410	0x00300CF7  JMP	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x3414	0x4442C000  MOVE.L	R4, R5
; flag end address is: 36 (R9)
; prec end address is: 28 (R7)
; pb end address is: 20 (R5)
; ccnt end address is: 32 (R8)
; f end address is: 24 (R6)
; ap end address is: 8 (R2)
0x3418	0x44534000  MOVE.L	R5, R6
0x341C	0x4463C00C  BEXTS.L	R6, R7, #0
0x3420	0x4414400C  BEXTS.L	R1, R8, #0
0x3424	0x4434C00D  BEXTU.L	R3, R9, #0
0x3428	0x4405400C  BEXTS.L	R0, R10, #0
L___Lib_Sprintf__doprntf33:
; width end address is: 40 (R10)
; width start address is: 0 (R0)
; flag start address is: 12 (R3)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 24 (R6)
0x342C	0x4500400C  BEXTS.L	R16, R0, #0
; flag end address is: 12 (R3)
; prec end address is: 24 (R6)
; pb end address is: 16 (R4)
; f end address is: 20 (R5)
0x3430	0x4403400C  BEXTS.L	R0, R6, #0
0x3434	0x4510C00C  BEXTS.L	R17, R1, #0
0x3438	0x4412C000  MOVE.L	R1, R5
0x343C	0x4451C00D  BEXTU.L	R5, R3, #0
0x3440	0x45214000  MOVE.L	R18, R2
0x3444	0x45324000  MOVE.L	R19, R4
0x3448	0x00300D1E  JMP	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 20 (R5)
; prec start address is: 28 (R7)
; flag start address is: 24 (R6)
; f start address is: 16 (R4)
0x344C	0x64700000  LDK.L	R7, #0
;__Lib_Sprintf.c, 286 :: 		
0x3450	0x64301000  LDK.L	R3, #4096
0x3454	0x44630035  OR.L	R6, R6, R3
0x3458	0x4463400D  BEXTU.L	R6, R6, #0
; width end address is: 0 (R0)
; f end address is: 16 (R4)
; flag end address is: 24 (R6)
; prec end address is: 28 (R7)
; pb end address is: 20 (R5)
; ccnt end address is: 4 (R1)
; ap end address is: 8 (R2)
0x345C	0x4500400C  BEXTS.L	R16, R0, #0
0x3460	0x4403C00C  BEXTS.L	R0, R7, #0
0x3464	0x4510C00C  BEXTS.L	R17, R1, #0
0x3468	0x44124000  MOVE.L	R1, R4
0x346C	0x45214000  MOVE.L	R18, R2
0x3470	0x4532C000  MOVE.L	R19, R5
0x3474	0x4453400D  BEXTU.L	R5, R6, #0
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; pb start address is: 76 (R19)
; ap start address is: 72 (R18)
; ccnt start address is: 68 (R17)
; f start address is: 4 (R1)
; width start address is: 64 (R16)
; width start address is: 64 (R16)
; width end address is: 64 (R16)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; width start address is: 64 (R16)
; f start address is: 80 (R20)
; width end address is: 64 (R16)
; f start address is: 4 (R1)
; ccnt start address is: 68 (R17)
; ccnt end address is: 68 (R17)
; ap start address is: 72 (R18)
; ap end address is: 72 (R18)
; pb start address is: 76 (R19)
; pb end address is: 76 (R19)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
; flag start address is: 20 (R5)
0x3478	0x4440C000  MOVE.L	R4, R1
0x347C	0x4540C010  ADD.L	R20, R1, #1
; f end address is: 4 (R1)
; f start address is: 80 (R20)
; f end address is: 80 (R20)
0x3480	0xC8320000  LPMI.B	R3, R4, #0
0x3484	0xB1F18010  STI.B	SP, #16, R3
0x3488	0x00300DD4  JMP	L___Lib_Sprintf__doprntf37
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
; ccnt start address is: 68 (R17)
0x348C	0x4408C00C  BEXTS.L	R0, R17, #0
; ccnt end address is: 68 (R17)
0x3490	0x00301430  JMP	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x3494	0x4452C105  OR.L	R5, R5, #16
0x3498	0x4452C00D  BEXTU.L	R5, R5, #0
;__Lib_Sprintf.c, 299 :: 		
0x349C	0x441A4000  MOVE.L	R1, R20
0x34A0	0x00300D1E  JMP	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x34A4	0x64300400  LDK.L	R3, #1024
0x34A8	0x45528035  OR.L	R21, R5, R3
0x34AC	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 20 (R5)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 315 :: 		
; flag end address is: 84 (R21)
0x34B0	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
; flag start address is: 20 (R5)
0x34B4	0x4412C205  OR.L	R1, R5, #32
0x34B8	0x4410C00D  BEXTU.L	R1, R1, #0
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 319 :: 		
0x34BC	0x00300D31  JMP	L___Lib_Sprintf__doprntf44
L___Lib_Sprintf__doprntf358:
;__Lib_Sprintf.c, 380 :: 		
0x34C0	0x4412C00D  BEXTU.L	R1, R5, #0
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
; flag start address is: 4 (R1)
0x34C4	0x4550D005  OR.L	R21, R1, #256
0x34C8	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 4 (R1)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 321 :: 		
; flag end address is: 84 (R21)
0x34CC	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
; flag start address is: 20 (R5)
0x34D0	0x64300200  LDK.L	R3, #512
0x34D4	0x45528035  OR.L	R21, R5, R3
0x34D8	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 20 (R5)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 324 :: 		
; flag end address is: 84 (R21)
0x34DC	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
; flag start address is: 20 (R5)
0x34E0	0x4552C405  OR.L	R21, R5, #64
0x34E4	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 20 (R5)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 328 :: 		
; flag end address is: 84 (R21)
0x34E8	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
; flag start address is: 20 (R5)
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x34EC	0x4552C00D  BEXTU.L	R21, R5, #0
0x34F0	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x34F4	0x4412C205  OR.L	R1, R5, #32
0x34F8	0x4410C00D  BEXTU.L	R1, R1, #0
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 338 :: 		
0x34FC	0x00300D41  JMP	L___Lib_Sprintf__doprntf51
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 380 :: 		
0x3500	0x4412C00D  BEXTU.L	R1, R5, #0
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
; flag start address is: 4 (R1)
0x3504	0x4550C805  OR.L	R21, R1, #128
0x3508	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 4 (R1)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 340 :: 		
; flag end address is: 84 (R21)
0x350C	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
; flag start address is: 20 (R5)
0x3510	0xAC490000  LDI.L	R4, R18, #0
0x3514	0x44324040  ADD.L	R3, R4, #4
0x3518	0xB5218000  STI.L	R18, #0, R3
0x351C	0xAC320000  LDI.L	R3, R4, #0
0x3520	0xB5F1801C  STI.L	SP, #28, R3
;__Lib_Sprintf.c, 347 :: 		
0x3524	0x5DE1C002  CMP.L	R3, #0
0x3528	0x00200D4D  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x352C	0x6430001D  LDK.L	R3, #?lstr1___Lib_Sprintf+0
0x3530	0xB5F1801C  STI.L	SP, #28, R3
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x3534	0x64300000  LDK.L	R3, #0
0x3538	0xB3F18020  STI.S	SP, #32, R3
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
0x353C	0x4488400C  BEXTS.L	R8, R16, #0
0x3540	0x4478C00C  BEXTS.L	R7, R17, #0
0x3544	0x44694000  MOVE.L	R6, R18
0x3548	0x4422C00D  BEXTU.L	R2, R5, #0
0x354C	0x4459C000  MOVE.L	R5, R19
0x3550	0x441A4000  MOVE.L	R1, R20
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 0 (R0)
; pb start address is: 20 (R5)
; ap start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; width start address is: 32 (R8)
0x3554	0xAA4F8020  LDI.S	R4, SP, #32
0x3558	0xAC3F801C  LDI.L	R3, SP, #28
0x355C	0x44318040  ADD.L	R3, R3, R4
0x3560	0xA8318000  LDI.B	R3, R3, #0
0x3564	0x59E1C002  CMP.B	R3, #0
0x3568	0x00280D5F  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x356C	0xAA3F8020  LDI.S	R3, SP, #32
0x3570	0x4431C010  ADD.L	R3, R3, #1
0x3574	0xB3F18020  STI.S	SP, #32, R3
0x3578	0x00300D55  JMP	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x357C	0x4442C000  MOVE.L	R4, R5
; ccnt end address is: 28 (R7)
; pb end address is: 20 (R5)
; flag end address is: 8 (R2)
; prec end address is: 0 (R0)
; width end address is: 32 (R8)
; f end address is: 4 (R1)
0x3580	0x4450C000  MOVE.L	R5, R1
0x3584	0x4413C00C  BEXTS.L	R1, R7, #0
0x3588	0x4470400C  BEXTS.L	R7, R0, #0
0x358C	0x4401400D  BEXTU.L	R0, R2, #0
0x3590	0x44234000  MOVE.L	R2, R6
0x3594	0x4464400C  BEXTS.L	R6, R8, #0
____doprntf_dostring:
; ap end address is: 24 (R6)
;__Lib_Sprintf.c, 353 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; prec start address is: 28 (R7)
; flag start address is: 0 (R0)
; f start address is: 20 (R5)
0x3598	0x5BE3C002  CMP.S	R7, #0
0x359C	0x00280D6C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf318
0x35A0	0xAA3F8020  LDI.S	R3, SP, #32
0x35A4	0x5BE38032  CMP.S	R7, R3
0x35A8	0x00600D6C  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x35AC	0xB3F38020  STI.S	SP, #32, R7
; prec end address is: 28 (R7)
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x35B0	0xAA3F8020  LDI.S	R3, SP, #32
0x35B4	0x5BE30032  CMP.S	R6, R3
0x35B8	0x01A00D73  JMPC	R30, A, #0, L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x35BC	0xAA3F8020  LDI.S	R3, SP, #32
0x35C0	0x44630032  SUB.L	R6, R6, R3
0x35C4	0x4463400C  BEXTS.L	R6, R6, #0
; width end address is: 24 (R6)
0x35C8	0x00300D74  JMP	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
; width start address is: 24 (R6)
0x35CC	0x64600000  LDK.L	R6, #0
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
; width start address is: 24 (R6)
0x35D0	0x44304084  AND.L	R3, R0, #8
0x35D4	0x4431C00D  BEXTU.L	R3, R3, #0
0x35D8	0x5BE1C002  CMP.S	R3, #0
0x35DC	0x00200D8E  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf360
; width end address is: 24 (R6)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x35E0	0x44724000  MOVE.L	R7, R4
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; width start address is: 24 (R6)
; f start address is: 20 (R5)
; flag start address is: 0 (R0)
; pb start address is: 28 (R7)
; ap start address is: 8 (R2)
; ccnt start address is: 4 (R1)
0x35E4	0x4443400C  BEXTS.L	R4, R6, #0
0x35E8	0x44634012  SUB.L	R6, R6, #1
0x35EC	0x4463400C  BEXTS.L	R6, R6, #0
0x35F0	0x5BE24002  CMP.S	R4, #0
0x35F4	0x00280D84  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x35F8	0x64300020  LDK.L	R3, #32
0x35FC	0xB0718000  STI.B	R7, #0, R3
0x3600	0x4473C010  ADD.L	R7, R7, #1
0x3604	0x4410C010  ADD.L	R1, R1, #1
0x3608	0x4410C00C  BEXTS.L	R1, R1, #0
0x360C	0x00300D79  JMP	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
0x3610	0xB3F30000  STI.S	SP, #0, R6
; pb end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x3614	0xB5F10004  STI.L	SP, #4, R2
0x3618	0x4422C000  MOVE.L	R2, R5
0x361C	0x4450400D  BEXTU.L	R5, R0, #0
0x3620	0x4400C00C  BEXTS.L	R0, R1, #0
0x3624	0x4463C000  MOVE.L	R6, R7
0x3628	0xAC1F8004  LDI.L	R1, SP, #4
0x362C	0xAA7F8000  LDI.S	R7, SP, #0
0x3630	0x4473C00C  BEXTS.L	R7, R7, #0
0x3634	0x00300D95  JMP	L___Lib_Sprintf__doprntf61
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 359 :: 		
0x3638	0xB3F00000  STI.S	SP, #0, R0
0x363C	0x4473400C  BEXTS.L	R7, R6, #0
0x3640	0x44624000  MOVE.L	R6, R4
0x3644	0x4400C00C  BEXTS.L	R0, R1, #0
0x3648	0x44114000  MOVE.L	R1, R2
0x364C	0x4422C000  MOVE.L	R2, R5
0x3650	0xAA5F8000  LDI.S	R5, SP, #0
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; width start address is: 28 (R7)
; f start address is: 8 (R2)
; flag start address is: 20 (R5)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
; ap end address is: 4 (R1)
; f end address is: 8 (R2)
; width end address is: 28 (R7)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf64:
; ccnt start address is: 0 (R0)
; ap start address is: 4 (R1)
; pb start address is: 24 (R6)
; flag start address is: 20 (R5)
; f start address is: 8 (R2)
; width start address is: 28 (R7)
0x3654	0xAA4F8020  LDI.S	R4, SP, #32
0x3658	0xAA3F8020  LDI.S	R3, SP, #32
0x365C	0x4431C012  SUB.L	R3, R3, #1
0x3660	0xB3F18020  STI.S	SP, #32, R3
0x3664	0x5BE24002  CMP.S	R4, #0
0x3668	0x00280DA5  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x366C	0xAC3F801C  LDI.L	R3, SP, #28
0x3670	0xA8318000  LDI.B	R3, R3, #0
0x3674	0xB0618000  STI.B	R6, #0, R3
0x3678	0x44634010  ADD.L	R6, R6, #1
0x367C	0xAC3F801C  LDI.L	R3, SP, #28
0x3680	0x4431C010  ADD.L	R3, R3, #1
0x3684	0xB5F1801C  STI.L	SP, #28, R3
0x3688	0x44004010  ADD.L	R0, R0, #1
0x368C	0x4400400C  BEXTS.L	R0, R0, #0
0x3690	0x00300D95  JMP	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
0x3694	0x4432C084  AND.L	R3, R5, #8
; flag end address is: 20 (R5)
0x3698	0x5BE1C002  CMP.S	R3, #0
0x369C	0x00280DBA  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf361
; ap end address is: 4 (R1)
; f end address is: 8 (R2)
; width end address is: 28 (R7)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x36A0	0x4453C00C  BEXTS.L	R5, R7, #0
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; width start address is: 20 (R5)
; width start address is: 20 (R5)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x36A4	0x4442C00C  BEXTS.L	R4, R5, #0
0x36A8	0x4452C012  SUB.L	R5, R5, #1
0x36AC	0x4452C00C  BEXTS.L	R5, R5, #0
; width end address is: 20 (R5)
0x36B0	0x5BE24002  CMP.S	R4, #0
0x36B4	0x00280DB4  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf68
; width end address is: 20 (R5)
;__Lib_Sprintf.c, 367 :: 		
; width start address is: 20 (R5)
0x36B8	0x64300020  LDK.L	R3, #32
0x36BC	0xB0618000  STI.B	R6, #0, R3
0x36C0	0x44634010  ADD.L	R6, R6, #1
0x36C4	0x44004010  ADD.L	R0, R0, #1
0x36C8	0x4400400C  BEXTS.L	R0, R0, #0
; width end address is: 20 (R5)
0x36CC	0x00300DA9  JMP	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
0x36D0	0xB5F10000  STI.L	SP, #0, R2
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x36D4	0x44234000  MOVE.L	R2, R6
0x36D8	0x4460400C  BEXTS.L	R6, R0, #0
0x36DC	0x4450C000  MOVE.L	R5, R1
0x36E0	0xAC0F8000  LDI.L	R0, SP, #0
0x36E4	0x00300DBF  JMP	L___Lib_Sprintf__doprntf66
; ap end address is: 4 (R1)
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 365 :: 		
0x36E8	0xB5F30000  STI.L	SP, #0, R6
0x36EC	0x4460400C  BEXTS.L	R6, R0, #0
0x36F0	0x44014000  MOVE.L	R0, R2
0x36F4	0x4450C000  MOVE.L	R5, R1
0x36F8	0xAC2F8000  LDI.L	R2, SP, #0
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; f end address is: 0 (R0)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x36FC	0x00300C5E  JMP	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
0x3700	0xAC490000  LDI.L	R4, R18, #0
0x3704	0x44324040  ADD.L	R3, R4, #4
0x3708	0xB5218000  STI.L	R18, #0, R3
0x370C	0xAA320000  LDI.S	R3, R4, #0
0x3710	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x3714	0x443FC100  ADD.L	R3, SP, #16
0x3718	0xB5F1801C  STI.L	SP, #28, R3
;__Lib_Sprintf.c, 373 :: 		
0x371C	0x64300001  LDK.L	R3, #1
0x3720	0xB3F18020  STI.S	SP, #32, R3
;__Lib_Sprintf.c, 374 :: 		
0x3724	0x4470400C  BEXTS.L	R7, R0, #0
0x3728	0x4402C00D  BEXTU.L	R0, R5, #0
0x372C	0x445A4000  MOVE.L	R5, R20
0x3730	0x4449C000  MOVE.L	R4, R19
0x3734	0x44294000  MOVE.L	R2, R18
0x3738	0x4418C00C  BEXTS.L	R1, R17, #0
0x373C	0x4468400C  BEXTS.L	R6, R16, #0
0x3740	0x00300D66  JMP	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x3744	0x4552CC05  OR.L	R21, R5, #192
0x3748	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 20 (R5)
; flag start address is: 84 (R21)
;__Lib_Sprintf.c, 378 :: 		
; flag end address is: 84 (R21)
0x374C	0x00300E05  JMP	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
; flag start address is: 20 (R5)
0x3750	0xA83F8010  LDI.B	R3, SP, #16
0x3754	0x59E1C002  CMP.B	R3, #0
0x3758	0x00280D23  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf39
0x375C	0xA83F8010  LDI.B	R3, SP, #16
0x3760	0x59E1C6C2  CMP.B	R3, #108
0x3764	0x00280D25  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf40
0x3768	0xA83F8010  LDI.B	R3, SP, #16
0x376C	0x59E1C4C2  CMP.B	R3, #76
0x3770	0x00280D25  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf41
0x3774	0xA83F8010  LDI.B	R3, SP, #16
0x3778	0x59E1C662  CMP.B	R3, #102
0x377C	0x00280D29  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf42
0x3780	0xA83F8010  LDI.B	R3, SP, #16
0x3784	0x59E1C452  CMP.B	R3, #69
0x3788	0x00280D2D  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf43
0x378C	0xA83F8010  LDI.B	R3, SP, #16
0x3790	0x59E1C652  CMP.B	R3, #101
0x3794	0x00280D30  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf358
0x3798	0xA83F8010  LDI.B	R3, SP, #16
0x379C	0x59E1C672  CMP.B	R3, #103
0x37A0	0x00280D34  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf45
0x37A4	0xA83F8010  LDI.B	R3, SP, #16
0x37A8	0x59E1C6F2  CMP.B	R3, #111
0x37AC	0x00280D38  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf46
0x37B0	0xA83F8010  LDI.B	R3, SP, #16
0x37B4	0x59E1C642  CMP.B	R3, #100
0x37B8	0x00280D3B  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf47
0x37BC	0xA83F8010  LDI.B	R3, SP, #16
0x37C0	0x59E1C692  CMP.B	R3, #105
0x37C4	0x00280D3B  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf48
0x37C8	0xA83F8010  LDI.B	R3, SP, #16
0x37CC	0x59E1C702  CMP.B	R3, #112
0x37D0	0x00280D3D  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf49
0x37D4	0xA83F8010  LDI.B	R3, SP, #16
0x37D8	0x59E1C582  CMP.B	R3, #88
0x37DC	0x00280D3D  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf50
0x37E0	0xA83F8010  LDI.B	R3, SP, #16
0x37E4	0x59E1C782  CMP.B	R3, #120
0x37E8	0x00280D40  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf359
0x37EC	0xA83F8010  LDI.B	R3, SP, #16
0x37F0	0x59E1C732  CMP.B	R3, #115
0x37F4	0x00280D44  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf52
0x37F8	0xA83F8010  LDI.B	R3, SP, #16
0x37FC	0x59E1C632  CMP.B	R3, #99
0x3800	0x00280DC0  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf69
0x3804	0xA83F8010  LDI.B	R3, SP, #16
0x3808	0x59E1C752  CMP.B	R3, #117
0x380C	0x00280DD1  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf71
0x3810	0x00300DC5  JMP	L___Lib_Sprintf__doprntf70
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
; flag start address is: 84 (R21)
0x3814	0x64300700  LDK.L	R3, #1792
0x3818	0x443A8034  AND.L	R3, R21, R3
0x381C	0x5BE1C002  CMP.S	R3, #0
0x3820	0x00281217  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x3824	0x64301000  LDK.L	R3, #4096
0x3828	0x443A8034  AND.L	R3, R21, R3
0x382C	0x5BE1C002  CMP.S	R3, #0
0x3830	0x00280E10  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf362
;__Lib_Sprintf.c, 384 :: 		
0x3834	0x64000006  LDK.L	R0, #6
; prec end address is: 0 (R0)
0x3838	0x4560400C  BEXTS.L	R22, R0, #0
0x383C	0x00300E11  JMP	L___Lib_Sprintf__doprntf73
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 383 :: 		
0x3840	0x4560400C  BEXTS.L	R22, R0, #0
;__Lib_Sprintf.c, 384 :: 		
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
; prec start address is: 88 (R22)
0x3844	0xAC490000  LDI.L	R4, R18, #0
0x3848	0x44324040  ADD.L	R3, R4, #4
0x384C	0xB5218000  STI.L	R18, #0, R3
0x3850	0xAC420000  LDI.L	R4, R4, #0
0x3854	0xB5F20014  STI.L	SP, #20, R4
;__Lib_Sprintf.c, 386 :: 		
0x3858	0x64600000  LDK.L	R6, #0
0x385C	0x003406C0  CALL	__Compare_FP+0
0x3860	0x64000000  LDK.L	R0, #0
0x3864	0x01280E1B  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf416
0x3868	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf416:
0x386C	0x5DE04002  CMP.L	R0, #0
0x3870	0x00280E24  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf363
;__Lib_Sprintf.c, 387 :: 		
0x3874	0xAC4F8014  LDI.L	R4, SP, #20
0x3878	0x6C301432  LPM.L	R3, $+6224
0x387C	0x44320036  XOR.L	R3, R4, R3
0x3880	0xB5F18014  STI.L	SP, #20, R3
;__Lib_Sprintf.c, 388 :: 		
0x3884	0x455AC035  OR.L	R21, R21, #3
0x3888	0x455AC00D  BEXTU.L	R21, R21, #0
; flag end address is: 84 (R21)
;__Lib_Sprintf.c, 389 :: 		
0x388C	0x00300E24  JMP	L___Lib_Sprintf__doprntf74
L___Lib_Sprintf__doprntf363:
;__Lib_Sprintf.c, 386 :: 		
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
; flag start address is: 84 (R21)
0x3890	0x64300000  LDK.L	R3, #0
0x3894	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 391 :: 		
0x3898	0xAC4F8014  LDI.L	R4, SP, #20
0x389C	0x64600000  LDK.L	R6, #0
0x38A0	0x003406C0  CALL	__Compare_FP+0
0x38A4	0x64000000  LDK.L	R0, #0
0x38A8	0x00280E2C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf417
0x38AC	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf417:
0x38B0	0x5DE04002  CMP.L	R0, #0
0x38B4	0x00280E68  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x38B8	0x444FC180  ADD.L	R4, SP, #24
0x38BC	0x443FC140  ADD.L	R3, SP, #20
0x38C0	0xAC318000  LDI.L	R3, R3, #0
0x38C4	0x4431C179  LSHR.L	R3, R3, #23
0x38C8	0x4431CFF4  AND.L	R3, R3, #255
0x38CC	0x4431C7E2  SUB.L	R3, R3, #126
0x38D0	0xB2418000  STI.S	R4, #0, R3
;__Lib_Sprintf.c, 393 :: 		
0x38D4	0xAA3F8018  LDI.S	R3, SP, #24
0x38D8	0x4431C00C  BEXTS.L	R3, R3, #0
0x38DC	0x4431C012  SUB.L	R3, R3, #1
0x38E0	0x4431C00C  BEXTS.L	R3, R3, #0
0x38E4	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 394 :: 		
0x38E8	0xF431C038  MUL.L	R3, R3, #3
0x38EC	0x4431C00C  BEXTS.L	R3, R3, #0
0x38F0	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 395 :: 		
0x38F4	0xF431C0A2  DIV.L	R3, R3, #10
0x38F8	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 396 :: 		
0x38FC	0x5BE1C002  CMP.S	R3, #0
0x3900	0x01280E45  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x3904	0xAA3F8018  LDI.S	R3, SP, #24
0x3908	0x4431C00C  BEXTS.L	R3, R3, #0
0x390C	0x4431C012  SUB.L	R3, R3, #1
0x3910	0xB3F18018  STI.S	SP, #24, R3
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x3914	0xAA4F8018  LDI.S	R4, SP, #24
0x3918	0x4442400C  BEXTS.L	R4, R4, #0
0x391C	0x64300000  LDK.L	R3, #0
0x3920	0x44318042  SUB.L	R3, R3, R4
0x3924	0x4401D00C  BEXTS.L	R0, R3, #256
0x3928	0x00340541  CALL	__Lib_Sprintf_scale+0
0x392C	0xAC4F8014  LDI.L	R4, SP, #20
0x3930	0x44604000  MOVE.L	R6, R0
0x3934	0x0034077D  CALL	__Mul_FP+0
0x3938	0xB5F0001C  STI.L	SP, #28, R0
;__Lib_Sprintf.c, 399 :: 		
0x393C	0x6C601433  LPM.L	R6, $+6032
0x3940	0xAC4F801C  LDI.L	R4, SP, #28
0x3944	0x003406C0  CALL	__Compare_FP+0
0x3948	0x64000000  LDK.L	R0, #0
0x394C	0x01280E55  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf418
0x3950	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf418:
0x3954	0x5DE04002  CMP.L	R0, #0
0x3958	0x00280E5C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x395C	0xAA3F8018  LDI.S	R3, SP, #24
0x3960	0x4431C00C  BEXTS.L	R3, R3, #0
0x3964	0x4431C012  SUB.L	R3, R3, #1
0x3968	0xB3F18018  STI.S	SP, #24, R3
0x396C	0x00300E68  JMP	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x3970	0x6C601434  LPM.L	R6, $+5984
0x3974	0xAC4F801C  LDI.L	R4, SP, #28
0x3978	0x003406C0  CALL	__Compare_FP+0
0x397C	0x64000000  LDK.L	R0, #0
0x3980	0x01200E62  JMPC	R30, GTE, #0, L___Lib_Sprintf__doprntf419
0x3984	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf419:
0x3988	0x5DE04002  CMP.L	R0, #0
0x398C	0x00280E68  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x3990	0xAA3F8018  LDI.S	R3, SP, #24
0x3994	0x4431C00C  BEXTS.L	R3, R3, #0
0x3998	0x4431C010  ADD.L	R3, R3, #1
0x399C	0xB3F18018  STI.S	SP, #24, R3
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x39A0	0xAA3F8018  LDI.S	R3, SP, #24
0x39A4	0x5BE1C002  CMP.S	R3, #0
0x39A8	0x01680E6E  JMPC	R30, GT, #1, L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x39AC	0x64300001  LDK.L	R3, #1
0x39B0	0xB1F18010  STI.B	SP, #16, R3
0x39B4	0x00300E70  JMP	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x39B8	0xA83F8018  LDI.B	R3, SP, #24
0x39BC	0xB1F18010  STI.B	SP, #16, R3
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x39C0	0x443AD004  AND.L	R3, R21, #256
0x39C4	0x4431C00D  BEXTU.L	R3, R3, #0
0x39C8	0x5BE1C002  CMP.S	R3, #0
0x39CC	0x00200E81  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf322
0x39D0	0x64300200  LDK.L	R3, #512
0x39D4	0x443A8034  AND.L	R3, R21, R3
0x39D8	0x5BE1C002  CMP.S	R3, #0
0x39DC	0x00280E80  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf321
0x39E0	0xAA3F8018  LDI.S	R3, SP, #24
0x39E4	0x5BE1FFC2  CMP.S	R3, #-4
0x39E8	0x01200E7F  JMPC	R30, GTE, #0, L___Lib_Sprintf__doprntf320
0x39EC	0xAA3F8018  LDI.S	R3, SP, #24
0x39F0	0x5BE18162  CMP.S	R3, R22
0x39F4	0x01280E7F  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf319
0x39F8	0x00300E80  JMP	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x39FC	0x00300E81  JMP	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x3A00	0x0030104C  JMP	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x3A04	0x5BEB4002  CMP.S	R22, #0
0x3A08	0x00280E8B  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf364
0x3A0C	0x64300200  LDK.L	R3, #512
0x3A10	0x443A8034  AND.L	R3, R21, R3
0x3A14	0x5BE1C002  CMP.S	R3, #0
0x3A18	0x00280E8C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf365
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x3A1C	0x440B4012  SUB.L	R0, R22, #1
0x3A20	0x4400400C  BEXTS.L	R0, R0, #0
; prec end address is: 88 (R22)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x3A24	0x4560400C  BEXTS.L	R22, R0, #0
;__Lib_Sprintf.c, 410 :: 		
0x3A28	0x00300E8B  JMP	L___Lib_Sprintf__doprntf324
L___Lib_Sprintf__doprntf364:
L___Lib_Sprintf__doprntf324:
; prec start address is: 88 (R22)
; prec end address is: 88 (R22)
0x3A2C	0x00300E8C  JMP	L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf365:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
; prec start address is: 88 (R22)
0x3A30	0x443B400D  BEXTU.L	R3, R22, #0
0x3A34	0x5BE1C082  CMP.S	R3, #8
0x3A38	0x01A00E92  JMPC	R30, A, #0, L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x3A3C	0x64300008  LDK.L	R3, #8
0x3A40	0xB1F18010  STI.B	SP, #16, R3
0x3A44	0x00300E93  JMP	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x3A48	0xB1FB0010  STI.B	SP, #16, R22
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x3A4C	0xAC4F8014  LDI.L	R4, SP, #20
0x3A50	0x64600000  LDK.L	R6, #0
0x3A54	0x003406C0  CALL	__Compare_FP+0
0x3A58	0x64000000  LDK.L	R0, #0
0x3A5C	0x00280E99  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf423
0x3A60	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf423:
0x3A64	0x5DE04002  CMP.L	R0, #0
0x3A68	0x00280EE3  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x3A6C	0xA80F8018  LDI.B	R0, SP, #24
0x3A70	0x4400500C  BEXTS.L	R0, R0, #256
0x3A74	0x00340541  CALL	__Lib_Sprintf_scale+0
0x3A78	0x44604000  MOVE.L	R6, R0
0x3A7C	0xAC4F8014  LDI.L	R4, SP, #20
0x3A80	0x003405B6  CALL	__Div_FP+0
0x3A84	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 418 :: 		
0x3A88	0xA84F8010  LDI.B	R4, SP, #16
0x3A8C	0x64300000  LDK.L	R3, #0
0x3A90	0x44318042  SUB.L	R3, R3, R4
0x3A94	0x4401D00C  BEXTS.L	R0, R3, #256
0x3A98	0x00340541  CALL	__Lib_Sprintf_scale+0
0x3A9C	0x44604000  MOVE.L	R6, R0
0x3AA0	0xAC4F8014  LDI.L	R4, SP, #20
0x3AA4	0x003405B6  CALL	__Div_FP+0
0x3AA8	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 419 :: 		
0x3AAC	0x44404000  MOVE.L	R4, R0
0x3AB0	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x3AB4	0x44404000  MOVE.L	R4, R0
0x3AB8	0x0034087A  CALL	__Unsigned32IntToFloat+0
0x3ABC	0x44604000  MOVE.L	R6, R0
0x3AC0	0xAC4F8014  LDI.L	R4, SP, #20
0x3AC4	0x00340725  CALL	__Sub_FP+0
0x3AC8	0x6C601435  LPM.L	R6, $+5644
0x3ACC	0x44404000  MOVE.L	R4, R0
0x3AD0	0x003406C0  CALL	__Compare_FP+0
0x3AD4	0x64000000  LDK.L	R0, #0
0x3AD8	0x01200EB8  JMPC	R30, GTE, #0, L___Lib_Sprintf__doprntf424
0x3ADC	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf424:
0x3AE0	0x5DE04002  CMP.L	R0, #0
0x3AE4	0x00280EBE  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x3AE8	0xAC4F8014  LDI.L	R4, SP, #20
0x3AEC	0x6C601435  LPM.L	R6, $+5608
0x3AF0	0x003400CB  CALL	__Add_FP+0
0x3AF4	0xB5F00014  STI.L	SP, #20, R0
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x3AF8	0xAC4F8014  LDI.L	R4, SP, #20
0x3AFC	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x3B00	0xA83F8010  LDI.B	R3, SP, #16
0x3B04	0x4431C010  ADD.L	R3, R3, #1
0x3B08	0x4431C00C  BEXTS.L	R3, R3, #0
0x3B0C	0x4441C028  ASHL.L	R4, R3, #2
0x3B10	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x3B14	0x44318040  ADD.L	R3, R3, R4
0x3B18	0xCC318000  LPMI.L	R3, R3, #0
0x3B1C	0x5DE00032  CMP.L	R0, R3
0x3B20	0x00680ED2  JMPC	R30, C, #1, L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x3B24	0xAC4F8014  LDI.L	R4, SP, #20
0x3B28	0x6C601436  LPM.L	R6, $+5552
0x3B2C	0x0034077D  CALL	__Mul_FP+0
0x3B30	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 423 :: 		
0x3B34	0xAA3F8018  LDI.S	R3, SP, #24
0x3B38	0x4431C00C  BEXTS.L	R3, R3, #0
0x3B3C	0x4431C010  ADD.L	R3, R3, #1
0x3B40	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 424 :: 		
0x3B44	0x00300EE3  JMP	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x3B48	0xAC4F8014  LDI.L	R4, SP, #20
0x3B4C	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x3B50	0xA83F8010  LDI.B	R3, SP, #16
0x3B54	0x4441C028  ASHL.L	R4, R3, #2
0x3B58	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x3B5C	0x44318040  ADD.L	R3, R3, R4
0x3B60	0xCC318000  LPMI.L	R3, R3, #0
0x3B64	0x5DE00032  CMP.L	R0, R3
0x3B68	0x00600EE3  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x3B6C	0xAC4F8014  LDI.L	R4, SP, #20
0x3B70	0x6C601434  LPM.L	R6, $+5472
0x3B74	0x0034077D  CALL	__Mul_FP+0
0x3B78	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 428 :: 		
0x3B7C	0xAA3F8018  LDI.S	R3, SP, #24
0x3B80	0x4431C00C  BEXTS.L	R3, R3, #0
0x3B84	0x4431C012  SUB.L	R3, R3, #1
0x3B88	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x3B8C	0x64300200  LDK.L	R3, #512
0x3B90	0x443A8034  AND.L	R3, R21, R3
0x3B94	0x5BE1C002  CMP.S	R3, #0
0x3B98	0x00280F15  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf367
0x3B9C	0x64300800  LDK.L	R3, #2048
0x3BA0	0x443A8034  AND.L	R3, R21, R3
0x3BA4	0x4431C00D  BEXTU.L	R3, R3, #0
0x3BA8	0x5BE1C002  CMP.S	R3, #0
0x3BAC	0x00200F1E  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf368
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x3BB0	0x5BEB40A2  CMP.S	R22, #10
0x3BB4	0x01600EF1  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf366
; prec end address is: 88 (R22)
;__Lib_Sprintf.c, 433 :: 		
; prec start address is: 0 (R0)
0x3BB8	0x6400000A  LDK.L	R0, #10
; prec end address is: 0 (R0)
0x3BBC	0x4560400C  BEXTS.L	R22, R0, #0
0x3BC0	0x00300EF1  JMP	L___Lib_Sprintf__doprntf102
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 432 :: 		
;__Lib_Sprintf.c, 433 :: 		
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
; prec start address is: 88 (R22)
0x3BC4	0xAC4F8014  LDI.L	R4, SP, #20
0x3BC8	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x3BCC	0xB5F0001C  STI.L	SP, #28, R0
; flag end address is: 84 (R21)
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 88 (R22)
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; prec start address is: 88 (R22)
; flag start address is: 84 (R21)
; f start address is: 80 (R20)
; pb start address is: 76 (R19)
; ap start address is: 72 (R18)
; ccnt start address is: 68 (R17)
; width start address is: 64 (R16)
0x3BD0	0xAC3F801C  LDI.L	R3, SP, #28
0x3BD4	0x5DE1C002  CMP.L	R3, #0
0x3BD8	0x00280F01  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf326
0x3BDC	0xAC3F801C  LDI.L	R3, SP, #28
0x3BE0	0xF431C0A1  UMOD.L	R3, R3, #10
0x3BE4	0x5DE1C002  CMP.L	R3, #0
0x3BE8	0x00200F01  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x3BEC	0x456B4012  SUB.L	R22, R22, #1
0x3BF0	0x456B400C  BEXTS.L	R22, R22, #0
;__Lib_Sprintf.c, 437 :: 		
0x3BF4	0xAC3F801C  LDI.L	R3, SP, #28
0x3BF8	0xF431C0A0  UDIV.L	R3, R3, #10
0x3BFC	0xB5F1801C  STI.L	SP, #28, R3
;__Lib_Sprintf.c, 438 :: 		
0x3C00	0x00300EF4  JMP	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x3C04	0xA83F8010  LDI.B	R3, SP, #16
0x3C08	0x5BEB0032  CMP.S	R22, R3
0x3C0C	0x01280F0D  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x3C10	0xA83F8010  LDI.B	R3, SP, #16
0x3C14	0x44318162  SUB.L	R3, R3, R22
0x3C18	0x4401D00C  BEXTS.L	R0, R3, #256
0x3C1C	0x00340541  CALL	__Lib_Sprintf_scale+0
0x3C20	0x44604000  MOVE.L	R6, R0
0x3C24	0xAC4F8014  LDI.L	R4, SP, #20
0x3C28	0x003405B6  CALL	__Div_FP+0
0x3C2C	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 441 :: 		
0x3C30	0xB1FB0010  STI.B	SP, #16, R22
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x3C34	0x4438400C  BEXTS.L	R3, R16, #0
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 88 (R22)
0x3C38	0x4478C00C  BEXTS.L	R7, R17, #0
0x3C3C	0x44494000  MOVE.L	R4, R18
0x3C40	0x4469C000  MOVE.L	R6, R19
0x3C44	0x442A4000  MOVE.L	R2, R20
0x3C48	0x440AC00D  BEXTU.L	R0, R21, #0
0x3C4C	0x441B400C  BEXTS.L	R1, R22, #0
0x3C50	0x00300F1C  JMP	L___Lib_Sprintf__doprntf328
; flag end address is: 84 (R21)
L___Lib_Sprintf__doprntf367:
0x3C54	0x441B400C  BEXTS.L	R1, R22, #0
0x3C58	0x440AC00D  BEXTU.L	R0, R21, #0
0x3C5C	0x442A4000  MOVE.L	R2, R20
0x3C60	0x4469C000  MOVE.L	R6, R19
0x3C64	0x44494000  MOVE.L	R4, R18
0x3C68	0x4478C00C  BEXTS.L	R7, R17, #0
0x3C6C	0x4438400C  BEXTS.L	R3, R16, #0
L___Lib_Sprintf__doprntf328:
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 12 (R3)
0x3C70	0x4451C00C  BEXTS.L	R5, R3, #0
; prec end address is: 4 (R1)
; f end address is: 8 (R2)
; ccnt end address is: 28 (R7)
; width end address is: 12 (R3)
; ap end address is: 16 (R4)
; pb end address is: 24 (R6)
; flag end address is: 0 (R0)
0x3C74	0x00300F25  JMP	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf368:
0x3C78	0x441B400C  BEXTS.L	R1, R22, #0
0x3C7C	0x440AC00D  BEXTU.L	R0, R21, #0
0x3C80	0x442A4000  MOVE.L	R2, R20
0x3C84	0x4469C000  MOVE.L	R6, R19
0x3C88	0x44494000  MOVE.L	R4, R18
0x3C8C	0x4478C00C  BEXTS.L	R7, R17, #0
0x3C90	0x4458400C  BEXTS.L	R5, R16, #0
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
0x3C94	0x4430C050  ADD.L	R3, R1, #5
0x3C98	0x4431C00C  BEXTS.L	R3, R3, #0
0x3C9C	0x44528032  SUB.L	R5, R5, R3
0x3CA0	0x4452C00C  BEXTS.L	R5, R5, #0
;__Lib_Sprintf.c, 445 :: 		
0x3CA4	0x5BE0C002  CMP.S	R1, #0
0x3CA8	0x00200F31  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf330
0x3CAC	0x64300800  LDK.L	R3, #2048
0x3CB0	0x44300034  AND.L	R3, R0, R3
0x3CB4	0x4431C00D  BEXTU.L	R3, R3, #0
0x3CB8	0x5BE1C002  CMP.S	R3, #0
0x3CBC	0x00200F31  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf329
0x3CC0	0x00300F33  JMP	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x3CC4	0x4452C012  SUB.L	R5, R5, #1
0x3CC8	0x4452C00C  BEXTS.L	R5, R5, #0
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
; width start address is: 20 (R5)
0x3CCC	0x44304034  AND.L	R3, R0, #3
0x3CD0	0x5BE1C002  CMP.S	R3, #0
0x3CD4	0x00280F39  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf369
;__Lib_Sprintf.c, 448 :: 		
0x3CD8	0x4452C012  SUB.L	R5, R5, #1
0x3CDC	0x4452C00C  BEXTS.L	R5, R5, #0
; width end address is: 20 (R5)
0x3CE0	0x00300F39  JMP	L___Lib_Sprintf__doprntf111
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 447 :: 		
;__Lib_Sprintf.c, 448 :: 		
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
; width start address is: 20 (R5)
0x3CE4	0x44304044  AND.L	R3, R0, #4
0x3CE8	0x5BE1C002  CMP.S	R3, #0
0x3CEC	0x00280F6E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x3CF0	0x44304024  AND.L	R3, R0, #2
0x3CF4	0x5BE1C002  CMP.S	R3, #0
0x3CF8	0x00280F4F  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x3CFC	0x44304014  AND.L	R3, R0, #1
0x3D00	0x5BE1C002  CMP.S	R3, #0
0x3D04	0x00280F45  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf114
0x3D08	0x6430002D  LDK.L	R3, #45
0x3D0C	0xB1F18008  STI.B	SP, #8, R3
0x3D10	0x00300F47  JMP	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x3D14	0x6430002B  LDK.L	R3, #43
0x3D18	0xB1F18008  STI.B	SP, #8, R3
L___Lib_Sprintf__doprntf115:
0x3D1C	0xA83F8008  LDI.B	R3, SP, #8
0x3D20	0xB0618000  STI.B	R6, #0, R3
0x3D24	0x44634010  ADD.L	R6, R6, #1
0x3D28	0x4433C010  ADD.L	R3, R7, #1
0x3D2C	0x4431C00C  BEXTS.L	R3, R3, #0
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
0x3D30	0x44734000  MOVE.L	R7, R6
; ccnt end address is: 12 (R3)
0x3D34	0x4461C00C  BEXTS.L	R6, R3, #0
0x3D38	0x00300F5C  JMP	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; ccnt start address is: 28 (R7)
0x3D3C	0x44304014  AND.L	R3, R0, #1
0x3D40	0x5BE1C002  CMP.S	R3, #0
0x3D44	0x00280F59  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf370
;__Lib_Sprintf.c, 454 :: 		
0x3D48	0x64300020  LDK.L	R3, #32
0x3D4C	0xB0618000  STI.B	R6, #0, R3
0x3D50	0x44634010  ADD.L	R6, R6, #1
0x3D54	0x4473C010  ADD.L	R7, R7, #1
0x3D58	0x4473C00C  BEXTS.L	R7, R7, #0
; ccnt end address is: 28 (R7)
; pb end address is: 24 (R6)
0x3D5C	0x4433C00C  BEXTS.L	R3, R7, #0
0x3D60	0x00300F5A  JMP	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf370:
;__Lib_Sprintf.c, 453 :: 		
0x3D64	0x4433C00C  BEXTS.L	R3, R7, #0
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x3D68	0x44734000  MOVE.L	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x3D6C	0x4461C00C  BEXTS.L	R6, R3, #0
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
0x3D70	0x44C0C00C  BEXTS.L	R12, R1, #0
; prec end address is: 4 (R1)
; f end address is: 8 (R2)
; pb end address is: 28 (R7)
; width end address is: 20 (R5)
; ap end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 0 (R0)
0x3D74	0x4490400D  BEXTU.L	R9, R0, #0
0x3D78	0x44A24000  MOVE.L	R10, R4
0x3D7C	0x44B2C00C  BEXTS.L	R11, R5, #0
L___Lib_Sprintf__doprntf118:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 44 (R11)
; ap start address is: 40 (R10)
; f start address is: 8 (R2)
; flag start address is: 36 (R9)
; prec start address is: 48 (R12)
0x3D80	0x5BE5C002  CMP.S	R11, #0
0x3D84	0x01600F6A  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x3D88	0x64300030  LDK.L	R3, #48
0x3D8C	0xB0718000  STI.B	R7, #0, R3
0x3D90	0x4473C010  ADD.L	R7, R7, #1
0x3D94	0x44634010  ADD.L	R6, R6, #1
0x3D98	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 457 :: 		
0x3D9C	0x44B5C012  SUB.L	R11, R11, #1
0x3DA0	0x44B5C00C  BEXTS.L	R11, R11, #0
;__Lib_Sprintf.c, 458 :: 		
0x3DA4	0x00300F60  JMP	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; prec end address is: 48 (R12)
; flag end address is: 36 (R9)
; ap end address is: 40 (R10)
; pb end address is: 28 (R7)
; width end address is: 44 (R11)
; ccnt end address is: 24 (R6)
0x3DA8	0x44114000  MOVE.L	R1, R2
0x3DAC	0x44E3C000  MOVE.L	R14, R7
0x3DB0	0x44D3400C  BEXTS.L	R13, R6, #0
0x3DB4	0x00300FAD  JMP	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; flag start address is: 0 (R0)
; pb start address is: 24 (R6)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
; prec start address is: 4 (R1)
0x3DB8	0x44304084  AND.L	R3, R0, #8
0x3DBC	0x4431C00D  BEXTU.L	R3, R3, #0
0x3DC0	0x5BE1C002  CMP.S	R3, #0
0x3DC4	0x00200F85  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf371
; prec end address is: 4 (R1)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; ccnt end address is: 28 (R7)
; ap end address is: 16 (R4)
; pb end address is: 24 (R6)
; flag end address is: 0 (R0)
0x3DC8	0x4490400D  BEXTU.L	R9, R0, #0
0x3DCC	0x4400C00C  BEXTS.L	R0, R1, #0
0x3DD0	0x44A24000  MOVE.L	R10, R4
0x3DD4	0x44434000  MOVE.L	R4, R6
0x3DD8	0x44B2C00C  BEXTS.L	R11, R5, #0
0x3DDC	0x4453C00C  BEXTS.L	R5, R7, #0
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; width start address is: 44 (R11)
; ccnt start address is: 20 (R5)
; ap start address is: 40 (R10)
; pb start address is: 16 (R4)
; f start address is: 8 (R2)
; flag start address is: 36 (R9)
; prec start address is: 0 (R0)
0x3DE0	0x5BE5C002  CMP.S	R11, #0
0x3DE4	0x01600F82  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x3DE8	0x64300020  LDK.L	R3, #32
0x3DEC	0xB0418000  STI.B	R4, #0, R3
0x3DF0	0x44424010  ADD.L	R4, R4, #1
0x3DF4	0x4452C010  ADD.L	R5, R5, #1
0x3DF8	0x4452C00C  BEXTS.L	R5, R5, #0
;__Lib_Sprintf.c, 464 :: 		
0x3DFC	0x44B5C012  SUB.L	R11, R11, #1
0x3E00	0x44B5C00C  BEXTS.L	R11, R11, #0
;__Lib_Sprintf.c, 465 :: 		
0x3E04	0x00300F78  JMP	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; flag end address is: 36 (R9)
; ap end address is: 40 (R10)
; width end address is: 44 (R11)
; ccnt end address is: 20 (R5)
; prec end address is: 0 (R0)
; pb end address is: 16 (R4)
0x3E08	0x44114000  MOVE.L	R1, R2
0x3E0C	0x4422C00C  BEXTS.L	R2, R5, #0
0x3E10	0x00300F8C  JMP	L___Lib_Sprintf__doprntf121
; f end address is: 8 (R2)
L___Lib_Sprintf__doprntf371:
;__Lib_Sprintf.c, 461 :: 		
0x3E14	0x44B2C00C  BEXTS.L	R11, R5, #0
0x3E18	0x4490400D  BEXTU.L	R9, R0, #0
0x3E1C	0x4400C00C  BEXTS.L	R0, R1, #0
0x3E20	0x44114000  MOVE.L	R1, R2
0x3E24	0x4423C00C  BEXTS.L	R2, R7, #0
0x3E28	0x44A24000  MOVE.L	R10, R4
0x3E2C	0x44434000  MOVE.L	R4, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; width start address is: 44 (R11)
; ccnt start address is: 8 (R2)
; ap start address is: 40 (R10)
; pb start address is: 16 (R4)
; f start address is: 4 (R1)
; flag start address is: 36 (R9)
; prec start address is: 0 (R0)
0x3E30	0x4434C024  AND.L	R3, R9, #2
0x3E34	0x5BE1C002  CMP.S	R3, #0
0x3E38	0x00280F9E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x3E3C	0x4434C014  AND.L	R3, R9, #1
0x3E40	0x5BE1C002  CMP.S	R3, #0
0x3E44	0x00280F95  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf125
0x3E48	0x6430002D  LDK.L	R3, #45
0x3E4C	0xB1F18009  STI.B	SP, #9, R3
0x3E50	0x00300F97  JMP	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x3E54	0x6430002B  LDK.L	R3, #43
0x3E58	0xB1F18009  STI.B	SP, #9, R3
L___Lib_Sprintf__doprntf126:
0x3E5C	0xA83F8009  LDI.B	R3, SP, #9
0x3E60	0xB0418000  STI.B	R4, #0, R3
0x3E64	0x44424010  ADD.L	R4, R4, #1
0x3E68	0x44D14010  ADD.L	R13, R2, #1
0x3E6C	0x44D6C00C  BEXTS.L	R13, R13, #0
; ccnt end address is: 8 (R2)
; ccnt start address is: 52 (R13)
; ccnt end address is: 52 (R13)
0x3E70	0x44E24000  MOVE.L	R14, R4
0x3E74	0x00300FAC  JMP	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; ccnt start address is: 8 (R2)
0x3E78	0x4434C014  AND.L	R3, R9, #1
0x3E7C	0x5BE1C002  CMP.S	R3, #0
0x3E80	0x00280FA9  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 470 :: 		
0x3E84	0x64300020  LDK.L	R3, #32
0x3E88	0xB0418000  STI.B	R4, #0, R3
0x3E8C	0x44424010  ADD.L	R4, R4, #1
0x3E90	0x44214010  ADD.L	R2, R2, #1
0x3E94	0x4421400C  BEXTS.L	R2, R2, #0
; ccnt end address is: 8 (R2)
; pb end address is: 16 (R4)
0x3E98	0x44D1400C  BEXTS.L	R13, R2, #0
0x3E9C	0x44224000  MOVE.L	R2, R4
0x3EA0	0x00300FAB  JMP	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 469 :: 		
0x3EA4	0x44D1400C  BEXTS.L	R13, R2, #0
0x3EA8	0x44224000  MOVE.L	R2, R4
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; ccnt start address is: 52 (R13)
; pb start address is: 8 (R2)
; ccnt end address is: 52 (R13)
; pb end address is: 8 (R2)
0x3EAC	0x44E14000  MOVE.L	R14, R2
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 56 (R14)
; ccnt start address is: 52 (R13)
; ccnt end address is: 52 (R13)
; pb end address is: 56 (R14)
; flag end address is: 36 (R9)
; ap end address is: 40 (R10)
; width end address is: 44 (R11)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x3EB0	0x44C0400C  BEXTS.L	R12, R0, #0
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; ccnt start address is: 52 (R13)
; pb start address is: 56 (R14)
; prec start address is: 48 (R12)
; flag start address is: 36 (R9)
; f start address is: 4 (R1)
; ap start address is: 40 (R10)
; width start address is: 44 (R11)
0x3EB4	0xAC4F8014  LDI.L	R4, SP, #20
0x3EB8	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x3EBC	0xB5F0001C  STI.L	SP, #28, R0
;__Lib_Sprintf.c, 473 :: 		
0x3EC0	0xA83F8010  LDI.B	R3, SP, #16
0x3EC4	0x4441C028  ASHL.L	R4, R3, #2
0x3EC8	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x3ECC	0x44318040  ADD.L	R3, R3, R4
0x3ED0	0xCC418000  LPMI.L	R4, R3, #0
0x3ED4	0xAC3F801C  LDI.L	R3, SP, #28
0x3ED8	0xF4318040  UDIV.L	R3, R3, R4
0x3EDC	0x4431C300  ADD.L	R3, R3, #48
0x3EE0	0xB0E18000  STI.B	R14, #0, R3
0x3EE4	0x44674010  ADD.L	R6, R14, #1
; pb end address is: 56 (R14)
; pb start address is: 24 (R6)
0x3EE8	0x4446C010  ADD.L	R4, R13, #1
0x3EEC	0x4442400C  BEXTS.L	R4, R4, #0
; ccnt end address is: 52 (R13)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 474 :: 		
0x3EF0	0x5BE64002  CMP.S	R12, #0
0x3EF4	0x00200FC7  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf332
0x3EF8	0x64300800  LDK.L	R3, #2048
0x3EFC	0x44348034  AND.L	R3, R9, R3
0x3F00	0x4431C00D  BEXTU.L	R3, R3, #0
0x3F04	0x5BE1C002  CMP.S	R3, #0
0x3F08	0x00200FC7  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf331
; prec end address is: 48 (R12)
0x3F0C	0x4454C00D  BEXTU.L	R5, R9, #0
0x3F10	0x44054000  MOVE.L	R0, R10
0x3F14	0x4425C00C  BEXTS.L	R2, R11, #0
0x3F18	0x00300FFA  JMP	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
; prec start address is: 48 (R12)
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x3F1C	0x6430002E  LDK.L	R3, #46
0x3F20	0xB0618000  STI.B	R6, #0, R3
0x3F24	0x44834010  ADD.L	R8, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 32 (R8)
0x3F28	0x44724010  ADD.L	R7, R4, #1
0x3F2C	0x4473C00C  BEXTS.L	R7, R7, #0
; ccnt end address is: 16 (R4)
; ccnt start address is: 28 (R7)
;__Lib_Sprintf.c, 476 :: 		
0x3F30	0xA83F8010  LDI.B	R3, SP, #16
0x3F34	0x44060032  SUB.L	R0, R12, R3
0x3F38	0x4400400C  BEXTS.L	R0, R0, #0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; flag end address is: 36 (R9)
; ap end address is: 40 (R10)
; ccnt end address is: 28 (R7)
; width end address is: 44 (R11)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x3F3C	0x4464C00D  BEXTU.L	R6, R9, #0
0x3F40	0x4450C000  MOVE.L	R5, R1
0x3F44	0x4415C00C  BEXTS.L	R1, R11, #0
0x3F48	0x44254000  MOVE.L	R2, R10
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; prec start address is: 0 (R0)
; ccnt start address is: 28 (R7)
; pb start address is: 32 (R8)
; width start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 20 (R5)
; flag start address is: 24 (R6)
0x3F4C	0xA83F8010  LDI.B	R3, SP, #16
0x3F50	0x59E1C002  CMP.B	R3, #0
0x3F54	0x00280FE7  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x3F58	0xA83F8010  LDI.B	R3, SP, #16
0x3F5C	0x4431C012  SUB.L	R3, R3, #1
0x3F60	0x4431D00D  BEXTU.L	R3, R3, #256
0x3F64	0xB1F18010  STI.B	SP, #16, R3
0x3F68	0x4441C028  ASHL.L	R4, R3, #2
0x3F6C	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x3F70	0x44318040  ADD.L	R3, R3, R4
0x3F74	0xCC418000  LPMI.L	R4, R3, #0
0x3F78	0xAC3F801C  LDI.L	R3, SP, #28
0x3F7C	0xF4318040  UDIV.L	R3, R3, R4
0x3F80	0xF431C0A1  UMOD.L	R3, R3, #10
0x3F84	0x4431C300  ADD.L	R3, R3, #48
0x3F88	0xB0818000  STI.B	R8, #0, R3
0x3F8C	0x44844010  ADD.L	R8, R8, #1
0x3F90	0x4473C010  ADD.L	R7, R7, #1
0x3F94	0x4473C00C  BEXTS.L	R7, R7, #0
;__Lib_Sprintf.c, 479 :: 		
0x3F98	0x00300FD3  JMP	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
0x3F9C	0x4440400C  BEXTS.L	R4, R0, #0
; flag end address is: 24 (R6)
; ccnt end address is: 28 (R7)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
0x3FA0	0x44014000  MOVE.L	R0, R2
0x3FA4	0x4420C00C  BEXTS.L	R2, R1, #0
0x3FA8	0x4412C000  MOVE.L	R1, R5
0x3FAC	0x4453400D  BEXTU.L	R5, R6, #0
0x3FB0	0x4463C00C  BEXTS.L	R6, R7, #0
0x3FB4	0x44744000  MOVE.L	R7, R8
L___Lib_Sprintf__doprntf134:
; width end address is: 4 (R1)
; flag start address is: 20 (R5)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec start address is: 16 (R4)
0x3FB8	0x5BE24002  CMP.S	R4, #0
0x3FBC	0x00280FF8  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x3FC0	0x64300030  LDK.L	R3, #48
0x3FC4	0xB0718000  STI.B	R7, #0, R3
0x3FC8	0x4473C010  ADD.L	R7, R7, #1
0x3FCC	0x44634010  ADD.L	R6, R6, #1
0x3FD0	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 482 :: 		
0x3FD4	0x44424012  SUB.L	R4, R4, #1
0x3FD8	0x4442400C  BEXTS.L	R4, R4, #0
;__Lib_Sprintf.c, 483 :: 		
; prec end address is: 16 (R4)
0x3FDC	0x00300FEE  JMP	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb end address is: 28 (R7)
; ap end address is: 0 (R0)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
0x3FE0	0x4443400C  BEXTS.L	R4, R6, #0
0x3FE4	0x4463C000  MOVE.L	R6, R7
L___Lib_Sprintf__doprntf131:
; width end address is: 8 (R2)
;__Lib_Sprintf.c, 485 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 24 (R6)
; width start address is: 8 (R2)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 20 (R5)
0x3FE8	0x4432C204  AND.L	R3, R5, #32
0x3FEC	0x5BE1C002  CMP.S	R3, #0
0x3FF0	0x00281003  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x3FF4	0x64300045  LDK.L	R3, #69
0x3FF8	0xB0618000  STI.B	R6, #0, R3
0x3FFC	0x44734010  ADD.L	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x4000	0x44624010  ADD.L	R6, R4, #1
0x4004	0x4463400C  BEXTS.L	R6, R6, #0
; ccnt end address is: 16 (R4)
; ccnt start address is: 24 (R6)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x4008	0x00301008  JMP	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 24 (R6)
0x400C	0x64300065  LDK.L	R3, #101
0x4010	0xB0618000  STI.B	R6, #0, R3
0x4014	0x44734010  ADD.L	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x4018	0x44624010  ADD.L	R6, R4, #1
0x401C	0x4463400C  BEXTS.L	R6, R6, #0
; ccnt end address is: 16 (R4)
; ccnt start address is: 24 (R6)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
0x4020	0xAA3F8018  LDI.S	R3, SP, #24
0x4024	0x5BE1C002  CMP.S	R3, #0
0x4028	0x01281016  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x402C	0xAA4F8018  LDI.S	R4, SP, #24
0x4030	0x4442400C  BEXTS.L	R4, R4, #0
0x4034	0x64300000  LDK.L	R3, #0
0x4038	0x44318042  SUB.L	R3, R3, R4
0x403C	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 491 :: 		
0x4040	0x6430002D  LDK.L	R3, #45
0x4044	0xB0718000  STI.B	R7, #0, R3
0x4048	0x4473C010  ADD.L	R7, R7, #1
0x404C	0x44634010  ADD.L	R6, R6, #1
0x4050	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 492 :: 		
0x4054	0x0030101B  JMP	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
0x4058	0x6430002B  LDK.L	R3, #43
0x405C	0xB0718000  STI.B	R7, #0, R3
0x4060	0x4473C010  ADD.L	R7, R7, #1
0x4064	0x44634010  ADD.L	R6, R6, #1
0x4068	0x4463400C  BEXTS.L	R6, R6, #0
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
0x406C	0xAA3F8018  LDI.S	R3, SP, #24
0x4070	0x4431C00C  BEXTS.L	R3, R3, #0
0x4074	0xF431C0A2  DIV.L	R3, R3, #10
0x4078	0x4431C00C  BEXTS.L	R3, R3, #0
0x407C	0x4431C300  ADD.L	R3, R3, #48
0x4080	0xB0718000  STI.B	R7, #0, R3
0x4084	0x4443C010  ADD.L	R4, R7, #1
0x4088	0x44724000  MOVE.L	R7, R4
0x408C	0x44634010  ADD.L	R6, R6, #1
0x4090	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 496 :: 		
0x4094	0xAA3F8018  LDI.S	R3, SP, #24
0x4098	0x4431C00C  BEXTS.L	R3, R3, #0
0x409C	0xF431C0A3  MOD.L	R3, R3, #10
0x40A0	0x4431C00C  BEXTS.L	R3, R3, #0
0x40A4	0x4431C300  ADD.L	R3, R3, #48
0x40A8	0xB0418000  STI.B	R4, #0, R3
0x40AC	0x4443C010  ADD.L	R4, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 16 (R4)
0x40B0	0x44634010  ADD.L	R6, R6, #1
0x40B4	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 497 :: 		
0x40B8	0x4432C084  AND.L	R3, R5, #8
; flag end address is: 20 (R5)
0x40BC	0x5BE1C002  CMP.S	R3, #0
0x40C0	0x00281042  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf374
0x40C4	0x5BE14002  CMP.S	R2, #0
0x40C8	0x01601048  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf375
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x40CC	0x4451400C  BEXTS.L	R5, R2, #0
; ccnt end address is: 24 (R6)
0x40D0	0x4423400C  BEXTS.L	R2, R6, #0
0x40D4	0x00301036  JMP	L___Lib_Sprintf__doprntf143
; width end address is: 8 (R2)
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; ccnt start address is: 8 (R2)
; ccnt start address is: 8 (R2)
; width start address is: 20 (R5)
; pb start address is: 16 (R4)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; width start address is: 20 (R5)
0x40D8	0x64300020  LDK.L	R3, #32
0x40DC	0xB0418000  STI.B	R4, #0, R3
0x40E0	0x44424010  ADD.L	R4, R4, #1
; pb end address is: 16 (R4)
0x40E4	0x44214010  ADD.L	R2, R2, #1
0x40E8	0x4421400C  BEXTS.L	R2, R2, #0
; ccnt end address is: 8 (R2)
;__Lib_Sprintf.c, 500 :: 		
0x40EC	0x4432C012  SUB.L	R3, R5, #1
0x40F0	0x4431C00C  BEXTS.L	R3, R3, #0
0x40F4	0x4451C00C  BEXTS.L	R5, R3, #0
; width end address is: 20 (R5)
0x40F8	0x5BE1C002  CMP.S	R3, #0
0x40FC	0x00201036  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf373
; width end address is: 20 (R5)
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 16 (R4)
; f end address is: 4 (R1)
0x4100	0x44324000  MOVE.L	R3, R4
;__Lib_Sprintf.c, 497 :: 		
0x4104	0x00301044  JMP	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf374:
0x4108	0x4423400C  BEXTS.L	R2, R6, #0
0x410C	0x44324000  MOVE.L	R3, R4
L___Lib_Sprintf__doprntf334:
; ccnt start address is: 8 (R2)
; pb start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x4110	0x44504000  MOVE.L	R5, R0
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x4114	0x4461400C  BEXTS.L	R6, R2, #0
0x4118	0x4421C000  MOVE.L	R2, R3
0x411C	0x0030104A  JMP	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf375:
0x4120	0x44224000  MOVE.L	R2, R4
0x4124	0x44504000  MOVE.L	R5, R0
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x4128	0x4400C000  MOVE.L	R0, R1
0x412C	0x00300C5E  JMP	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; prec start address is: 88 (R22)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
; flag start address is: 84 (R21)
0x4130	0x64300200  LDK.L	R3, #512
0x4134	0x443A8034  AND.L	R3, R21, R3
0x4138	0x5BE1C002  CMP.S	R3, #0
0x413C	0x00281092  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf377
;__Lib_Sprintf.c, 506 :: 		
0x4140	0xAA3F8018  LDI.S	R3, SP, #24
0x4144	0x5BE1C002  CMP.S	R3, #0
0x4148	0x0128105A  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf376
;__Lib_Sprintf.c, 507 :: 		
0x414C	0xAA3F8018  LDI.S	R3, SP, #24
0x4150	0x4431C00C  BEXTS.L	R3, R3, #0
0x4154	0x4431C012  SUB.L	R3, R3, #1
0x4158	0x4431C00C  BEXTS.L	R3, R3, #0
0x415C	0x441B0032  SUB.L	R1, R22, R3
0x4160	0x4410C00C  BEXTS.L	R1, R1, #0
; prec end address is: 88 (R22)
; prec start address is: 4 (R1)
; prec end address is: 4 (R1)
0x4164	0x0030105B  JMP	L___Lib_Sprintf__doprntf147
L___Lib_Sprintf__doprntf376:
;__Lib_Sprintf.c, 506 :: 		
0x4168	0x441B400C  BEXTS.L	R1, R22, #0
;__Lib_Sprintf.c, 507 :: 		
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
; prec start address is: 4 (R1)
0x416C	0xAC4F8014  LDI.L	R4, SP, #20
0x4170	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x4174	0xB5F0001C  STI.L	SP, #28, R0
;__Lib_Sprintf.c, 509 :: 		
0x4178	0x64300001  LDK.L	R3, #1
0x417C	0xB1F18010  STI.B	SP, #16, R3
; flag end address is: 84 (R21)
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 4 (R1)
0x4180	0x4400C00C  BEXTS.L	R0, R1, #0
L___Lib_Sprintf__doprntf148:
; prec start address is: 0 (R0)
; flag start address is: 84 (R21)
; f start address is: 80 (R20)
; pb start address is: 76 (R19)
; ap start address is: 72 (R18)
; ccnt start address is: 68 (R17)
; width start address is: 64 (R16)
0x4184	0xA83F8010  LDI.B	R3, SP, #16
0x4188	0x59E1C0A2  CMP.B	R3, #10
0x418C	0x00281071  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x4190	0xA83F8010  LDI.B	R3, SP, #16
0x4194	0x4441C028  ASHL.L	R4, R3, #2
0x4198	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x419C	0x44318040  ADD.L	R3, R3, R4
0x41A0	0xCC418000  LPMI.L	R4, R3, #0
0x41A4	0xAC3F801C  LDI.L	R3, SP, #28
0x41A8	0x5DE18042  CMP.L	R3, R4
0x41AC	0x0060106D  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x41B0	0x00301071  JMP	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x41B4	0xA83F8010  LDI.B	R3, SP, #16
0x41B8	0x4431C010  ADD.L	R3, R3, #1
0x41BC	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 511 :: 		
0x41C0	0x00301061  JMP	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x41C4	0xA83F8010  LDI.B	R3, SP, #16
0x41C8	0x45600032  SUB.L	R22, R0, R3
0x41CC	0x456B400C  BEXTS.L	R22, R22, #0
; prec end address is: 0 (R0)
; prec start address is: 88 (R22)
;__Lib_Sprintf.c, 513 :: 		
0x41D0	0xAC4F801C  LDI.L	R4, SP, #28
0x41D4	0x0034087A  CALL	__Unsigned32IntToFloat+0
0x41D8	0x44604000  MOVE.L	R6, R0
0x41DC	0xAC4F8014  LDI.L	R4, SP, #20
0x41E0	0x00340725  CALL	__Sub_FP+0
0x41E4	0xB5F00024  STI.L	SP, #36, R0
0x41E8	0x440B500C  BEXTS.L	R0, R22, #256
0x41EC	0x00340541  CALL	__Lib_Sprintf_scale+0
0x41F0	0xAC4F8024  LDI.L	R4, SP, #36
0x41F4	0x44604000  MOVE.L	R6, R0
0x41F8	0x0034077D  CALL	__Mul_FP+0
0x41FC	0x44404000  MOVE.L	R4, R0
0x4200	0x6C601435  LPM.L	R6, $+3796
0x4204	0x003400CB  CALL	__Add_FP+0
0x4208	0x44404000  MOVE.L	R4, R0
0x420C	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x4210	0xB5F0001C  STI.L	SP, #28, R0
; flag end address is: 84 (R21)
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 88 (R22)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; prec start address is: 88 (R22)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
; flag start address is: 84 (R21)
0x4214	0x5BEB4002  CMP.S	R22, #0
0x4218	0x00281091  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf336
0x421C	0xAC3F801C  LDI.L	R3, SP, #28
0x4220	0xF431C0A1  UMOD.L	R3, R3, #10
0x4224	0x5DE1C002  CMP.L	R3, #0
0x4228	0x00201091  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x422C	0xAC3F801C  LDI.L	R3, SP, #28
0x4230	0xF431C0A0  UDIV.L	R3, R3, #10
0x4234	0xB5F1801C  STI.L	SP, #28, R3
;__Lib_Sprintf.c, 516 :: 		
0x4238	0x456B4012  SUB.L	R22, R22, #1
0x423C	0x456B400C  BEXTS.L	R22, R22, #0
;__Lib_Sprintf.c, 517 :: 		
0x4240	0x00301085  JMP	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 88 (R22)
0x4244	0x00301092  JMP	L___Lib_Sprintf__doprntf146
; flag end address is: 84 (R21)
L___Lib_Sprintf__doprntf377:
;__Lib_Sprintf.c, 505 :: 		
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; flag start address is: 84 (R21)
; prec start address is: 88 (R22)
; f start address is: 80 (R20)
; pb start address is: 76 (R19)
; ap start address is: 72 (R18)
; ccnt start address is: 68 (R17)
; width start address is: 64 (R16)
0x4248	0x5BEB40C2  CMP.S	R22, #12
0x424C	0x0168109A  JMPC	R30, GT, #1, L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x4250	0x440B500D  BEXTU.L	R0, R22, #256
0x4254	0x0034067C  CALL	__Lib_Sprintf_fround+0
0x4258	0xAC4F8014  LDI.L	R4, SP, #20
0x425C	0x44604000  MOVE.L	R6, R0
0x4260	0x003400CB  CALL	__Add_FP+0
0x4264	0xB5F00014  STI.L	SP, #20, R0
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x4268	0xAC4F8014  LDI.L	R4, SP, #20
0x426C	0x64600000  LDK.L	R6, #0
0x4270	0x003406C0  CALL	__Compare_FP+0
0x4274	0x64000000  LDK.L	R0, #0
0x4278	0x002810A0  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf436
0x427C	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf436:
0x4280	0x5DE04002  CMP.L	R0, #0
0x4284	0x002810CC  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf339
0x4288	0xAC4F8014  LDI.L	R4, SP, #20
0x428C	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x4290	0x5DE04002  CMP.L	R0, #0
0x4294	0x002010CC  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf338
0x4298	0xAA3F8018  LDI.S	R3, SP, #24
0x429C	0x5BE1C012  CMP.S	R3, #1
0x42A0	0x016010CC  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x42A4	0xA80F8018  LDI.B	R0, SP, #24
0x42A8	0x4400500C  BEXTS.L	R0, R0, #256
0x42AC	0x00340541  CALL	__Lib_Sprintf_scale+0
0x42B0	0x44604000  MOVE.L	R6, R0
0x42B4	0xAC4F8014  LDI.L	R4, SP, #20
0x42B8	0x003405B6  CALL	__Div_FP+0
0x42BC	0x6C601437  LPM.L	R6, $+3616
0x42C0	0x44404000  MOVE.L	R4, R0
0x42C4	0x003406C0  CALL	__Compare_FP+0
0x42C8	0x64000000  LDK.L	R0, #0
0x42CC	0x012810B5  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf438
0x42D0	0x64000001  LDK.L	R0, #1
L___Lib_Sprintf__doprntf438:
0x42D4	0x5DE04002  CMP.L	R0, #0
0x42D8	0x002810BC  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x42DC	0xAA3F8018  LDI.S	R3, SP, #24
0x42E0	0x4431C00C  BEXTS.L	R3, R3, #0
0x42E4	0x4431C092  SUB.L	R3, R3, #9
0x42E8	0xB3F18018  STI.S	SP, #24, R3
0x42EC	0x003010C0  JMP	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x42F0	0xAA3F8018  LDI.S	R3, SP, #24
0x42F4	0x4431C00C  BEXTS.L	R3, R3, #0
0x42F8	0x4431C082  SUB.L	R3, R3, #8
0x42FC	0xB3F18018  STI.S	SP, #24, R3
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x4300	0xA80F8018  LDI.B	R0, SP, #24
0x4304	0x4400500C  BEXTS.L	R0, R0, #256
0x4308	0x00340541  CALL	__Lib_Sprintf_scale+0
0x430C	0x44604000  MOVE.L	R6, R0
0x4310	0xAC4F8014  LDI.L	R4, SP, #20
0x4314	0x003405B6  CALL	__Div_FP+0
0x4318	0x44404000  MOVE.L	R4, R0
0x431C	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x4320	0xB5F0001C  STI.L	SP, #28, R0
;__Lib_Sprintf.c, 531 :: 		
0x4324	0x64300000  LDK.L	R3, #0
0x4328	0xB5F18014  STI.L	SP, #20, R3
;__Lib_Sprintf.c, 532 :: 		
0x432C	0x003010D7  JMP	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x4330	0xAC4F8014  LDI.L	R4, SP, #20
0x4334	0x00340820  CALL	__FloatToUnsignedIntegral+0
0x4338	0xB5F0001C  STI.L	SP, #28, R0
;__Lib_Sprintf.c, 535 :: 		
0x433C	0xAC4F801C  LDI.L	R4, SP, #28
0x4340	0x0034087A  CALL	__Unsigned32IntToFloat+0
0x4344	0x44604000  MOVE.L	R6, R0
0x4348	0xAC4F8014  LDI.L	R4, SP, #20
0x434C	0x00340725  CALL	__Sub_FP+0
0x4350	0xB5F00014  STI.L	SP, #20, R0
;__Lib_Sprintf.c, 536 :: 		
0x4354	0x64300000  LDK.L	R3, #0
0x4358	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x435C	0x64300001  LDK.L	R3, #1
0x4360	0xB1F18010  STI.B	SP, #16, R3
; flag end address is: 84 (R21)
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 88 (R22)
0x4364	0x445AC00D  BEXTU.L	R5, R21, #0
0x4368	0x442B400C  BEXTS.L	R2, R22, #0
0x436C	0x441A4000  MOVE.L	R1, R20
0x4370	0x4479C000  MOVE.L	R7, R19
0x4374	0x44094000  MOVE.L	R0, R18
0x4378	0x4468C00C  BEXTS.L	R6, R17, #0
0x437C	0x4488400C  BEXTS.L	R8, R16, #0
L___Lib_Sprintf__doprntf163:
; width start address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; prec start address is: 8 (R2)
; flag start address is: 20 (R5)
0x4380	0xA83F8010  LDI.B	R3, SP, #16
0x4384	0x59E1C0A2  CMP.B	R3, #10
0x4388	0x002810F0  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x438C	0xA83F8010  LDI.B	R3, SP, #16
0x4390	0x4441C028  ASHL.L	R4, R3, #2
0x4394	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x4398	0x44318040  ADD.L	R3, R3, R4
0x439C	0xCC418000  LPMI.L	R4, R3, #0
0x43A0	0xAC3F801C  LDI.L	R3, SP, #28
0x43A4	0x5DE18042  CMP.L	R3, R4
0x43A8	0x006010EC  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x43AC	0x003010F0  JMP	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x43B0	0xA83F8010  LDI.B	R3, SP, #16
0x43B4	0x4431C010  ADD.L	R3, R3, #1
0x43B8	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 540 :: 		
0x43BC	0x003010E0  JMP	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x43C0	0xA83F8010  LDI.B	R3, SP, #16
0x43C4	0x44410030  ADD.L	R4, R2, R3
0x43C8	0x4442400C  BEXTS.L	R4, R4, #0
0x43CC	0xAA3F8018  LDI.S	R3, SP, #24
0x43D0	0x4431C00C  BEXTS.L	R3, R3, #0
0x43D4	0x44320030  ADD.L	R3, R4, R3
0x43D8	0x4431C00C  BEXTS.L	R3, R3, #0
0x43DC	0x44440032  SUB.L	R4, R8, R3
0x43E0	0x4442400C  BEXTS.L	R4, R4, #0
; width end address is: 32 (R8)
; width start address is: 16 (R4)
;__Lib_Sprintf.c, 542 :: 		
0x43E4	0x64300800  LDK.L	R3, #2048
0x43E8	0x44328034  AND.L	R3, R5, R3
0x43EC	0x4431C00D  BEXTU.L	R3, R3, #0
0x43F0	0x5BE1C002  CMP.S	R3, #0
0x43F4	0x00201101  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf341
0x43F8	0x5BE14002  CMP.S	R2, #0
0x43FC	0x00201101  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf340
0x4400	0x00301103  JMP	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x4404	0x44424012  SUB.L	R4, R4, #1
0x4408	0x4442400C  BEXTS.L	R4, R4, #0
; width end address is: 16 (R4)
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
; width start address is: 16 (R4)
0x440C	0x4432C034  AND.L	R3, R5, #3
0x4410	0x5BE1C002  CMP.S	R3, #0
0x4414	0x00281109  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 545 :: 		
0x4418	0x44424012  SUB.L	R4, R4, #1
0x441C	0x4442400C  BEXTS.L	R4, R4, #0
; width end address is: 16 (R4)
0x4420	0x00301109  JMP	L___Lib_Sprintf__doprntf170
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 544 :: 		
;__Lib_Sprintf.c, 545 :: 		
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
; width start address is: 16 (R4)
0x4424	0x4432C044  AND.L	R3, R5, #4
0x4428	0x5BE1C002  CMP.S	R3, #0
0x442C	0x0028113E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x4430	0x4432C024  AND.L	R3, R5, #2
0x4434	0x5BE1C002  CMP.S	R3, #0
0x4438	0x0028111D  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x443C	0x4432C014  AND.L	R3, R5, #1
0x4440	0x5BE1C002  CMP.S	R3, #0
0x4444	0x00281115  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf173
0x4448	0x6430002D  LDK.L	R3, #45
0x444C	0xB1F1800A  STI.B	SP, #10, R3
0x4450	0x00301117  JMP	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x4454	0x6430002B  LDK.L	R3, #43
0x4458	0xB1F1800A  STI.B	SP, #10, R3
L___Lib_Sprintf__doprntf174:
0x445C	0xA83F800A  LDI.B	R3, SP, #10
0x4460	0xB0718000  STI.B	R7, #0, R3
0x4464	0x4473C010  ADD.L	R7, R7, #1
0x4468	0x44634010  ADD.L	R6, R6, #1
0x446C	0x4463400C  BEXTS.L	R6, R6, #0
0x4470	0x0030112C  JMP	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x4474	0x4432C014  AND.L	R3, R5, #1
0x4478	0x5BE1C002  CMP.S	R3, #0
0x447C	0x00281128  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 551 :: 		
0x4480	0x64300020  LDK.L	R3, #32
0x4484	0xB0718000  STI.B	R7, #0, R3
0x4488	0x4473C010  ADD.L	R7, R7, #1
0x448C	0x44634010  ADD.L	R6, R6, #1
0x4490	0x4463400C  BEXTS.L	R6, R6, #0
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x4494	0x4433400C  BEXTS.L	R3, R6, #0
0x4498	0x4463C000  MOVE.L	R6, R7
0x449C	0x0030112A  JMP	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 550 :: 		
0x44A0	0x4433400C  BEXTS.L	R3, R6, #0
0x44A4	0x4463C000  MOVE.L	R6, R7
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x44A8	0x44734000  MOVE.L	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x44AC	0x4461C00C  BEXTS.L	R6, R3, #0
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 8 (R2)
; pb end address is: 28 (R7)
; ap end address is: 0 (R0)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf177:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x44B0	0x5BE24002  CMP.S	R4, #0
0x44B4	0x01601136  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x44B8	0x64300030  LDK.L	R3, #48
0x44BC	0xB0718000  STI.B	R7, #0, R3
0x44C0	0x4473C010  ADD.L	R7, R7, #1
0x44C4	0x44634010  ADD.L	R6, R6, #1
0x44C8	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 554 :: 		
0x44CC	0x44424012  SUB.L	R4, R4, #1
0x44D0	0x4442400C  BEXTS.L	R4, R4, #0
;__Lib_Sprintf.c, 555 :: 		
0x44D4	0x0030112C  JMP	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
0x44D8	0x4512400C  BEXTS.L	R17, R4, #0
0x44DC	0x4502C00D  BEXTU.L	R16, R5, #0
0x44E0	0x44D04000  MOVE.L	R13, R0
0x44E4	0x4401400C  BEXTS.L	R0, R2, #0
0x44E8	0x4423C000  MOVE.L	R2, R7
0x44EC	0x44E0C000  MOVE.L	R14, R1
0x44F0	0x4413400C  BEXTS.L	R1, R6, #0
0x44F4	0x0030117F  JMP	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
0x44F8	0x4432C084  AND.L	R3, R5, #8
0x44FC	0x4431C00D  BEXTU.L	R3, R3, #0
0x4500	0x5BE1C002  CMP.S	R3, #0
0x4504	0x00201153  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf380
; prec end address is: 8 (R2)
; pb end address is: 28 (R7)
; ap end address is: 0 (R0)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 24 (R6)
0x4508	0x5BE24002  CMP.S	R4, #0
0x450C	0x0160114C  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x4510	0x64300020  LDK.L	R3, #32
0x4514	0xB0718000  STI.B	R7, #0, R3
0x4518	0x4473C010  ADD.L	R7, R7, #1
0x451C	0x44634010  ADD.L	R6, R6, #1
0x4520	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 561 :: 		
0x4524	0x44424012  SUB.L	R4, R4, #1
0x4528	0x4442400C  BEXTS.L	R4, R4, #0
;__Lib_Sprintf.c, 562 :: 		
0x452C	0x00301142  JMP	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
0x4530	0xB3F20000  STI.S	SP, #0, R4
; pb end address is: 28 (R7)
; ap end address is: 0 (R0)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
0x4534	0x4440C000  MOVE.L	R4, R1
0x4538	0x4412C00D  BEXTU.L	R1, R5, #0
0x453C	0x44504000  MOVE.L	R5, R0
0x4540	0xAA0F8000  LDI.S	R0, SP, #0
0x4544	0x4400400C  BEXTS.L	R0, R0, #0
0x4548	0x00301158  JMP	L___Lib_Sprintf__doprntf180
; prec end address is: 8 (R2)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 558 :: 		
0x454C	0xB5F08000  STI.L	SP, #0, R1
0x4550	0x4412C00D  BEXTU.L	R1, R5, #0
0x4554	0x44504000  MOVE.L	R5, R0
0x4558	0x4402400C  BEXTS.L	R0, R4, #0
0x455C	0xAC4F8000  LDI.L	R4, SP, #0
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; width start address is: 0 (R0)
; flag start address is: 4 (R1)
; prec start address is: 8 (R2)
; f start address is: 16 (R4)
; pb start address is: 28 (R7)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
0x4560	0x4430C024  AND.L	R3, R1, #2
0x4564	0x5BE1C002  CMP.S	R3, #0
0x4568	0x0028116A  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x456C	0x4430C014  AND.L	R3, R1, #1
0x4570	0x5BE1C002  CMP.S	R3, #0
0x4574	0x00281161  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf184
0x4578	0x6430002D  LDK.L	R3, #45
0x457C	0xB1F1800B  STI.B	SP, #11, R3
0x4580	0x00301163  JMP	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x4584	0x6430002B  LDK.L	R3, #43
0x4588	0xB1F1800B  STI.B	SP, #11, R3
L___Lib_Sprintf__doprntf185:
0x458C	0xA83F800B  LDI.B	R3, SP, #11
0x4590	0xB0718000  STI.B	R7, #0, R3
0x4594	0x4473C010  ADD.L	R7, R7, #1
0x4598	0x44334010  ADD.L	R3, R6, #1
0x459C	0x4431C00C  BEXTS.L	R3, R3, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x45A0	0x4463C000  MOVE.L	R6, R7
0x45A4	0x00301178  JMP	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; ccnt start address is: 24 (R6)
0x45A8	0x4430C014  AND.L	R3, R1, #1
0x45AC	0x5BE1C002  CMP.S	R3, #0
0x45B0	0x00281174  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf381
;__Lib_Sprintf.c, 567 :: 		
0x45B4	0x64300020  LDK.L	R3, #32
0x45B8	0xB0718000  STI.B	R7, #0, R3
0x45BC	0x4473C010  ADD.L	R7, R7, #1
0x45C0	0x44634010  ADD.L	R6, R6, #1
0x45C4	0x4463400C  BEXTS.L	R6, R6, #0
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x45C8	0x4433C000  MOVE.L	R3, R7
0x45CC	0x00301175  JMP	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf381:
;__Lib_Sprintf.c, 566 :: 		
0x45D0	0x4433C000  MOVE.L	R3, R7
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
0x45D4	0xB5F18000  STI.L	SP, #0, R3
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x45D8	0x4433400C  BEXTS.L	R3, R6, #0
0x45DC	0xAC6F8000  LDI.L	R6, SP, #0
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x45E0	0x4510400C  BEXTS.L	R17, R0, #0
; width end address is: 0 (R0)
; prec end address is: 8 (R2)
; f end address is: 16 (R4)
; flag end address is: 4 (R1)
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
; ap end address is: 20 (R5)
0x45E4	0x4401400C  BEXTS.L	R0, R2, #0
0x45E8	0x44234000  MOVE.L	R2, R6
0x45EC	0x4500C00D  BEXTU.L	R16, R1, #0
0x45F0	0x4411C00C  BEXTS.L	R1, R3, #0
0x45F4	0x44E24000  MOVE.L	R14, R4
0x45F8	0x44D2C000  MOVE.L	R13, R5
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; ccnt start address is: 4 (R1)
; pb start address is: 8 (R2)
; ap start address is: 52 (R13)
; f start address is: 56 (R14)
; prec start address is: 0 (R0)
; flag start address is: 64 (R16)
; width start address is: 68 (R17)
; ap end address is: 52 (R13)
; f end address is: 56 (R14)
; flag end address is: 64 (R16)
; width end address is: 68 (R17)
; prec end address is: 0 (R0)
; ccnt end address is: 4 (R1)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; width start address is: 68 (R17)
; flag start address is: 64 (R16)
; prec start address is: 0 (R0)
; f start address is: 56 (R14)
; ap start address is: 52 (R13)
; pb start address is: 8 (R2)
; ccnt start address is: 4 (R1)
0x45FC	0xA84F8010  LDI.B	R4, SP, #16
0x4600	0xA83F8010  LDI.B	R3, SP, #16
0x4604	0x4431C012  SUB.L	R3, R3, #1
0x4608	0xB1F18010  STI.B	SP, #16, R3
0x460C	0x59E24002  CMP.B	R4, #0
0x4610	0x00281193  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x4614	0xA83F8010  LDI.B	R3, SP, #16
0x4618	0x4441C028  ASHL.L	R4, R3, #2
0x461C	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x4620	0x44318040  ADD.L	R3, R3, R4
0x4624	0xCC418000  LPMI.L	R4, R3, #0
0x4628	0xAC3F801C  LDI.L	R3, SP, #28
0x462C	0xF4318040  UDIV.L	R3, R3, R4
0x4630	0xF431C0A1  UMOD.L	R3, R3, #10
0x4634	0x4431C300  ADD.L	R3, R3, #48
0x4638	0xB0218000  STI.B	R2, #0, R3
0x463C	0x44214010  ADD.L	R2, R2, #1
0x4640	0x4410C010  ADD.L	R1, R1, #1
0x4644	0x4410C00C  BEXTS.L	R1, R1, #0
0x4648	0x0030117F  JMP	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
0x464C	0xB3F08000  STI.S	SP, #0, R1
; f end address is: 56 (R14)
; flag end address is: 64 (R16)
; width end address is: 68 (R17)
; prec end address is: 0 (R0)
; ccnt end address is: 4 (R1)
; pb end address is: 8 (R2)
0x4650	0x4410400C  BEXTS.L	R1, R0, #0
0x4654	0xAA0F8000  LDI.S	R0, SP, #0
0x4658	0x4400400C  BEXTS.L	R0, R0, #0
L___Lib_Sprintf__doprntf190:
; ap end address is: 52 (R13)
; ccnt start address is: 0 (R0)
; pb start address is: 8 (R2)
; ap start address is: 52 (R13)
; f start address is: 56 (R14)
; prec start address is: 4 (R1)
; flag start address is: 64 (R16)
; width start address is: 68 (R17)
0x465C	0xAA3F8018  LDI.S	R3, SP, #24
0x4660	0x5BE1C002  CMP.S	R3, #0
0x4664	0x016011A4  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x4668	0x64300030  LDK.L	R3, #48
0x466C	0xB0218000  STI.B	R2, #0, R3
0x4670	0x44214010  ADD.L	R2, R2, #1
0x4674	0x44004010  ADD.L	R0, R0, #1
0x4678	0x4400400C  BEXTS.L	R0, R0, #0
;__Lib_Sprintf.c, 573 :: 		
0x467C	0xAA3F8018  LDI.S	R3, SP, #24
0x4680	0x4431C00C  BEXTS.L	R3, R3, #0
0x4684	0x4431C012  SUB.L	R3, R3, #1
0x4688	0xB3F18018  STI.S	SP, #24, R3
;__Lib_Sprintf.c, 574 :: 		
0x468C	0x00301197  JMP	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
0x4690	0x5BE0C082  CMP.S	R1, #8
0x4694	0x016011A9  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x4698	0x64300008  LDK.L	R3, #8
0x469C	0xB1F18010  STI.B	SP, #16, R3
0x46A0	0x003011AA  JMP	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x46A4	0xB1F08010  STI.B	SP, #16, R1
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x46A8	0xA83F8010  LDI.B	R3, SP, #16
0x46AC	0x44308032  SUB.L	R3, R1, R3
; prec end address is: 4 (R1)
; prec start address is: 72 (R18)
0x46B0	0x4521C00C  BEXTS.L	R18, R3, #0
;__Lib_Sprintf.c, 580 :: 		
0x46B4	0xA83F8010  LDI.B	R3, SP, #16
0x46B8	0x59E1C002  CMP.B	R3, #0
0x46BC	0x002011B8  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf343
0x46C0	0x64300800  LDK.L	R3, #2048
0x46C4	0x44380034  AND.L	R3, R16, R3
0x46C8	0x4431C00D  BEXTU.L	R3, R3, #0
0x46CC	0x5BE1C002  CMP.S	R3, #0
0x46D0	0x002011B8  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf342
0x46D4	0x45414000  MOVE.L	R20, R2
0x46D8	0x4530400C  BEXTS.L	R19, R0, #0
0x46DC	0x003011BE  JMP	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x46E0	0x6430002E  LDK.L	R3, #46
0x46E4	0xB0218000  STI.B	R2, #0, R3
0x46E8	0x44114010  ADD.L	R1, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 4 (R1)
0x46EC	0x45304010  ADD.L	R19, R0, #1
0x46F0	0x4539C00C  BEXTS.L	R19, R19, #0
; ccnt end address is: 0 (R0)
; ccnt start address is: 76 (R19)
; ccnt end address is: 76 (R19)
; pb end address is: 4 (R1)
0x46F4	0x4540C000  MOVE.L	R20, R1
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; ccnt start address is: 76 (R19)
; pb start address is: 80 (R20)
0x46F8	0xA80F8010  LDI.B	R0, SP, #16
0x46FC	0x4400500C  BEXTS.L	R0, R0, #256
0x4700	0x00340541  CALL	__Lib_Sprintf_scale+0
0x4704	0xAC4F8014  LDI.L	R4, SP, #20
0x4708	0x44604000  MOVE.L	R6, R0
0x470C	0x0034077D  CALL	__Mul_FP+0
0x4710	0x44404000  MOVE.L	R4, R0
0x4714	0x00340851  CALL	__FloatToSignedIntegral+0
0x4718	0xB5F0001C  STI.L	SP, #28, R0
; ap end address is: 52 (R13)
; f end address is: 56 (R14)
; flag end address is: 64 (R16)
; width end address is: 68 (R17)
; prec end address is: 72 (R18)
; ccnt end address is: 76 (R19)
; pb end address is: 80 (R20)
0x471C	0x4466C000  MOVE.L	R6, R13
0x4720	0x44574000  MOVE.L	R5, R14
0x4724	0x4428400D  BEXTU.L	R2, R16, #0
0x4728	0x4418C00C  BEXTS.L	R1, R17, #0
0x472C	0x4409400C  BEXTS.L	R0, R18, #0
0x4730	0x4479C00C  BEXTS.L	R7, R19, #0
0x4734	0x448A4000  MOVE.L	R8, R20
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; prec start address is: 0 (R0)
; width start address is: 4 (R1)
; flag start address is: 8 (R2)
; f start address is: 20 (R5)
; ap start address is: 24 (R6)
0x4738	0xA83F8010  LDI.B	R3, SP, #16
0x473C	0x59E1C002  CMP.B	R3, #0
0x4740	0x002811E2  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x4744	0xA83F8010  LDI.B	R3, SP, #16
0x4748	0x4431C012  SUB.L	R3, R3, #1
0x474C	0x4431D00D  BEXTU.L	R3, R3, #256
0x4750	0xB1F18010  STI.B	SP, #16, R3
0x4754	0x4441C028  ASHL.L	R4, R3, #2
0x4758	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x475C	0x44318040  ADD.L	R3, R3, R4
0x4760	0xCC418000  LPMI.L	R4, R3, #0
0x4764	0xAC3F801C  LDI.L	R3, SP, #28
0x4768	0xF4318040  UDIV.L	R3, R3, R4
0x476C	0xF431C0A1  UMOD.L	R3, R3, #10
0x4770	0x4431C300  ADD.L	R3, R3, #48
0x4774	0xB0818000  STI.B	R8, #0, R3
0x4778	0x44844010  ADD.L	R8, R8, #1
0x477C	0x4473C010  ADD.L	R7, R7, #1
0x4780	0x4473C00C  BEXTS.L	R7, R7, #0
0x4784	0x003011CE  JMP	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
0x4788	0xB5F28000  STI.L	SP, #0, R5
; ap end address is: 24 (R6)
; ccnt end address is: 28 (R7)
; flag end address is: 8 (R2)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 20 (R5)
0x478C	0xB5F30004  STI.L	SP, #4, R6
0x4790	0x4441400D  BEXTU.L	R4, R2, #0
0x4794	0x4423C00C  BEXTS.L	R2, R7, #0
0x4798	0x44744000  MOVE.L	R7, R8
0x479C	0x4460400C  BEXTS.L	R6, R0, #0
0x47A0	0x4450C00C  BEXTS.L	R5, R1, #0
0x47A4	0xAC0F8004  LDI.L	R0, SP, #4
0x47A8	0xAC1F8000  LDI.L	R1, SP, #0
L___Lib_Sprintf__doprntf199:
; width end address is: 4 (R1)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 16 (R4)
; width start address is: 20 (R5)
; prec start address is: 24 (R6)
; ccnt start address is: 8 (R2)
; pb start address is: 28 (R7)
0x47AC	0x5BE34002  CMP.S	R6, #0
0x47B0	0x002811F5  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x47B4	0x64300030  LDK.L	R3, #48
0x47B8	0xB0718000  STI.B	R7, #0, R3
0x47BC	0x4473C010  ADD.L	R7, R7, #1
0x47C0	0x44214010  ADD.L	R2, R2, #1
0x47C4	0x4421400C  BEXTS.L	R2, R2, #0
;__Lib_Sprintf.c, 589 :: 		
0x47C8	0x44634012  SUB.L	R6, R6, #1
0x47CC	0x4463400C  BEXTS.L	R6, R6, #0
;__Lib_Sprintf.c, 590 :: 		
; prec end address is: 24 (R6)
0x47D0	0x003011EB  JMP	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
0x47D4	0x44324084  AND.L	R3, R4, #8
; flag end address is: 16 (R4)
0x47D8	0x5BE1C002  CMP.S	R3, #0
0x47DC	0x0028120B  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf383
0x47E0	0x5BE2C002  CMP.S	R5, #0
0x47E4	0x01601211  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf384
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
; width end address is: 20 (R5)
; ccnt end address is: 8 (R2)
0x47E8	0x4441400C  BEXTS.L	R4, R2, #0
0x47EC	0x4422C00C  BEXTS.L	R2, R5, #0
0x47F0	0x4453C000  MOVE.L	R5, R7
0x47F4	0x003011FE  JMP	L___Lib_Sprintf__doprntf204
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf382:
;__Lib_Sprintf.c, 594 :: 		
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; width start address is: 8 (R2)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
0x47F8	0x64300020  LDK.L	R3, #32
0x47FC	0xB0518000  STI.B	R5, #0, R3
0x4800	0x4452C010  ADD.L	R5, R5, #1
; pb end address is: 20 (R5)
0x4804	0x44424010  ADD.L	R4, R4, #1
0x4808	0x4442400C  BEXTS.L	R4, R4, #0
; ccnt end address is: 16 (R4)
;__Lib_Sprintf.c, 594 :: 		
0x480C	0x44314012  SUB.L	R3, R2, #1
0x4810	0x4431C00C  BEXTS.L	R3, R3, #0
0x4814	0x4421C00C  BEXTS.L	R2, R3, #0
; width end address is: 8 (R2)
0x4818	0x5BE1C002  CMP.S	R3, #0
0x481C	0x002011FE  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf382
; width end address is: 8 (R2)
; pb end address is: 20 (R5)
; ap end address is: 0 (R0)
; ccnt end address is: 16 (R4)
; f end address is: 4 (R1)
0x4820	0x4432400C  BEXTS.L	R3, R4, #0
0x4824	0x4422C000  MOVE.L	R2, R5
;__Lib_Sprintf.c, 591 :: 		
0x4828	0x0030120D  JMP	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf383:
0x482C	0x4431400C  BEXTS.L	R3, R2, #0
0x4830	0x4423C000  MOVE.L	R2, R7
L___Lib_Sprintf__doprntf345:
; pb start address is: 8 (R2)
; ccnt start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x4834	0x44504000  MOVE.L	R5, R0
; ap end address is: 0 (R0)
; ccnt end address is: 12 (R3)
; pb end address is: 8 (R2)
; f end address is: 4 (R1)
0x4838	0x4461C00C  BEXTS.L	R6, R3, #0
0x483C	0x44314000  MOVE.L	R3, R2
0x4840	0x00301214  JMP	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf384:
0x4844	0x4433C000  MOVE.L	R3, R7
0x4848	0x4461400C  BEXTS.L	R6, R2, #0
0x484C	0x44504000  MOVE.L	R5, R0
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 24 (R6)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
0x4850	0x4421C000  MOVE.L	R2, R3
; pb end address is: 12 (R3)
; ap end address is: 20 (R5)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x4854	0x4400C000  MOVE.L	R0, R1
0x4858	0x00300C5E  JMP	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; prec start address is: 0 (R0)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
; flag start address is: 84 (R21)
0x485C	0x443ACC04  AND.L	R3, R21, #192
0x4860	0x5BE1C002  CMP.S	R3, #0
0x4864	0x00201236  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x4868	0x443AC104  AND.L	R3, R21, #16
0x486C	0x5BE1C002  CMP.S	R3, #0
0x4870	0x00281223  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x4874	0xAC490000  LDI.L	R4, R18, #0
0x4878	0x44324040  ADD.L	R3, R4, #4
0x487C	0xB5218000  STI.L	R18, #0, R3
0x4880	0xAC320000  LDI.L	R3, R4, #0
0x4884	0xB5F1801C  STI.L	SP, #28, R3
0x4888	0x00301229  JMP	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x488C	0xAC490000  LDI.L	R4, R18, #0
0x4890	0x44324040  ADD.L	R3, R4, #4
0x4894	0xB5218000  STI.L	R18, #0, R3
0x4898	0xAA320000  LDI.S	R3, R4, #0
0x489C	0x4431C00C  BEXTS.L	R3, R3, #0
0x48A0	0xB5F1801C  STI.L	SP, #28, R3
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x48A4	0xAC3F801C  LDI.L	R3, SP, #28
0x48A8	0x5DE1C002  CMP.L	R3, #0
0x48AC	0x01281234  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf385
;__Lib_Sprintf.c, 606 :: 		
0x48B0	0x443AC035  OR.L	R3, R21, #3
; flag end address is: 84 (R21)
; flag start address is: 4 (R1)
0x48B4	0x4411C00D  BEXTU.L	R1, R3, #0
;__Lib_Sprintf.c, 607 :: 		
0x48B8	0xAC4F801C  LDI.L	R4, SP, #28
0x48BC	0x64300000  LDK.L	R3, #0
0x48C0	0x44318042  SUB.L	R3, R3, R4
0x48C4	0xB5F1801C  STI.L	SP, #28, R3
; flag end address is: 4 (R1)
0x48C8	0x4420C00D  BEXTU.L	R2, R1, #0
;__Lib_Sprintf.c, 608 :: 		
0x48CC	0x00301235  JMP	L___Lib_Sprintf__doprntf210
L___Lib_Sprintf__doprntf385:
;__Lib_Sprintf.c, 605 :: 		
0x48D0	0x442AC00D  BEXTU.L	R2, R21, #0
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
0x48D4	0x00301245  JMP	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
; flag start address is: 84 (R21)
0x48D8	0x443AC104  AND.L	R3, R21, #16
0x48DC	0x5BE1C002  CMP.S	R3, #0
0x48E0	0x0028123F  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x48E4	0xAC490000  LDI.L	R4, R18, #0
0x48E8	0x44324040  ADD.L	R3, R4, #4
0x48EC	0xB5218000  STI.L	R18, #0, R3
0x48F0	0xAC320000  LDI.L	R3, R4, #0
0x48F4	0xB5F1801C  STI.L	SP, #28, R3
0x48F8	0x00301244  JMP	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x48FC	0xAC490000  LDI.L	R4, R18, #0
0x4900	0x44324040  ADD.L	R3, R4, #4
0x4904	0xB5218000  STI.L	R18, #0, R3
0x4908	0xAA320000  LDI.S	R3, R4, #0
0x490C	0xB5F1801C  STI.L	SP, #28, R3
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
0x4910	0x442AC00D  BEXTU.L	R2, R21, #0
L___Lib_Sprintf__doprntf211:
; flag end address is: 84 (R21)
;__Lib_Sprintf.c, 618 :: 		
; flag start address is: 8 (R2)
0x4914	0x5BE04002  CMP.S	R0, #0
0x4918	0x0020124E  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf386
0x491C	0xAC3F801C  LDI.L	R3, SP, #28
0x4920	0x5DE1C002  CMP.L	R3, #0
0x4924	0x00201250  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf387
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x4928	0x44004010  ADD.L	R0, R0, #1
0x492C	0x4400400C  BEXTS.L	R0, R0, #0
; prec end address is: 0 (R0)
0x4930	0x4470400C  BEXTS.L	R7, R0, #0
;__Lib_Sprintf.c, 618 :: 		
0x4934	0x0030124F  JMP	L___Lib_Sprintf__doprntf347
L___Lib_Sprintf__doprntf386:
0x4938	0x4470400C  BEXTS.L	R7, R0, #0
L___Lib_Sprintf__doprntf347:
; prec start address is: 28 (R7)
; prec end address is: 28 (R7)
0x493C	0x00301251  JMP	L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf387:
0x4940	0x4470400C  BEXTS.L	R7, R0, #0
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
; prec start address is: 28 (R7)
0x4944	0x44314C04  AND.L	R3, R2, #192
0x4948	0x4451D00D  BEXTU.L	R5, R3, #256
0x494C	0x003012AB  JMP	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x4950	0x64300001  LDK.L	R3, #1
0x4954	0xB1F18010  STI.B	SP, #16, R3
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 28 (R7)
; flag end address is: 8 (R2)
0x4958	0x4498400C  BEXTS.L	R9, R16, #0
0x495C	0x4403C00C  BEXTS.L	R0, R7, #0
0x4960	0x4478C00C  BEXTS.L	R7, R17, #0
0x4964	0x44694000  MOVE.L	R6, R18
0x4968	0x4489C000  MOVE.L	R8, R19
0x496C	0x441A4000  MOVE.L	R1, R20
L___Lib_Sprintf__doprntf221:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 32 (R8)
; ap start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; width start address is: 36 (R9)
0x4970	0xA83F8010  LDI.B	R3, SP, #16
0x4974	0x59E1C0A2  CMP.B	R3, #10
0x4978	0x0028126C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x497C	0xA83F8010  LDI.B	R3, SP, #16
0x4980	0x4441C028  ASHL.L	R4, R3, #2
0x4984	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x4988	0x44318040  ADD.L	R3, R3, R4
0x498C	0xCC418000  LPMI.L	R4, R3, #0
0x4990	0xAC3F801C  LDI.L	R3, SP, #28
0x4994	0x5DE18042  CMP.L	R3, R4
0x4998	0x00601268  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x499C	0x0030126C  JMP	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x49A0	0xA83F8010  LDI.B	R3, SP, #16
0x49A4	0x4431C010  ADD.L	R3, R3, #1
0x49A8	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 625 :: 		
0x49AC	0x0030125C  JMP	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
0x49B0	0x4450400C  BEXTS.L	R5, R0, #0
; ap end address is: 24 (R6)
; ccnt end address is: 28 (R7)
; width end address is: 36 (R9)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x49B4	0x44034000  MOVE.L	R0, R6
0x49B8	0x4463C00C  BEXTS.L	R6, R7, #0
0x49BC	0x4444C00C  BEXTS.L	R4, R9, #0
0x49C0	0x003012B9  JMP	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; prec start address is: 28 (R7)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
0x49C4	0x64300001  LDK.L	R3, #1
0x49C8	0xB1F18010  STI.B	SP, #16, R3
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 28 (R7)
; flag end address is: 8 (R2)
0x49CC	0x4498400C  BEXTS.L	R9, R16, #0
0x49D0	0x4403C00C  BEXTS.L	R0, R7, #0
0x49D4	0x4478C00C  BEXTS.L	R7, R17, #0
0x49D8	0x44694000  MOVE.L	R6, R18
0x49DC	0x4489C000  MOVE.L	R8, R19
0x49E0	0x441A4000  MOVE.L	R1, R20
L___Lib_Sprintf__doprntf226:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 32 (R8)
; ap start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; width start address is: 36 (R9)
0x49E4	0xA83F8010  LDI.B	R3, SP, #16
0x49E8	0x59E1C082  CMP.B	R3, #8
0x49EC	0x00281289  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x49F0	0xA83F8010  LDI.B	R3, SP, #16
0x49F4	0x4441C028  ASHL.L	R4, R3, #2
0x49F8	0x6430640C  LDK.L	R3, #__Lib_Sprintf_hexpowers+0
0x49FC	0x44318040  ADD.L	R3, R3, R4
0x4A00	0xCC418000  LPMI.L	R4, R3, #0
0x4A04	0xAC3F801C  LDI.L	R3, SP, #28
0x4A08	0x5DE18042  CMP.L	R3, R4
0x4A0C	0x00601285  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x4A10	0x00301289  JMP	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x4A14	0xA83F8010  LDI.B	R3, SP, #16
0x4A18	0x4431C010  ADD.L	R3, R3, #1
0x4A1C	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 631 :: 		
0x4A20	0x00301279  JMP	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
0x4A24	0x4450400C  BEXTS.L	R5, R0, #0
; ap end address is: 24 (R6)
; ccnt end address is: 28 (R7)
; width end address is: 36 (R9)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x4A28	0x44034000  MOVE.L	R0, R6
0x4A2C	0x4463C00C  BEXTS.L	R6, R7, #0
0x4A30	0x4444C00C  BEXTS.L	R4, R9, #0
0x4A34	0x003012B9  JMP	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; prec start address is: 28 (R7)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
0x4A38	0x64300001  LDK.L	R3, #1
0x4A3C	0xB1F18010  STI.B	SP, #16, R3
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 28 (R7)
; flag end address is: 8 (R2)
0x4A40	0x4498400C  BEXTS.L	R9, R16, #0
0x4A44	0x4403C00C  BEXTS.L	R0, R7, #0
0x4A48	0x4478C00C  BEXTS.L	R7, R17, #0
0x4A4C	0x44694000  MOVE.L	R6, R18
0x4A50	0x4489C000  MOVE.L	R8, R19
0x4A54	0x441A4000  MOVE.L	R1, R20
L___Lib_Sprintf__doprntf231:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 32 (R8)
; ap start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; width start address is: 36 (R9)
0x4A58	0xA83F8010  LDI.B	R3, SP, #16
0x4A5C	0x59E1C0C2  CMP.B	R3, #12
0x4A60	0x002812A6  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x4A64	0xA83F8010  LDI.B	R3, SP, #16
0x4A68	0x4441C028  ASHL.L	R4, R3, #2
0x4A6C	0x643063B4  LDK.L	R3, #__Lib_Sprintf_octpowers+0
0x4A70	0x44318040  ADD.L	R3, R3, R4
0x4A74	0xCC418000  LPMI.L	R4, R3, #0
0x4A78	0xAC3F801C  LDI.L	R3, SP, #28
0x4A7C	0x5DE18042  CMP.L	R3, R4
0x4A80	0x006012A2  JMPC	R30, C, #0, L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x4A84	0x003012A6  JMP	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x4A88	0xA83F8010  LDI.B	R3, SP, #16
0x4A8C	0x4431C010  ADD.L	R3, R3, #1
0x4A90	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 637 :: 		
0x4A94	0x00301296  JMP	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
0x4A98	0x4450400C  BEXTS.L	R5, R0, #0
; ap end address is: 24 (R6)
; ccnt end address is: 28 (R7)
; width end address is: 36 (R9)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x4A9C	0x44034000  MOVE.L	R0, R6
0x4AA0	0x4463C00C  BEXTS.L	R6, R7, #0
0x4AA4	0x4444C00C  BEXTS.L	R4, R9, #0
0x4AA8	0x003012B9  JMP	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; prec start address is: 28 (R7)
; width start address is: 64 (R16)
; ccnt start address is: 68 (R17)
; ap start address is: 72 (R18)
; pb start address is: 76 (R19)
; f start address is: 80 (R20)
0x4AAC	0x59E2C002  CMP.B	R5, #0
0x4AB0	0x00281254  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf219
0x4AB4	0x59E2CC02  CMP.B	R5, #192
0x4AB8	0x00281254  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf220
0x4ABC	0x59E2C802  CMP.B	R5, #128
0x4AC0	0x00281271  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf225
0x4AC4	0x59E2C402  CMP.B	R5, #64
0x4AC8	0x0028128E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf230
; f end address is: 80 (R20)
; pb end address is: 76 (R19)
; ap end address is: 72 (R18)
; ccnt end address is: 68 (R17)
; width end address is: 64 (R16)
; prec end address is: 28 (R7)
; flag end address is: 8 (R2)
0x4ACC	0x4453C00C  BEXTS.L	R5, R7, #0
0x4AD0	0x441A4000  MOVE.L	R1, R20
0x4AD4	0x4489C000  MOVE.L	R8, R19
0x4AD8	0x44094000  MOVE.L	R0, R18
0x4ADC	0x4468C00C  BEXTS.L	R6, R17, #0
0x4AE0	0x4448400C  BEXTS.L	R4, R16, #0
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; width start address is: 16 (R4)
; ccnt start address is: 24 (R6)
; ap start address is: 0 (R0)
; pb start address is: 32 (R8)
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 20 (R5)
0x4AE4	0xA83F8010  LDI.B	R3, SP, #16
0x4AE8	0x5BE18052  CMP.S	R3, R5
0x4AEC	0x012812BE  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x4AF0	0xB1F28010  STI.B	SP, #16, R5
0x4AF4	0x003012C4  JMP	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x4AF8	0xA83F8010  LDI.B	R3, SP, #16
0x4AFC	0x5BE28032  CMP.S	R5, R3
0x4B00	0x012812C4  JMPC	R30, GTE, #1, L___Lib_Sprintf__doprntf388
; prec end address is: 20 (R5)
;__Lib_Sprintf.c, 644 :: 		
; prec start address is: 12 (R3)
0x4B04	0xA83F8010  LDI.B	R3, SP, #16
; prec end address is: 12 (R3)
0x4B08	0x4451C00C  BEXTS.L	R5, R3, #0
0x4B0C	0x003012C4  JMP	L___Lib_Sprintf__doprntf237
L___Lib_Sprintf__doprntf388:
;__Lib_Sprintf.c, 643 :: 		
;__Lib_Sprintf.c, 644 :: 		
L___Lib_Sprintf__doprntf237:
; prec start address is: 20 (R5)
; prec end address is: 20 (R5)
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
; prec start address is: 20 (R5)
0x4B10	0x5BE24002  CMP.S	R4, #0
0x4B14	0x002812CC  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf389
0x4B18	0x44314034  AND.L	R3, R2, #3
0x4B1C	0x5BE1C002  CMP.S	R3, #0
0x4B20	0x002812CD  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf390
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x4B24	0x44424012  SUB.L	R4, R4, #1
0x4B28	0x4442400C  BEXTS.L	R4, R4, #0
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 645 :: 		
0x4B2C	0x003012CC  JMP	L___Lib_Sprintf__doprntf349
L___Lib_Sprintf__doprntf389:
L___Lib_Sprintf__doprntf349:
; width start address is: 16 (R4)
; width end address is: 16 (R4)
0x4B30	0x003012CD  JMP	L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf390:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
; width start address is: 16 (R4)
0x4B34	0x5BE20052  CMP.S	R4, R5
0x4B38	0x016012D2  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x4B3C	0x44720052  SUB.L	R7, R4, R5
0x4B40	0x4473C00C  BEXTS.L	R7, R7, #0
; width end address is: 16 (R4)
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x4B44	0x003012D3  JMP	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
; width start address is: 28 (R7)
0x4B48	0x64700000  LDK.L	R7, #0
; width end address is: 28 (R7)
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
; width start address is: 28 (R7)
0x4B4C	0x643008C4  LDK.L	R3, #2244
0x4B50	0x44410034  AND.L	R4, R2, R3
0x4B54	0x64300840  LDK.L	R3, #2112
0x4B58	0x5BE20032  CMP.S	R4, R3
0x4B5C	0x002012DF  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x4B60	0x5BE3C002  CMP.S	R7, #0
0x4B64	0x002812DE  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf391
;__Lib_Sprintf.c, 653 :: 		
0x4B68	0x4443C012  SUB.L	R4, R7, #1
0x4B6C	0x4442400C  BEXTS.L	R4, R4, #0
; width end address is: 28 (R7)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
0x4B70	0x4472400C  BEXTS.L	R7, R4, #0
0x4B74	0x003012DE  JMP	L___Lib_Sprintf__doprntf244
L___Lib_Sprintf__doprntf391:
;__Lib_Sprintf.c, 652 :: 		
;__Lib_Sprintf.c, 653 :: 		
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
; width start address is: 28 (R7)
0x4B78	0x003012EC  JMP	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x4B7C	0x643008C0  LDK.L	R3, #2240
0x4B80	0x44410034  AND.L	R4, R2, R3
0x4B84	0x64300880  LDK.L	R3, #2176
0x4B88	0x5BE20032  CMP.S	R4, R3
0x4B8C	0x002012EC  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf392
;__Lib_Sprintf.c, 657 :: 		
0x4B90	0x5BE3C022  CMP.S	R7, #2
0x4B94	0x016012E9  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x4B98	0x4433C022  SUB.L	R3, R7, #2
0x4B9C	0x4431C00C  BEXTS.L	R3, R3, #0
; width end address is: 28 (R7)
; width start address is: 12 (R3)
; width end address is: 12 (R3)
0x4BA0	0x003012EA  JMP	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
; width start address is: 12 (R3)
0x4BA4	0x64300000  LDK.L	R3, #0
; width end address is: 12 (R3)
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
; width start address is: 12 (R3)
0x4BA8	0x4471C00C  BEXTS.L	R7, R3, #0
; width end address is: 12 (R3)
0x4BAC	0x003012EC  JMP	L___Lib_Sprintf__doprntf246
L___Lib_Sprintf__doprntf392:
;__Lib_Sprintf.c, 656 :: 		
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
; width start address is: 28 (R7)
; width end address is: 28 (R7)
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
; width start address is: 28 (R7)
0x4BB0	0x44314044  AND.L	R3, R2, #4
0x4BB4	0x5BE1C002  CMP.S	R3, #0
0x4BB8	0x0028134C  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x4BBC	0x44314024  AND.L	R3, R2, #2
0x4BC0	0x5BE1C002  CMP.S	R3, #0
0x4BC4	0x00281301  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x4BC8	0x44314014  AND.L	R3, R2, #1
0x4BCC	0x5BE1C002  CMP.S	R3, #0
0x4BD0	0x002812F8  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf251
0x4BD4	0x6430002D  LDK.L	R3, #45
0x4BD8	0xB1F1800C  STI.B	SP, #12, R3
0x4BDC	0x003012FA  JMP	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x4BE0	0x6430002B  LDK.L	R3, #43
0x4BE4	0xB1F1800C  STI.B	SP, #12, R3
L___Lib_Sprintf__doprntf252:
0x4BE8	0xA83F800C  LDI.B	R3, SP, #12
0x4BEC	0xB0818000  STI.B	R8, #0, R3
0x4BF0	0x44444010  ADD.L	R4, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 16 (R4)
0x4BF4	0x44A34010  ADD.L	R10, R6, #1
0x4BF8	0x44A5400C  BEXTS.L	R10, R10, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 40 (R10)
0x4BFC	0x44324000  MOVE.L	R3, R4
; ccnt end address is: 40 (R10)
; pb end address is: 16 (R4)
0x4C00	0x00301328  JMP	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
0x4C04	0x44314014  AND.L	R3, R2, #1
0x4C08	0x5BE1C002  CMP.S	R3, #0
0x4C0C	0x0028130A  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x4C10	0x64300020  LDK.L	R3, #32
0x4C14	0xB0818000  STI.B	R8, #0, R3
0x4C18	0x44444010  ADD.L	R4, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 16 (R4)
0x4C1C	0x44334010  ADD.L	R3, R6, #1
0x4C20	0x4431C00C  BEXTS.L	R3, R3, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
; pb end address is: 16 (R4)
0x4C24	0x00301326  JMP	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
0x4C28	0x643008C0  LDK.L	R3, #2240
0x4C2C	0x44410034  AND.L	R4, R2, R3
0x4C30	0x64300880  LDK.L	R3, #2176
0x4C34	0x5BE20032  CMP.S	R4, R3
0x4C38	0x00201324  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf393
;__Lib_Sprintf.c, 670 :: 		
0x4C3C	0x64300030  LDK.L	R3, #48
0x4C40	0xB0818000  STI.B	R8, #0, R3
0x4C44	0x44844010  ADD.L	R8, R8, #1
0x4C48	0x44434010  ADD.L	R4, R6, #1
0x4C4C	0x4442400C  BEXTS.L	R4, R4, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 671 :: 		
0x4C50	0x44314204  AND.L	R3, R2, #32
0x4C54	0x5BE1C002  CMP.S	R3, #0
0x4C58	0x0028131A  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf257
0x4C5C	0x64300058  LDK.L	R3, #88
0x4C60	0xB1F1800D  STI.B	SP, #13, R3
0x4C64	0x0030131C  JMP	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x4C68	0x64300078  LDK.L	R3, #120
0x4C6C	0xB1F1800D  STI.B	SP, #13, R3
L___Lib_Sprintf__doprntf258:
0x4C70	0xA83F800D  LDI.B	R3, SP, #13
0x4C74	0xB0818000  STI.B	R8, #0, R3
0x4C78	0x44644010  ADD.L	R6, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 24 (R6)
0x4C7C	0x44424010  ADD.L	R4, R4, #1
0x4C80	0x4442400C  BEXTS.L	R4, R4, #0
; pb end address is: 24 (R6)
; ccnt end address is: 16 (R4)
0x4C84	0x4432400C  BEXTS.L	R3, R4, #0
0x4C88	0x44434000  MOVE.L	R4, R6
;__Lib_Sprintf.c, 672 :: 		
0x4C8C	0x00301326  JMP	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf393:
;__Lib_Sprintf.c, 669 :: 		
0x4C90	0x4433400C  BEXTS.L	R3, R6, #0
0x4C94	0x44444000  MOVE.L	R4, R8
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; ccnt start address is: 12 (R3)
; pb start address is: 16 (R4)
; ccnt end address is: 12 (R3)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf255:
; pb start address is: 16 (R4)
; ccnt start address is: 12 (R3)
0x4C98	0x44A1C00C  BEXTS.L	R10, R3, #0
; ccnt end address is: 12 (R3)
; pb end address is: 16 (R4)
0x4C9C	0x44324000  MOVE.L	R3, R4
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; ccnt start address is: 40 (R10)
; pb start address is: 12 (R3)
0x4CA0	0x5BE3C002  CMP.S	R7, #0
0x4CA4	0x00281344  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf395
; width end address is: 28 (R7)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; prec end address is: 20 (R5)
; f end address is: 4 (R1)
0x4CA8	0x44404000  MOVE.L	R4, R0
0x4CAC	0x4460C000  MOVE.L	R6, R1
0x4CB0	0x4481400D  BEXTU.L	R8, R2, #0
0x4CB4	0x4492C00C  BEXTS.L	R9, R5, #0
0x4CB8	0x44B1C000  MOVE.L	R11, R3
;__Lib_Sprintf.c, 674 :: 		
0x4CBC	0x00301332  JMP	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf394:
;__Lib_Sprintf.c, 676 :: 		
0x4CC0	0x4475C00C  BEXTS.L	R7, R11, #0
0x4CC4	0x44B64000  MOVE.L	R11, R12
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; prec start address is: 36 (R9)
; f start address is: 24 (R6)
; width start address is: 44 (R11)
; pb start address is: 48 (R12)
; ap start address is: 16 (R4)
; flag start address is: 32 (R8)
; pb start address is: 44 (R11)
; ccnt start address is: 40 (R10)
; width start address is: 28 (R7)
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; f start address is: 24 (R6)
; f end address is: 24 (R6)
; ap start address is: 16 (R4)
; ap end address is: 16 (R4)
0x4CC8	0x64300030  LDK.L	R3, #48
0x4CCC	0xB0B18000  STI.B	R11, #0, R3
0x4CD0	0x4435C010  ADD.L	R3, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 48 (R12)
0x4CD4	0x44C1C000  MOVE.L	R12, R3
; pb end address is: 48 (R12)
0x4CD8	0x44A54010  ADD.L	R10, R10, #1
0x4CDC	0x44A5400C  BEXTS.L	R10, R10, #0
; ccnt end address is: 40 (R10)
;__Lib_Sprintf.c, 676 :: 		
0x4CE0	0x4433C012  SUB.L	R3, R7, #1
0x4CE4	0x4431C00C  BEXTS.L	R3, R3, #0
; width end address is: 28 (R7)
; width start address is: 44 (R11)
0x4CE8	0x44B1C00C  BEXTS.L	R11, R3, #0
; width end address is: 44 (R11)
0x4CEC	0x5BE1C002  CMP.S	R3, #0
0x4CF0	0x00201330  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf394
; flag end address is: 32 (R8)
; ap end address is: 16 (R4)
; pb end address is: 48 (R12)
; width end address is: 44 (R11)
; ccnt end address is: 40 (R10)
; f end address is: 24 (R6)
; prec end address is: 36 (R9)
0x4CF4	0x44024000  MOVE.L	R0, R4
0x4CF8	0x44134000  MOVE.L	R1, R6
0x4CFC	0x4424400D  BEXTU.L	R2, R8, #0
0x4D00	0x4454C00C  BEXTS.L	R5, R9, #0
0x4D04	0x4475C00C  BEXTS.L	R7, R11, #0
0x4D08	0x44364000  MOVE.L	R3, R12
0x4D0C	0x00301344  JMP	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf395:
;__Lib_Sprintf.c, 673 :: 		
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 40 (R10)
; width start address is: 28 (R7)
; prec start address is: 20 (R5)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x4D10	0x4483C00C  BEXTS.L	R8, R7, #0
; ccnt end address is: 40 (R10)
; pb end address is: 12 (R3)
0x4D14	0x4471400D  BEXTU.L	R7, R2, #0
0x4D18	0x44204000  MOVE.L	R2, R0
0x4D1C	0x4402C00C  BEXTS.L	R0, R5, #0
0x4D20	0x4460C000  MOVE.L	R6, R1
0x4D24	0x4415400C  BEXTS.L	R1, R10, #0
0x4D28	0x4441C000  MOVE.L	R4, R3
0x4D2C	0x003013BA  JMP	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
0x4D30	0x5BE3C002  CMP.S	R7, #0
0x4D34	0x00281368  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf397
0x4D38	0x44314084  AND.L	R3, R2, #8
0x4D3C	0x4431C00D  BEXTU.L	R3, R3, #0
0x4D40	0x5BE1C002  CMP.S	R3, #0
0x4D44	0x0020136C  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf398
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x4D48	0x4442C00C  BEXTS.L	R4, R5, #0
; pb end address is: 32 (R8)
; prec end address is: 20 (R5)
; ccnt end address is: 24 (R6)
0x4D4C	0x44544000  MOVE.L	R5, R8
0x4D50	0x4483400C  BEXTS.L	R8, R6, #0
0x4D54	0x00301359  JMP	L___Lib_Sprintf__doprntf267
; width end address is: 28 (R7)
L___Lib_Sprintf__doprntf396:
;__Lib_Sprintf.c, 682 :: 		
0x4D58	0x4474400C  BEXTS.L	R7, R8, #0
0x4D5C	0x4482C00C  BEXTS.L	R8, R5, #0
0x4D60	0x44534000  MOVE.L	R5, R6
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; width start address is: 32 (R8)
; pb start address is: 24 (R6)
; width start address is: 28 (R7)
; ccnt start address is: 20 (R5)
; prec start address is: 16 (R4)
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; pb start address is: 20 (R5)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; ccnt start address is: 32 (R8)
0x4D64	0x64300020  LDK.L	R3, #32
0x4D68	0xB0518000  STI.B	R5, #0, R3
0x4D6C	0x4462C010  ADD.L	R6, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x4D70	0x44344010  ADD.L	R3, R8, #1
; ccnt end address is: 32 (R8)
; ccnt start address is: 20 (R5)
0x4D74	0x4451C00C  BEXTS.L	R5, R3, #0
; ccnt end address is: 20 (R5)
;__Lib_Sprintf.c, 682 :: 		
0x4D78	0x4433C012  SUB.L	R3, R7, #1
0x4D7C	0x4431C00C  BEXTS.L	R3, R3, #0
; width end address is: 28 (R7)
; width start address is: 32 (R8)
0x4D80	0x4481C00C  BEXTS.L	R8, R3, #0
; width end address is: 32 (R8)
0x4D84	0x5BE1C002  CMP.S	R3, #0
0x4D88	0x00201356  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf396
; prec end address is: 16 (R4)
; ccnt end address is: 20 (R5)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 24 (R6)
; width end address is: 32 (R8)
; f end address is: 4 (R1)
0x4D8C	0x4432400C  BEXTS.L	R3, R4, #0
0x4D90	0x4442C00C  BEXTS.L	R4, R5, #0
0x4D94	0x4474400C  BEXTS.L	R7, R8, #0
0x4D98	0x44834000  MOVE.L	R8, R6
;__Lib_Sprintf.c, 679 :: 		
0x4D9C	0x0030136A  JMP	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf397:
0x4DA0	0x4432C00C  BEXTS.L	R3, R5, #0
0x4DA4	0x4443400C  BEXTS.L	R4, R6, #0
L___Lib_Sprintf__doprntf351:
; width start address is: 28 (R7)
; prec start address is: 12 (R3)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 32 (R8)
; ap start address is: 0 (R0)
; ccnt start address is: 16 (R4)
; prec end address is: 12 (R3)
; width end address is: 28 (R7)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 32 (R8)
; ccnt end address is: 16 (R4)
; f end address is: 4 (R1)
0x4DA8	0x4451C00C  BEXTS.L	R5, R3, #0
0x4DAC	0x0030136D  JMP	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf398:
0x4DB0	0x4443400C  BEXTS.L	R4, R6, #0
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; width start address is: 28 (R7)
; prec start address is: 20 (R5)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 32 (R8)
; ap start address is: 0 (R0)
; ccnt start address is: 16 (R4)
0x4DB4	0x44314024  AND.L	R3, R2, #2
0x4DB8	0x5BE1C002  CMP.S	R3, #0
0x4DBC	0x0028137E  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x4DC0	0x44314014  AND.L	R3, R2, #1
0x4DC4	0x5BE1C002  CMP.S	R3, #0
0x4DC8	0x00281376  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf271
0x4DCC	0x6430002D  LDK.L	R3, #45
0x4DD0	0xB1F1800E  STI.B	SP, #14, R3
0x4DD4	0x00301378  JMP	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x4DD8	0x6430002B  LDK.L	R3, #43
0x4DDC	0xB1F1800E  STI.B	SP, #14, R3
L___Lib_Sprintf__doprntf272:
0x4DE0	0xA83F800E  LDI.B	R3, SP, #14
0x4DE4	0xB0818000  STI.B	R8, #0, R3
0x4DE8	0x44844010  ADD.L	R8, R8, #1
0x4DEC	0x44624010  ADD.L	R6, R4, #1
0x4DF0	0x4463400C  BEXTS.L	R6, R6, #0
; ccnt end address is: 16 (R4)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x4DF4	0x0030138A  JMP	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
; ccnt start address is: 16 (R4)
0x4DF8	0x44314014  AND.L	R3, R2, #1
0x4DFC	0x5BE1C002  CMP.S	R3, #0
0x4E00	0x00281389  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf399
;__Lib_Sprintf.c, 687 :: 		
0x4E04	0x64300020  LDK.L	R3, #32
0x4E08	0xB0818000  STI.B	R8, #0, R3
0x4E0C	0x44644010  ADD.L	R6, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 24 (R6)
0x4E10	0x44424010  ADD.L	R4, R4, #1
0x4E14	0x4442400C  BEXTS.L	R4, R4, #0
; pb end address is: 24 (R6)
; ccnt end address is: 16 (R4)
0x4E18	0x44834000  MOVE.L	R8, R6
0x4E1C	0x4462400C  BEXTS.L	R6, R4, #0
0x4E20	0x0030138A  JMP	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf399:
;__Lib_Sprintf.c, 686 :: 		
0x4E24	0x4462400C  BEXTS.L	R6, R4, #0
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
; pb end address is: 32 (R8)
; ccnt end address is: 24 (R6)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 32 (R8)
; ccnt start address is: 24 (R6)
0x4E28	0x643008C0  LDK.L	R3, #2240
0x4E2C	0x44410034  AND.L	R4, R2, R3
0x4E30	0x64300840  LDK.L	R3, #2112
0x4E34	0x5BE20032  CMP.S	R4, R3
0x4E38	0x00201395  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x4E3C	0x64300030  LDK.L	R3, #48
0x4E40	0xB0818000  STI.B	R8, #0, R3
0x4E44	0x44444010  ADD.L	R4, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 16 (R4)
0x4E48	0x44334010  ADD.L	R3, R6, #1
0x4E4C	0x4431C00C  BEXTS.L	R3, R3, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
; pb end address is: 16 (R4)
0x4E50	0x003013B4  JMP	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
0x4E54	0x643008C0  LDK.L	R3, #2240
0x4E58	0x44410034  AND.L	R4, R2, R3
0x4E5C	0x64300880  LDK.L	R3, #2176
0x4E60	0x5BE20032  CMP.S	R4, R3
0x4E64	0x002013AF  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf400
;__Lib_Sprintf.c, 692 :: 		
0x4E68	0x64300030  LDK.L	R3, #48
0x4E6C	0xB0818000  STI.B	R8, #0, R3
0x4E70	0x44844010  ADD.L	R8, R8, #1
0x4E74	0x44434010  ADD.L	R4, R6, #1
0x4E78	0x4442400C  BEXTS.L	R4, R4, #0
; ccnt end address is: 24 (R6)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 693 :: 		
0x4E7C	0x44314204  AND.L	R3, R2, #32
0x4E80	0x5BE1C002  CMP.S	R3, #0
0x4E84	0x002813A5  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf278
0x4E88	0x64300058  LDK.L	R3, #88
0x4E8C	0xB1F1800F  STI.B	SP, #15, R3
0x4E90	0x003013A7  JMP	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x4E94	0x64300078  LDK.L	R3, #120
0x4E98	0xB1F1800F  STI.B	SP, #15, R3
L___Lib_Sprintf__doprntf279:
0x4E9C	0xA83F800F  LDI.B	R3, SP, #15
0x4EA0	0xB0818000  STI.B	R8, #0, R3
0x4EA4	0x44344010  ADD.L	R3, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 24 (R6)
0x4EA8	0x4461C000  MOVE.L	R6, R3
0x4EAC	0x44424010  ADD.L	R4, R4, #1
0x4EB0	0x4442400C  BEXTS.L	R4, R4, #0
; pb end address is: 24 (R6)
; ccnt end address is: 16 (R4)
0x4EB4	0x44334000  MOVE.L	R3, R6
;__Lib_Sprintf.c, 694 :: 		
0x4EB8	0x003013B1  JMP	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf400:
;__Lib_Sprintf.c, 691 :: 		
0x4EBC	0x4443400C  BEXTS.L	R4, R6, #0
0x4EC0	0x44344000  MOVE.L	R3, R8
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; ccnt start address is: 16 (R4)
; pb start address is: 12 (R3)
0x4EC4	0xB5F18000  STI.L	SP, #0, R3
; ccnt end address is: 16 (R4)
; pb end address is: 12 (R3)
0x4EC8	0x4432400C  BEXTS.L	R3, R4, #0
0x4ECC	0xAC4F8000  LDI.L	R4, SP, #0
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; ccnt start address is: 12 (R3)
0x4ED0	0x4483C00C  BEXTS.L	R8, R7, #0
; width end address is: 28 (R7)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; ccnt end address is: 12 (R3)
; pb end address is: 16 (R4)
; prec end address is: 20 (R5)
; f end address is: 4 (R1)
0x4ED4	0x4471400D  BEXTU.L	R7, R2, #0
0x4ED8	0x44204000  MOVE.L	R2, R0
0x4EDC	0x4402C00C  BEXTS.L	R0, R5, #0
0x4EE0	0x4460C000  MOVE.L	R6, R1
0x4EE4	0x4411C00C  BEXTS.L	R1, R3, #0
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; ccnt start address is: 4 (R1)
; pb start address is: 16 (R4)
; ap start address is: 8 (R2)
; f start address is: 24 (R6)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
; width start address is: 32 (R8)
; prec end address is: 0 (R0)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 24 (R6)
; flag end address is: 28 (R7)
; width end address is: 32 (R8)
; ap end address is: 8 (R2)
L___Lib_Sprintf__doprntf280:
; width start address is: 32 (R8)
; prec start address is: 0 (R0)
; flag start address is: 28 (R7)
; f start address is: 24 (R6)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; ccnt start address is: 4 (R1)
0x4EE8	0xA83F8010  LDI.B	R3, SP, #16
0x4EEC	0x5BE00032  CMP.S	R0, R3
0x4EF0	0x016013C3  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x4EF4	0x64300030  LDK.L	R3, #48
0x4EF8	0xB0418000  STI.B	R4, #0, R3
0x4EFC	0x44424010  ADD.L	R4, R4, #1
0x4F00	0x4410C010  ADD.L	R1, R1, #1
0x4F04	0x4410C00C  BEXTS.L	R1, R1, #0
0x4F08	0x003013BA  JMP	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 24 (R6)
; flag end address is: 28 (R7)
; width end address is: 32 (R8)
; ap end address is: 8 (R2)
0x4F0C	0x4450400C  BEXTS.L	R5, R0, #0
0x4F10	0x4400C00C  BEXTS.L	R0, R1, #0
0x4F14	0x44124000  MOVE.L	R1, R4
L___Lib_Sprintf__doprntf282:
; prec end address is: 0 (R0)
; ccnt start address is: 0 (R0)
; prec start address is: 36 (R9)
; pb start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 24 (R6)
; flag start address is: 28 (R7)
; prec start address is: 20 (R5)
; width start address is: 32 (R8)
0x4F18	0x4442C00C  BEXTS.L	R4, R5, #0
0x4F1C	0x4432C012  SUB.L	R3, R5, #1
; prec end address is: 20 (R5)
; prec start address is: 36 (R9)
0x4F20	0x4491C00C  BEXTS.L	R9, R3, #0
; prec end address is: 36 (R9)
0x4F24	0x5BE24002  CMP.S	R4, #0
0x4F28	0x00281410  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf283
; prec end address is: 36 (R9)
;__Lib_Sprintf.c, 699 :: 		
; prec start address is: 36 (R9)
0x4F2C	0x4433CC04  AND.L	R3, R7, #192
0x4F30	0x4451D00D  BEXTU.L	R5, R3, #256
0x4F34	0x00301401  JMP	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x4F38	0x4434C00C  BEXTS.L	R3, R9, #0
0x4F3C	0x4441C028  ASHL.L	R4, R3, #2
0x4F40	0x643063E4  LDK.L	R3, #__Lib_Sprintf_dpowers+0
0x4F44	0x44318040  ADD.L	R3, R3, R4
0x4F48	0xCC418000  LPMI.L	R4, R3, #0
0x4F4C	0xAC3F801C  LDI.L	R3, SP, #28
0x4F50	0xF4318040  UDIV.L	R3, R3, R4
0x4F54	0xF431C0A1  UMOD.L	R3, R3, #10
0x4F58	0x4431C300  ADD.L	R3, R3, #48
0x4F5C	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 703 :: 		
0x4F60	0x00301409  JMP	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x4F64	0x4433C204  AND.L	R3, R7, #32
0x4F68	0x5BE1C002  CMP.S	R3, #0
0x4F6C	0x002813E9  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x4F70	0x4434C00C  BEXTS.L	R3, R9, #0
0x4F74	0x4441C028  ASHL.L	R4, R3, #2
0x4F78	0x6430640C  LDK.L	R3, #__Lib_Sprintf_hexpowers+0
0x4F7C	0x44318040  ADD.L	R3, R3, R4
0x4F80	0xCC418000  LPMI.L	R4, R3, #0
0x4F84	0xAC3F801C  LDI.L	R3, SP, #28
0x4F88	0xF4318040  UDIV.L	R3, R3, R4
0x4F8C	0x4441C0F4  AND.L	R4, R3, #15
0x4F90	0x6430643D  LDK.L	R3, #__Lib_Sprintf_hexb+0
0x4F94	0x44318040  ADD.L	R3, R3, R4
0x4F98	0xC8318000  LPMI.B	R3, R3, #0
0x4F9C	0xB1F18010  STI.B	SP, #16, R3
0x4FA0	0x003013F5  JMP	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x4FA4	0x4434C00C  BEXTS.L	R3, R9, #0
0x4FA8	0x4441C028  ASHL.L	R4, R3, #2
0x4FAC	0x6430640C  LDK.L	R3, #__Lib_Sprintf_hexpowers+0
0x4FB0	0x44318040  ADD.L	R3, R3, R4
0x4FB4	0xCC418000  LPMI.L	R4, R3, #0
0x4FB8	0xAC3F801C  LDI.L	R3, SP, #28
0x4FBC	0xF4318040  UDIV.L	R3, R3, R4
0x4FC0	0x4441C0F4  AND.L	R4, R3, #15
0x4FC4	0x6430642C  LDK.L	R3, #__Lib_Sprintf_hexs+0
0x4FC8	0x44318040  ADD.L	R3, R3, R4
0x4FCC	0xC8318000  LPMI.B	R3, R3, #0
0x4FD0	0xB1F18010  STI.B	SP, #16, R3
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x4FD4	0x00301409  JMP	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x4FD8	0x4434C00C  BEXTS.L	R3, R9, #0
0x4FDC	0x4441C028  ASHL.L	R4, R3, #2
0x4FE0	0x643063B4  LDK.L	R3, #__Lib_Sprintf_octpowers+0
0x4FE4	0x44318040  ADD.L	R3, R3, R4
0x4FE8	0xCC418000  LPMI.L	R4, R3, #0
0x4FEC	0xAC3F801C  LDI.L	R3, SP, #28
0x4FF0	0xF4318040  UDIV.L	R3, R3, R4
0x4FF4	0x4431C074  AND.L	R3, R3, #7
0x4FF8	0x4431C300  ADD.L	R3, R3, #48
0x4FFC	0xB1F18010  STI.B	SP, #16, R3
;__Lib_Sprintf.c, 714 :: 		
0x5000	0x00301409  JMP	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x5004	0x59E2C002  CMP.B	R5, #0
0x5008	0x002813CE  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf286
0x500C	0x59E2CC02  CMP.B	R5, #192
0x5010	0x002813CE  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf287
0x5014	0x59E2C802  CMP.B	R5, #128
0x5018	0x002813D9  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf288
0x501C	0x59E2C402  CMP.B	R5, #64
0x5020	0x002813F6  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x5024	0xA83F8010  LDI.B	R3, SP, #16
0x5028	0xB0118000  STI.B	R1, #0, R3
0x502C	0x4410C010  ADD.L	R1, R1, #1
0x5030	0x44004010  ADD.L	R0, R0, #1
0x5034	0x4400400C  BEXTS.L	R0, R0, #0
;__Lib_Sprintf.c, 717 :: 		
; prec end address is: 36 (R9)
0x5038	0x4454C00C  BEXTS.L	R5, R9, #0
0x503C	0x003013C6  JMP	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
0x5040	0x4433C084  AND.L	R3, R7, #8
; flag end address is: 28 (R7)
0x5044	0x5BE1C002  CMP.S	R3, #0
0x5048	0x00281424  JMPC	R30, Z, #1, L___Lib_Sprintf__doprntf402
0x504C	0x5BE44002  CMP.S	R8, #0
0x5050	0x01601429  JMPC	R30, GT, #0, L___Lib_Sprintf__doprntf403
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
; width end address is: 32 (R8)
0x5054	0x44534000  MOVE.L	R5, R6
0x5058	0x4444400C  BEXTS.L	R4, R8, #0
0x505C	0x00301418  JMP	L___Lib_Sprintf__doprntf295
; f end address is: 24 (R6)
L___Lib_Sprintf__doprntf401:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; f end address is: 20 (R5)
; ap start address is: 8 (R2)
; ap end address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x5060	0x64300020  LDK.L	R3, #32
0x5064	0xB0118000  STI.B	R1, #0, R3
0x5068	0x4410C010  ADD.L	R1, R1, #1
; pb end address is: 4 (R1)
0x506C	0x44004010  ADD.L	R0, R0, #1
0x5070	0x4400400C  BEXTS.L	R0, R0, #0
; ccnt end address is: 0 (R0)
;__Lib_Sprintf.c, 721 :: 		
0x5074	0x44324012  SUB.L	R3, R4, #1
0x5078	0x4431C00C  BEXTS.L	R3, R3, #0
0x507C	0x4441C00C  BEXTS.L	R4, R3, #0
; width end address is: 16 (R4)
0x5080	0x5BE1C002  CMP.S	R3, #0
0x5084	0x00201418  JMPC	R30, Z, #0, L___Lib_Sprintf__doprntf401
; f end address is: 20 (R5)
; width end address is: 16 (R4)
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
0x5088	0x4432C000  MOVE.L	R3, R5
;__Lib_Sprintf.c, 718 :: 		
0x508C	0x00301425  JMP	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf402:
0x5090	0x44334000  MOVE.L	R3, R6
L___Lib_Sprintf__doprntf353:
; f start address is: 12 (R3)
; ap start address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x5094	0x4460400C  BEXTS.L	R6, R0, #0
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
; f end address is: 12 (R3)
0x5098	0x44514000  MOVE.L	R5, R2
0x509C	0x4420C000  MOVE.L	R2, R1
0x50A0	0x0030142D  JMP	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf403:
0x50A4	0x44334000  MOVE.L	R3, R6
0x50A8	0x4460400C  BEXTS.L	R6, R0, #0
0x50AC	0x44514000  MOVE.L	R5, R2
0x50B0	0x4420C000  MOVE.L	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; f start address is: 12 (R3)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; ccnt start address is: 24 (R6)
; f end address is: 12 (R3)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x50B4	0x4401C000  MOVE.L	R0, R3
0x50B8	0x00300C5E  JMP	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x50BC	0x4403400C  BEXTS.L	R0, R6, #0
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x50C0	0x99D00000  UNLINK	LR
0x50C4	0xA0000000  RETURN	
0x50C8	0x80000000  	#-2147483648
0x50CC	0x3F800000  	#1065353216
0x50D0	0x41200000  	#1092616192
0x50D4	0x3F000000  	#1056964608
0x50D8	0x3DCCCCCD  	#1036831949
0x50DC	0x4089705F  	#1082749023
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x1C70	0x59E04392  CMP.B	R0, #57
0x1C74	0x01A80722  JMPC	R30, A, #1, L_isdigit9
0x1C78	0x59E04302  CMP.B	R0, #48
0x1C7C	0x00680722  JMPC	R30, C, #1, L_isdigit9
; character end address is: 0 (R0)
0x1C80	0x64100001  LDK.L	R1, #1
0x1C84	0x00300723  JMP	L_isdigit8
L_isdigit9:
0x1C88	0x64100000  LDK.L	R1, #0
L_isdigit8:
0x1C8C	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x1C90	0xA0000000  RETURN	
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x1504	0x95D00004  LINK	LR, #4
0x1508	0x4430500C  BEXTS.L	R3, R0, #256
; scl end address is: 0 (R0)
; scl start address is: 12 (R3)
;__Lib_Sprintf.c, 146 :: 		
0x150C	0x59E1C002  CMP.B	R3, #0
0x1510	0x0128057F  JMPC	R30, GTE, #1, L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x1514	0x64100000  LDK.L	R1, #0
0x1518	0x44108032  SUB.L	R1, R1, R3
0x151C	0x4430D00C  BEXTS.L	R3, R1, #256
;__Lib_Sprintf.c, 148 :: 		
0x1520	0x4410D00C  BEXTS.L	R1, R1, #256
0x1524	0x59E0C6E2  CMP.B	R1, #110
0x1528	0x01200567  JMPC	R30, GTE, #0, L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x152C	0xF411C642  DIV.L	R1, R3, #100
0x1530	0x4410D00C  BEXTS.L	R1, R1, #256
0x1534	0x4410C120  ADD.L	R1, R1, #18
0x1538	0x4410C00C  BEXTS.L	R1, R1, #0
0x153C	0x4410C028  ASHL.L	R1, R1, #2
0x1540	0x6420634C  LDK.L	R2, #__Lib_Sprintf__npowers_+0
0x1544	0xB5F10000  STI.L	SP, #0, R2
0x1548	0x44110010  ADD.L	R1, R2, R1
0x154C	0xCC608000  LPMI.L	R6, R1, #0
0x1550	0xF411C643  MOD.L	R1, R3, #100
0x1554	0x4410D00C  BEXTS.L	R1, R1, #256
0x1558	0xF410C0A2  DIV.L	R1, R1, #10
0x155C	0x4410D00C  BEXTS.L	R1, R1, #256
0x1560	0x4410C090  ADD.L	R1, R1, #9
0x1564	0x4410C00C  BEXTS.L	R1, R1, #0
0x1568	0x4410C028  ASHL.L	R1, R1, #2
0x156C	0x44110010  ADD.L	R1, R2, R1
0x1570	0xCC408000  LPMI.L	R4, R1, #0
0x1574	0x0034077D  CALL	__Mul_FP+0
0x1578	0xF411C0A3  MOD.L	R1, R3, #10
0x157C	0x4410D00C  BEXTS.L	R1, R1, #256
; scl end address is: 12 (R3)
0x1580	0x4420C028  ASHL.L	R2, R1, #2
0x1584	0xAC1F8000  LDI.L	R1, SP, #0
0x1588	0x44108020  ADD.L	R1, R1, R2
0x158C	0xCC408000  LPMI.L	R4, R1, #0
0x1590	0x44604000  MOVE.L	R6, R0
0x1594	0x0034077D  CALL	__Mul_FP+0
0x1598	0x003005B4  JMP	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 12 (R3)
0x159C	0x59E1C0A2  CMP.B	R3, #10
0x15A0	0x01600578  JMPC	R30, GT, #0, L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x15A4	0xF411C0A2  DIV.L	R1, R3, #10
0x15A8	0x4410D00C  BEXTS.L	R1, R1, #256
0x15AC	0x4410C090  ADD.L	R1, R1, #9
0x15B0	0x4410C00C  BEXTS.L	R1, R1, #0
0x15B4	0x4410C028  ASHL.L	R1, R1, #2
0x15B8	0x6420634C  LDK.L	R2, #__Lib_Sprintf__npowers_+0
0x15BC	0x44110010  ADD.L	R1, R2, R1
0x15C0	0xCC608000  LPMI.L	R6, R1, #0
0x15C4	0xF411C0A3  MOD.L	R1, R3, #10
0x15C8	0x4410D00C  BEXTS.L	R1, R1, #256
; scl end address is: 12 (R3)
0x15CC	0x4410C028  ASHL.L	R1, R1, #2
0x15D0	0x44110010  ADD.L	R1, R2, R1
0x15D4	0xCC408000  LPMI.L	R4, R1, #0
0x15D8	0x0034077D  CALL	__Mul_FP+0
0x15DC	0x003005B4  JMP	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 12 (R3)
0x15E0	0x4411D00C  BEXTS.L	R1, R3, #256
; scl end address is: 12 (R3)
0x15E4	0x4420C028  ASHL.L	R2, R1, #2
0x15E8	0x6410634C  LDK.L	R1, #__Lib_Sprintf__npowers_+0
0x15EC	0x44108020  ADD.L	R1, R1, R2
0x15F0	0xCC108000  LPMI.L	R1, R1, #0
0x15F4	0x4400C000  MOVE.L	R0, R1
0x15F8	0x003005B4  JMP	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 12 (R3)
0x15FC	0x59E1C6E2  CMP.B	R3, #110
0x1600	0x0120059D  JMPC	R30, GTE, #0, L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x1604	0xF411C642  DIV.L	R1, R3, #100
0x1608	0x4410D00C  BEXTS.L	R1, R1, #256
0x160C	0x4410C120  ADD.L	R1, R1, #18
0x1610	0x4410C00C  BEXTS.L	R1, R1, #0
0x1614	0x4410C028  ASHL.L	R1, R1, #2
0x1618	0x64206380  LDK.L	R2, #__Lib_Sprintf__powers_+0
0x161C	0xB5F10000  STI.L	SP, #0, R2
0x1620	0x44110010  ADD.L	R1, R2, R1
0x1624	0xCC608000  LPMI.L	R6, R1, #0
0x1628	0xF411C643  MOD.L	R1, R3, #100
0x162C	0x4410D00C  BEXTS.L	R1, R1, #256
0x1630	0xF410C0A2  DIV.L	R1, R1, #10
0x1634	0x4410D00C  BEXTS.L	R1, R1, #256
0x1638	0x4410C090  ADD.L	R1, R1, #9
0x163C	0x4410C00C  BEXTS.L	R1, R1, #0
0x1640	0x4410C028  ASHL.L	R1, R1, #2
0x1644	0x44110010  ADD.L	R1, R2, R1
0x1648	0xCC408000  LPMI.L	R4, R1, #0
0x164C	0x0034077D  CALL	__Mul_FP+0
0x1650	0xF411C0A3  MOD.L	R1, R3, #10
0x1654	0x4410D00C  BEXTS.L	R1, R1, #256
; scl end address is: 12 (R3)
0x1658	0x4420C028  ASHL.L	R2, R1, #2
0x165C	0xAC1F8000  LDI.L	R1, SP, #0
0x1660	0x44108020  ADD.L	R1, R1, R2
0x1664	0xCC408000  LPMI.L	R4, R1, #0
0x1668	0x44604000  MOVE.L	R6, R0
0x166C	0x0034077D  CALL	__Mul_FP+0
0x1670	0x003005B4  JMP	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 12 (R3)
0x1674	0x59E1C0A2  CMP.B	R3, #10
0x1678	0x016005AE  JMPC	R30, GT, #0, L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x167C	0xF411C0A2  DIV.L	R1, R3, #10
0x1680	0x4410D00C  BEXTS.L	R1, R1, #256
0x1684	0x4410C090  ADD.L	R1, R1, #9
0x1688	0x4410C00C  BEXTS.L	R1, R1, #0
0x168C	0x4410C028  ASHL.L	R1, R1, #2
0x1690	0x64206380  LDK.L	R2, #__Lib_Sprintf__powers_+0
0x1694	0x44110010  ADD.L	R1, R2, R1
0x1698	0xCC608000  LPMI.L	R6, R1, #0
0x169C	0xF411C0A3  MOD.L	R1, R3, #10
0x16A0	0x4410D00C  BEXTS.L	R1, R1, #256
; scl end address is: 12 (R3)
0x16A4	0x4410C028  ASHL.L	R1, R1, #2
0x16A8	0x44110010  ADD.L	R1, R2, R1
0x16AC	0xCC408000  LPMI.L	R4, R1, #0
0x16B0	0x0034077D  CALL	__Mul_FP+0
0x16B4	0x003005B4  JMP	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 12 (R3)
0x16B8	0x4411D00C  BEXTS.L	R1, R3, #256
; scl end address is: 12 (R3)
0x16BC	0x4420C028  ASHL.L	R2, R1, #2
0x16C0	0x64106380  LDK.L	R1, #__Lib_Sprintf__powers_+0
0x16C4	0x44108020  ADD.L	R1, R1, R2
0x16C8	0xCC108000  LPMI.L	R1, R1, #0
0x16CC	0x4400C000  MOVE.L	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x16D0	0x99D00000  UNLINK	LR
0x16D4	0xA0000000  RETURN	
; end of __Lib_Sprintf_scale
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x19F0	0x95D00004  LINK	LR, #4
0x19F4	0x4430500D  BEXTU.L	R3, R0, #256
; prec end address is: 0 (R0)
; prec start address is: 12 (R3)
;__Lib_Sprintf.c, 134 :: 		
0x19F8	0x59E1C6E2  CMP.B	R3, #110
0x19FC	0x006806A0  JMPC	R30, C, #1, L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x1A00	0xF411C640  UDIV.L	R1, R3, #100
0x1A04	0x4410D00D  BEXTU.L	R1, R1, #256
0x1A08	0x4410C120  ADD.L	R1, R1, #18
0x1A0C	0x4410C00C  BEXTS.L	R1, R1, #0
0x1A10	0x4420C028  ASHL.L	R2, R1, #2
0x1A14	0x6410634C  LDK.L	R1, #__Lib_Sprintf__npowers_+0
0x1A18	0xB5F08000  STI.L	SP, #0, R1
0x1A1C	0x44108020  ADD.L	R1, R1, R2
0x1A20	0xCC408000  LPMI.L	R4, R1, #0
0x1A24	0x6C6006BF  LPM.L	R6, $+216
0x1A28	0x0034077D  CALL	__Mul_FP+0
0x1A2C	0xF411C641  UMOD.L	R1, R3, #100
0x1A30	0x4410D00D  BEXTU.L	R1, R1, #256
0x1A34	0xF410C0A0  UDIV.L	R1, R1, #10
0x1A38	0x4410D00D  BEXTU.L	R1, R1, #256
0x1A3C	0x4410C090  ADD.L	R1, R1, #9
0x1A40	0x4410C00C  BEXTS.L	R1, R1, #0
0x1A44	0x4420C028  ASHL.L	R2, R1, #2
0x1A48	0xAC1F8000  LDI.L	R1, SP, #0
0x1A4C	0x44108020  ADD.L	R1, R1, R2
0x1A50	0xCC408000  LPMI.L	R4, R1, #0
0x1A54	0x44604000  MOVE.L	R6, R0
0x1A58	0x0034077D  CALL	__Mul_FP+0
0x1A5C	0xF411C0A1  UMOD.L	R1, R3, #10
0x1A60	0x4410D00D  BEXTU.L	R1, R1, #256
; prec end address is: 12 (R3)
0x1A64	0x4420C028  ASHL.L	R2, R1, #2
0x1A68	0xAC1F8000  LDI.L	R1, SP, #0
0x1A6C	0x44108020  ADD.L	R1, R1, R2
0x1A70	0xCC408000  LPMI.L	R4, R1, #0
0x1A74	0x44604000  MOVE.L	R6, R0
0x1A78	0x0034077D  CALL	__Mul_FP+0
0x1A7C	0x003006BD  JMP	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 12 (R3)
0x1A80	0x59E1C0A2  CMP.B	R3, #10
0x1A84	0x01A006B6  JMPC	R30, A, #0, L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x1A88	0xF411C0A0  UDIV.L	R1, R3, #10
0x1A8C	0x4410D00D  BEXTU.L	R1, R1, #256
0x1A90	0x4410C090  ADD.L	R1, R1, #9
0x1A94	0x4410C00C  BEXTS.L	R1, R1, #0
0x1A98	0x4420C028  ASHL.L	R2, R1, #2
0x1A9C	0x6410634C  LDK.L	R1, #__Lib_Sprintf__npowers_+0
0x1AA0	0xB5F08000  STI.L	SP, #0, R1
0x1AA4	0x44108020  ADD.L	R1, R1, R2
0x1AA8	0xCC408000  LPMI.L	R4, R1, #0
0x1AAC	0x6C6006BF  LPM.L	R6, $+80
0x1AB0	0x0034077D  CALL	__Mul_FP+0
0x1AB4	0xF411C0A1  UMOD.L	R1, R3, #10
0x1AB8	0x4410D00D  BEXTU.L	R1, R1, #256
; prec end address is: 12 (R3)
0x1ABC	0x4420C028  ASHL.L	R2, R1, #2
0x1AC0	0xAC1F8000  LDI.L	R1, SP, #0
0x1AC4	0x44108020  ADD.L	R1, R1, R2
0x1AC8	0xCC408000  LPMI.L	R4, R1, #0
0x1ACC	0x44604000  MOVE.L	R6, R0
0x1AD0	0x0034077D  CALL	__Mul_FP+0
0x1AD4	0x003006BD  JMP	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 12 (R3)
0x1AD8	0x4411D00D  BEXTU.L	R1, R3, #256
; prec end address is: 12 (R3)
0x1ADC	0x4420C028  ASHL.L	R2, R1, #2
0x1AE0	0x6410634C  LDK.L	R1, #__Lib_Sprintf__npowers_+0
0x1AE4	0x44108020  ADD.L	R1, R1, R2
0x1AE8	0xCC408000  LPMI.L	R4, R1, #0
0x1AEC	0x6C6006BF  LPM.L	R6, $+16
0x1AF0	0x0034077D  CALL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x1AF4	0x99D00000  UNLINK	LR
0x1AF8	0xA0000000  RETURN	
0x1AFC	0x3F000000  	#1056964608
; end of __Lib_Sprintf_fround
__Compare_FP:
;__Lib_MathDouble.c, 1748 :: 		
;__Lib_MathDouble.c, 1751 :: 		
0x1B00	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1753 :: 		
0x1B04	0x44807FE0  ADD.L	R8, R0, #-2
;__Lib_MathDouble.c, 1754 :: 		
0x1B08	0x44524018  ASHL.L	R5, R4, #1
;__Lib_MathDouble.c, 1755 :: 		
0x1B0C	0x44734018  ASHL.L	R7, R6, #1
;__Lib_MathDouble.c, 1756 :: 		
0x1B10	0x44928075  OR.L	R9, R5, R7
;__Lib_MathDouble.c, 1758 :: 		
0x1B14	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1759 :: 		
0x1B18	0x002806F1  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1761 :: 		
0x1B1C	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1762 :: 		
0x1B20	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1764 :: 		
0x1B24	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1766 :: 		
0x1B28	0x5DE280F2  CMP.L	R5, R15
;__Lib_MathDouble.c, 1767 :: 		
0x1B2C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1768 :: 		
0x1B30	0x006006CE  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1769 :: 		
0x1B34	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1770 :: 		
label_1:
;__Lib_MathDouble.c, 1772 :: 		
0x1B38	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1773 :: 		
0x1B3C	0x002806F3  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1775 :: 		
0x1B40	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1776 :: 		
0x1B44	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1778 :: 		
0x1B48	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1780 :: 		
0x1B4C	0x5DE380F2  CMP.L	R7, R15
;__Lib_MathDouble.c, 1781 :: 		
0x1B50	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1782 :: 		
0x1B54	0x006006D7  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1783 :: 		
0x1B58	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1784 :: 		
label_2:
;__Lib_MathDouble.c, 1786 :: 		
0x1B5C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1787 :: 		
0x1B60	0x002806F3  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1789 :: 		
0x1B64	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_MathDouble.c, 1791 :: 		
0x1B68	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 1792 :: 		
0x1B6C	0x012806DD  JMPC	R30, GTE, #1, label51
;__Lib_MathDouble.c, 1794 :: 		
0x1B70	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 1796 :: 		
label51:
;__Lib_MathDouble.c, 1798 :: 		
0x1B74	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1800 :: 		
0x1B78	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 1801 :: 		
0x1B7C	0x012806E1  JMPC	R30, GTE, #1, label52
;__Lib_MathDouble.c, 1803 :: 		
0x1B80	0x44700072  SUB.L	R7, R0, R7
;__Lib_MathDouble.c, 1805 :: 		
label52:
;__Lib_MathDouble.c, 1807 :: 		
0x1B84	0x5DE28072  CMP.L	R5, R7
;__Lib_MathDouble.c, 1808 :: 		
0x1B88	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1809 :: 		
0x1B8C	0x012806E5  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 1810 :: 		
0x1B90	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1811 :: 		
label_3:
;__Lib_MathDouble.c, 1813 :: 		
0x1B94	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1814 :: 		
0x1B98	0x002806E9  JMPC	R30, Z, #1, label53
;__Lib_MathDouble.c, 1816 :: 		
0x1B9C	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 1817 :: 		
0x1BA0	0x003006F2  JMP	label54
;__Lib_MathDouble.c, 1819 :: 		
label53:
;__Lib_MathDouble.c, 1821 :: 		
0x1BA4	0x5DE38052  CMP.L	R7, R5
;__Lib_MathDouble.c, 1822 :: 		
0x1BA8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1823 :: 		
0x1BAC	0x012806ED  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 1824 :: 		
0x1BB0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1825 :: 		
label_4:
;__Lib_MathDouble.c, 1827 :: 		
0x1BB4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1828 :: 		
0x1BB8	0x002806F1  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1830 :: 		
0x1BBC	0x44204010  ADD.L	R2, R0, #1
;__Lib_MathDouble.c, 1831 :: 		
0x1BC0	0x003006F2  JMP	label54
;__Lib_MathDouble.c, 1833 :: 		
label49:
;__Lib_MathDouble.c, 1835 :: 		
0x1BC4	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1837 :: 		
label54:
;__Lib_MathDouble.c, 1839 :: 		
0x1BC8	0x003006F5  JMP	label_end
;__Lib_MathDouble.c, 1841 :: 		
label50:
;__Lib_MathDouble.c, 1843 :: 		
0x1BCC	0x44200085  OR.L	R2, R0, R8
;__Lib_MathDouble.c, 1844 :: 		
0x1BD0	0x003006F2  JMP	label54
;__Lib_MathDouble.c, 1846 :: 		
label_end:
;__Lib_MathDouble.c, 1848 :: 		
0x1BD4	0x5DE14002  CMP.L	R2, #0
;__Lib_MathDouble.c, 1851 :: 		
L_end__Compare_FP:
0x1BD8	0xA0000000  RETURN	
; end of __Compare_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 88 :: 		
;__Lib_MathDouble.c, 91 :: 		
0x2080	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 93 :: 		
0x2084	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 95 :: 		
0x2088	0x64808000  LDK.L	R8, #32768
;__Lib_MathDouble.c, 96 :: 		
0x208C	0x44844108  ASHL.L	R8, R8, #16
;__Lib_MathDouble.c, 98 :: 		
0x2090	0x44528085  OR.L	R5, R5, R8
;__Lib_MathDouble.c, 99 :: 		
0x2094	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 100 :: 		
0x2098	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 101 :: 		
0x209C	0x446049E0  ADD.L	R6, R0, #158
;__Lib_MathDouble.c, 102 :: 		
0x20A0	0x44630072  SUB.L	R6, R6, R7
;__Lib_MathDouble.c, 104 :: 		
0x20A4	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 105 :: 		
0x20A8	0x00E80839  JMPC	R30, S, #1, label1
;__Lib_MathDouble.c, 107 :: 		
0x20AC	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 108 :: 		
0x20B0	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 109 :: 		
0x20B4	0x0128082F  JMPC	R30, GTE, #1, label_1
;__Lib_MathDouble.c, 110 :: 		
0x20B8	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 111 :: 		
label_1:
;__Lib_MathDouble.c, 113 :: 		
0x20BC	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 114 :: 		
0x20C0	0x00200833  JMPC	R30, Z, #0, label2
;__Lib_MathDouble.c, 116 :: 		
0x20C4	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 117 :: 		
0x20C8	0x00300844  JMP	label_end
;__Lib_MathDouble.c, 119 :: 		
label2:
;__Lib_MathDouble.c, 121 :: 		
0x20CC	0x44528069  LSHR.L	R5, R5, R6
;__Lib_MathDouble.c, 123 :: 		
0x20D0	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 124 :: 		
0x20D4	0x01280837  JMPC	R30, GTE, #1, label4
;__Lib_MathDouble.c, 126 :: 		
0x20D8	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 128 :: 		
label4:
;__Lib_MathDouble.c, 130 :: 		
0x20DC	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 131 :: 		
0x20E0	0x00300844  JMP	label_end
;__Lib_MathDouble.c, 133 :: 		
label1:
;__Lib_MathDouble.c, 135 :: 		
0x20E4	0x6C800846  LPM.L	R8, $+52
;__Lib_MathDouble.c, 138 :: 		
0x20E8	0x5DE20082  CMP.L	R4, R8
;__Lib_MathDouble.c, 139 :: 		
0x20EC	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 140 :: 		
0x20F0	0x0060083E  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 141 :: 		
0x20F4	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 142 :: 		
label_2:
;__Lib_MathDouble.c, 144 :: 		
0x20F8	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 145 :: 		
0x20FC	0x00200843  JMPC	R30, Z, #0, label5
;__Lib_MathDouble.c, 147 :: 		
0x2100	0x64208000  LDK.L	R2, #32768
;__Lib_MathDouble.c, 148 :: 		
0x2104	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 149 :: 		
0x2108	0x00300844  JMP	label_end
;__Lib_MathDouble.c, 151 :: 		
label5:
;__Lib_MathDouble.c, 153 :: 		
0x210C	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 155 :: 		
label_end:
;__Lib_MathDouble.c, 157 :: 		
0x2110	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 158 :: 		
0x2114	0x00300847  JMP	$+8
0x2118	0x7F800001  	#2139095041
;__Lib_MathDouble.c, 159 :: 		
L_end__FloatToUnsignedIntegral:
0x211C	0xA0000000  RETURN	
; end of __FloatToUnsignedIntegral
__Unsigned32IntToFloat:
;__Lib_MathDouble.c, 681 :: 		
;__Lib_MathDouble.c, 684 :: 		
0x21E8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 686 :: 		
0x21EC	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 687 :: 		
0x21F0	0x00E80880  JMPC	R30, S, #1, label_unsigned
;__Lib_MathDouble.c, 689 :: 		
0x21F4	0x003406F7  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 690 :: 		
0x21F8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 693 :: 		
0x21FC	0x0030088B  JMP	label_end
;__Lib_MathDouble.c, 695 :: 		
label_unsigned:
;__Lib_MathDouble.c, 697 :: 		
0x2200	0x44220005  OR.L	R2, R4, R0
;__Lib_MathDouble.c, 698 :: 		
0x2204	0x44214014  AND.L	R2, R2, #1
;__Lib_MathDouble.c, 699 :: 		
0x2208	0x44320005  OR.L	R3, R4, R0
;__Lib_MathDouble.c, 700 :: 		
0x220C	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_MathDouble.c, 701 :: 		
0x2210	0x44210035  OR.L	R2, R2, R3
;__Lib_MathDouble.c, 702 :: 		
0x2214	0x44410000  ADD.L	R4, R2, R0
;__Lib_MathDouble.c, 703 :: 		
0x2218	0x003406F7  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 704 :: 		
0x221C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 706 :: 		
0x2220	0x44414005  OR.L	R4, R2, #0
;__Lib_MathDouble.c, 707 :: 		
0x2224	0x44514005  OR.L	R5, R2, #0
;__Lib_MathDouble.c, 709 :: 		
0x2228	0x003401AD  CALL	__Lib_MathDouble__UnsignedIntegralToFloat+0
;__Lib_MathDouble.c, 711 :: 		
label_end:
;__Lib_MathDouble.c, 713 :: 		
0x222C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 715 :: 		
L_end__Unsigned32IntToFloat:
0x2230	0xA0000000  RETURN	
; end of __Unsigned32IntToFloat
__Lib_MathDouble__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 236 :: 		
;__Lib_MathDouble.c, 239 :: 		
0x06B4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 241 :: 		
0x06B8	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 242 :: 		
0x06BC	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 243 :: 		
0x06C0	0x44B2C179  LSHR.L	R11, R5, #23
;__Lib_MathDouble.c, 244 :: 		
0x06C4	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 246 :: 		
0x06C8	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 247 :: 		
0x06CC	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 249 :: 		
0x06D0	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 250 :: 		
0x06D4	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 251 :: 		
0x06D8	0x44A2C088  ASHL.L	R10, R5, #8
;__Lib_MathDouble.c, 252 :: 		
0x06DC	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 253 :: 		
0x06E0	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 255 :: 		
0x06E4	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 256 :: 		
0x06E8	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 257 :: 		
0x06EC	0x006001BD  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 258 :: 		
0x06F0	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 259 :: 		
label_1:
;__Lib_MathDouble.c, 261 :: 		
0x06F4	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 262 :: 		
0x06F8	0x0028023E  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 264 :: 		
label18:
;__Lib_MathDouble.c, 266 :: 		
0x06FC	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 268 :: 		
0x0700	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 269 :: 		
0x0704	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 270 :: 		
0x0708	0x006001C4  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 271 :: 		
0x070C	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 272 :: 		
label_2:
;__Lib_MathDouble.c, 274 :: 		
0x0710	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 275 :: 		
0x0714	0x00280260  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 277 :: 		
label23:
;__Lib_MathDouble.c, 279 :: 		
0x0718	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 281 :: 		
0x071C	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 282 :: 		
0x0720	0x00E801D8  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 284 :: 		
0x0724	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 285 :: 		
0x0728	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 286 :: 		
0x072C	0x012801CD  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 287 :: 		
0x0730	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 288 :: 		
label_3:
;__Lib_MathDouble.c, 290 :: 		
0x0734	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 291 :: 		
0x0738	0x002001D1  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 293 :: 		
0x073C	0x003001E8  JMP	label5
;__Lib_MathDouble.c, 294 :: 		
0x0740	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 296 :: 		
label4:
;__Lib_MathDouble.c, 298 :: 		
0x0744	0x446000A5  OR.L	R6, R0, R10
;__Lib_MathDouble.c, 299 :: 		
0x0748	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 300 :: 		
0x074C	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 302 :: 		
0x0750	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 303 :: 		
0x0754	0x002801E8  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 305 :: 		
0x0758	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 306 :: 		
0x075C	0x003001E8  JMP	label5
;__Lib_MathDouble.c, 308 :: 		
label3:
;__Lib_MathDouble.c, 310 :: 		
0x0760	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 311 :: 		
0x0764	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 313 :: 		
0x0768	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 314 :: 		
0x076C	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 315 :: 		
0x0770	0x012801DE  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 316 :: 		
0x0774	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 317 :: 		
label_4:
;__Lib_MathDouble.c, 319 :: 		
0x0778	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 320 :: 		
0x077C	0x002001E2  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 322 :: 		
0x0780	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 323 :: 		
0x0784	0x003001E8  JMP	label5
;__Lib_MathDouble.c, 325 :: 		
label6:
;__Lib_MathDouble.c, 327 :: 		
0x0788	0x44600085  OR.L	R6, R0, R8
;__Lib_MathDouble.c, 328 :: 		
0x078C	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 329 :: 		
0x0790	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 331 :: 		
0x0794	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 332 :: 		
0x0798	0x002801E8  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 334 :: 		
0x079C	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 336 :: 		
label5:
;__Lib_MathDouble.c, 338 :: 		
0x07A0	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 339 :: 		
0x07A4	0x44D60056  XOR.L	R13, R12, R5
;__Lib_MathDouble.c, 341 :: 		
0x07A8	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 342 :: 		
0x07AC	0x00E801FE  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 344 :: 		
0x07B0	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 346 :: 		
0x07B4	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 347 :: 		
0x07B8	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 348 :: 		
0x07BC	0x006001F1  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 349 :: 		
0x07C0	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 350 :: 		
label_5:
;__Lib_MathDouble.c, 352 :: 		
0x07C4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 353 :: 		
0x07C8	0x00280215  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 355 :: 		
0x07CC	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 357 :: 		
0x07D0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 358 :: 		
0x07D4	0x002801F7  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 360 :: 		
0x07D8	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 362 :: 		
label9:
;__Lib_MathDouble.c, 364 :: 		
0x07DC	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 365 :: 		
0x07E0	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 366 :: 		
0x07E4	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 368 :: 		
0x07E8	0x5DE48032  CMP.L	R9, R3
;__Lib_MathDouble.c, 369 :: 		
0x07EC	0x00200215  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 371 :: 		
0x07F0	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 372 :: 		
0x07F4	0x00300215  JMP	label8
;__Lib_MathDouble.c, 374 :: 		
label7:
;__Lib_MathDouble.c, 376 :: 		
0x07F8	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 377 :: 		
0x07FC	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 378 :: 		
0x0800	0x00600202  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 379 :: 		
0x0804	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 380 :: 		
label_6:
;__Lib_MathDouble.c, 382 :: 		
0x0808	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 384 :: 		
0x080C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 385 :: 		
0x0810	0x00280208  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 387 :: 		
0x0814	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 388 :: 		
0x0818	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 390 :: 		
0x081C	0x0030020A  JMP	label11
;__Lib_MathDouble.c, 392 :: 		
label10:
;__Lib_MathDouble.c, 394 :: 		
0x0820	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 395 :: 		
0x0824	0x00280278  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 397 :: 		
label11:
;__Lib_MathDouble.c, 400 :: 		
0x0828	0x64600020  LDK.L	R6, #32
;__Lib_MathDouble.c, 401 :: 		
0x082C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 402 :: 		
0x0830	0x00280213  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 404 :: 		
0x0834	0x646FFFFF  LDK.L	R6, #-1
;__Lib_MathDouble.c, 405 :: 		
0x0838	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 407 :: 		
label_7:
;__Lib_MathDouble.c, 408 :: 		
0x083C	0x44634010  ADD.L	R6, R6, #1
;__Lib_MathDouble.c, 410 :: 		
0x0840	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 411 :: 		
0x0844	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 412 :: 		
0x0848	0x00E0020F  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 413 :: 		
label_8:
;__Lib_MathDouble.c, 415 :: 		
0x084C	0x44948062  SUB.L	R9, R9, R6
;__Lib_MathDouble.c, 416 :: 		
0x0850	0x44840068  ASHL.L	R8, R8, R6
;__Lib_MathDouble.c, 418 :: 		
label8:
;__Lib_MathDouble.c, 420 :: 		
0x0854	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 421 :: 		
0x0858	0x01600226  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 423 :: 		
label15:
;__Lib_MathDouble.c, 425 :: 		
0x085C	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 427 :: 		
0x0860	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 428 :: 		
0x0864	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 429 :: 		
0x0868	0x0060021C  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 430 :: 		
0x086C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 431 :: 		
label_9:
;__Lib_MathDouble.c, 433 :: 		
0x0870	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 434 :: 		
0x0874	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 435 :: 		
0x0878	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 436 :: 		
0x087C	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 437 :: 		
0x0880	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 438 :: 		
0x0884	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 439 :: 		
0x0888	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 440 :: 		
0x088C	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 441 :: 		
0x0890	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 442 :: 		
0x0894	0x0030027C  JMP	label_end
;__Lib_MathDouble.c, 444 :: 		
label13:
;__Lib_MathDouble.c, 446 :: 		
0x0898	0x44604010  ADD.L	R6, R0, #1
;__Lib_MathDouble.c, 447 :: 		
0x089C	0x44630092  SUB.L	R6, R6, R9
;__Lib_MathDouble.c, 449 :: 		
0x08A0	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 450 :: 		
0x08A4	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 451 :: 		
0x08A8	0x0060022C  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 452 :: 		
0x08AC	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 453 :: 		
label_10:
;__Lib_MathDouble.c, 455 :: 		
0x08B0	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 456 :: 		
0x08B4	0x00280278  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 458 :: 		
0x08B8	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 459 :: 		
0x08BC	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 461 :: 		
0x08C0	0x44840035  OR.L	R8, R8, R3
;__Lib_MathDouble.c, 462 :: 		
0x08C4	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 463 :: 		
0x08C8	0x44D68062  SUB.L	R13, R13, R6
;__Lib_MathDouble.c, 464 :: 		
0x08CC	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 465 :: 		
0x08D0	0x44840069  LSHR.L	R8, R8, R6
;__Lib_MathDouble.c, 467 :: 		
0x08D4	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 468 :: 		
0x08D8	0x00280238  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 470 :: 		
0x08DC	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 472 :: 		
label14:
;__Lib_MathDouble.c, 474 :: 		
0x08E0	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 475 :: 		
0x08E4	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 477 :: 		
0x08E8	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 478 :: 		
0x08EC	0x01280217  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 480 :: 		
0x08F0	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 481 :: 		
0x08F4	0x00300217  JMP	label15
;__Lib_MathDouble.c, 483 :: 		
label1:
;__Lib_MathDouble.c, 485 :: 		
0x08F8	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 486 :: 		
0x08FC	0x00200256  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 488 :: 		
0x0900	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 490 :: 		
0x0904	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 491 :: 		
0x0908	0x0028024F  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 494 :: 		
0x090C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 495 :: 		
0x0910	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 496 :: 		
0x0914	0x0028024C  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 497 :: 		
0x0918	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 498 :: 		
0x091C	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 499 :: 		
label_11:
;__Lib_MathDouble.c, 500 :: 		
0x0920	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 501 :: 		
0x0924	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 502 :: 		
0x0928	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 503 :: 		
0x092C	0x00E00248  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 504 :: 		
label_12:
;__Lib_MathDouble.c, 506 :: 		
0x0930	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 507 :: 		
0x0934	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 508 :: 		
0x0938	0x003001BF  JMP	label18
;__Lib_MathDouble.c, 510 :: 		
label17:
;__Lib_MathDouble.c, 512 :: 		
0x093C	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 514 :: 		
0x0940	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 515 :: 		
0x0944	0x00280260  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 517 :: 		
0x0948	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 518 :: 		
0x094C	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 520 :: 		
0x0950	0x5DE28032  CMP.L	R5, R3
;__Lib_MathDouble.c, 521 :: 		
0x0954	0x00200274  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 523 :: 		
label16:
;__Lib_MathDouble.c, 525 :: 		
0x0958	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 527 :: 		
0x095C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 528 :: 		
0x0960	0x0020027A  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 530 :: 		
0x0964	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 532 :: 		
0x0968	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 533 :: 		
0x096C	0x00200276  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 535 :: 		
0x0970	0x44D20056  XOR.L	R13, R4, R5
;__Lib_MathDouble.c, 537 :: 		
0x0974	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 538 :: 		
0x0978	0x00E8027A  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 540 :: 		
0x097C	0x00300274  JMP	label19
;__Lib_MathDouble.c, 542 :: 		
label2:
;__Lib_MathDouble.c, 544 :: 		
0x0980	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 545 :: 		
0x0984	0x00200271  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 547 :: 		
0x0988	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 549 :: 		
0x098C	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 550 :: 		
0x0990	0x00280276  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 553 :: 		
0x0994	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 554 :: 		
0x0998	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 555 :: 		
0x099C	0x0028026E  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 557 :: 		
0x09A0	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 558 :: 		
0x09A4	0x44954000  MOVE.L	R9, R10
;__Lib_MathDouble.c, 560 :: 		
label_13:
;__Lib_MathDouble.c, 561 :: 		
0x09A8	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 563 :: 		
0x09AC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 564 :: 		
0x09B0	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 565 :: 		
0x09B4	0x00E0026A  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 566 :: 		
label_14:
;__Lib_MathDouble.c, 568 :: 		
0x09B8	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 569 :: 		
0x09BC	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 570 :: 		
0x09C0	0x003001C6  JMP	label23
;__Lib_MathDouble.c, 572 :: 		
label22:
;__Lib_MathDouble.c, 574 :: 		
0x09C4	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 576 :: 		
0x09C8	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 577 :: 		
0x09CC	0x0020027A  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 579 :: 		
label19:
;__Lib_MathDouble.c, 581 :: 		
0x09D0	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 582 :: 		
0x09D4	0x0030027C  JMP	label_end
;__Lib_MathDouble.c, 584 :: 		
label21:
;__Lib_MathDouble.c, 586 :: 		
0x09D8	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 587 :: 		
0x09DC	0x0030027C  JMP	label_end
;__Lib_MathDouble.c, 589 :: 		
label12:
;__Lib_MathDouble.c, 591 :: 		
0x09E0	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 592 :: 		
0x09E4	0x0030027C  JMP	label_end
;__Lib_MathDouble.c, 594 :: 		
label20:
;__Lib_MathDouble.c, 596 :: 		
0x09E8	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 597 :: 		
0x09EC	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 599 :: 		
label_end:
;__Lib_MathDouble.c, 602 :: 		
L_end__UnsignedIntegralToFloat:
0x09F0	0xA0000000  RETURN	
; end of __Lib_MathDouble__UnsignedIntegralToFloat
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 14 :: 		
;__Lib_MathDouble.c, 17 :: 		
0x2144	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 19 :: 		
0x2148	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 21 :: 		
0x214C	0x64808000  LDK.L	R8, #32768
;__Lib_MathDouble.c, 22 :: 		
0x2150	0x44844108  ASHL.L	R8, R8, #16
;__Lib_MathDouble.c, 24 :: 		
0x2154	0x44528085  OR.L	R5, R5, R8
;__Lib_MathDouble.c, 25 :: 		
0x2158	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 26 :: 		
0x215C	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 27 :: 		
0x2160	0x446049E0  ADD.L	R6, R0, #158
;__Lib_MathDouble.c, 28 :: 		
0x2164	0x44630072  SUB.L	R6, R6, R7
;__Lib_MathDouble.c, 30 :: 		
0x2168	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 31 :: 		
0x216C	0x0160086A  JMPC	R30, GT, #0, label1
;__Lib_MathDouble.c, 33 :: 		
0x2170	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 34 :: 		
0x2174	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 35 :: 		
0x2178	0x01280860  JMPC	R30, GTE, #1, label6
;__Lib_MathDouble.c, 36 :: 		
0x217C	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 37 :: 		
label6:
;__Lib_MathDouble.c, 39 :: 		
0x2180	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 40 :: 		
0x2184	0x00200864  JMPC	R30, Z, #0, label2
;__Lib_MathDouble.c, 42 :: 		
0x2188	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 43 :: 		
0x218C	0x00300875  JMP	label_end
;__Lib_MathDouble.c, 45 :: 		
label2:
;__Lib_MathDouble.c, 47 :: 		
0x2190	0x44528069  LSHR.L	R5, R5, R6
;__Lib_MathDouble.c, 49 :: 		
0x2194	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 50 :: 		
0x2198	0x01280868  JMPC	R30, GTE, #1, label3
;__Lib_MathDouble.c, 52 :: 		
0x219C	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 53 :: 		
label3:
;__Lib_MathDouble.c, 54 :: 		
0x21A0	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 55 :: 		
0x21A4	0x00300875  JMP	label_end
;__Lib_MathDouble.c, 57 :: 		
label1:
;__Lib_MathDouble.c, 58 :: 		
0x21A8	0x6C800877  LPM.L	R8, $+52
;__Lib_MathDouble.c, 61 :: 		
0x21AC	0x5DE20082  CMP.L	R4, R8
;__Lib_MathDouble.c, 62 :: 		
0x21B0	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 63 :: 		
0x21B4	0x0060086F  JMPC	R30, C, #0, label5
;__Lib_MathDouble.c, 64 :: 		
0x21B8	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 65 :: 		
label5:
;__Lib_MathDouble.c, 67 :: 		
0x21BC	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 68 :: 		
0x21C0	0x00200874  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 70 :: 		
0x21C4	0x64208000  LDK.L	R2, #32768
;__Lib_MathDouble.c, 71 :: 		
0x21C8	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 73 :: 		
0x21CC	0x00300875  JMP	label_end
;__Lib_MathDouble.c, 75 :: 		
label4:
;__Lib_MathDouble.c, 77 :: 		
0x21D0	0x6C200877  LPM.L	R2, $+12
;__Lib_MathDouble.c, 79 :: 		
label_end:
;__Lib_MathDouble.c, 81 :: 		
0x21D4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 82 :: 		
0x21D8	0x00300879  JMP	$+12
0x21DC	0x7F800001  	#2139095041
0x21E0	0x7F800001  	#2139095041
;__Lib_MathDouble.c, 83 :: 		
L_end__FloatToSignedIntegral:
0x21E4	0xA0000000  RETURN	
; end of __FloatToSignedIntegral
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x5A28	0x44304000  MOVE.L	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x5A2C	0xA8218000  LDI.B	R2, R3, #0
0x5A30	0x59E14002  CMP.B	R2, #0
0x5A34	0x00281690  JMPC	R30, Z, #1, L_strcat23
;__Lib_CString.c, 99 :: 		
0x5A38	0x4431C010  ADD.L	R3, R3, #1
0x5A3C	0x0030168B  JMP	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x5A40	0x4441C000  MOVE.L	R4, R3
0x5A44	0x4421C010  ADD.L	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x5A48	0x44514000  MOVE.L	R5, R2
; cp end address is: 20 (R5)
0x5A4C	0x4430C000  MOVE.L	R3, R1
0x5A50	0x4420C010  ADD.L	R2, R1, #1
0x5A54	0x44114000  MOVE.L	R1, R2
; from end address is: 4 (R1)
0x5A58	0xA8218000  LDI.B	R2, R3, #0
0x5A5C	0xB0410000  STI.B	R4, #0, R2
0x5A60	0xA8220000  LDI.B	R2, R4, #0
0x5A64	0x59E14002  CMP.B	R2, #0
0x5A68	0x0028169D  JMPC	R30, Z, #1, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x5A6C	0x4432C000  MOVE.L	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x5A70	0x00301690  JMP	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x5A74	0xA0000000  RETURN	
; end of _strcat
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x5ACC	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x5AD0	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x5AD4	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x5AD8	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x5ADC	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x5AE0	0x002016B3  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x5AE4	0xA0000000  RETURN	
; end of ___CC2DB
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x5F78	0x6C0017E1  LPM.L	R0, $+12
0x5F7C	0xBC000144  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x5F80	0xA0000000  RETURN	
0x5F84	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
0x6458	0x65B00004  LDK.L	R27, #4
0x645C	0x65A000DC  LDK.L	R26, #220
0x6460	0x65C06274  LDK.L	R28, #25204
0x6464	0x003416B3  CALL	___CC2DB
0x6468	0xA0000000  RETURN	
0x646C	0x64000004  LDK.L	R0, #4
0x6470	0x64100000  LDK.L	R1, #0
0x6474	0xF000D547  MEMSET.B	R0, R1, #340
0x6478	0xA0000000  RETURN	
;ecg2_click_example.c,0 :: ?ICS?lstr1_ecg2_click_example [12]
0x6274	0x74726155 ;?ICS?lstr1_ecg2_click_example+0
0x6278	0x696E6920 ;?ICS?lstr1_ecg2_click_example+4
0x627C	0x000A0D74 ;?ICS?lstr1_ecg2_click_example+8
; end of ?ICS?lstr1_ecg2_click_example
;ecg2_click_example.c,0 :: ?ICS?lstr2_ecg2_click_example [8]
0x6280	0x52415453 ;?ICS?lstr2_ecg2_click_example+0
0x6284	0x000A0D54 ;?ICS?lstr2_ecg2_click_example+4
; end of ?ICS?lstr2_ecg2_click_example
;ecg2_click_example.c,0 :: ?ICS?lstr4_ecg2_click_example [2]
0x6288	0x002C ;?ICS?lstr4_ecg2_click_example+0
; end of ?ICS?lstr4_ecg2_click_example
;,0 :: _initBlock_3 [10]
; Containing: ?ICS?lstr6_ecg2_click_example [3]
;             ?ICS?lstr1___Lib_Sprintf [7]
0x628A	0x28000A0D ;_initBlock_3+0 : ?ICS?lstr6_ecg2_click_example at 0x628A : ?ICS?lstr1___Lib_Sprintf at 0x628D
0x628E	0x6C6C756E ;_initBlock_3+4
0x6292	0x0029 ;_initBlock_3+8
; end of _initBlock_3
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x6294	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x6298	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x629C	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x62A0	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x62A4	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x62A8	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x62AC	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x62B0	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x62B4	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x62B8	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x62BC	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x62C0	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x62C4	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x62C8	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x62CC	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x62D0	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x62D4	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x62D8	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x62DC	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x62E0	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x62E4	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x62E8	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x62EC	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x62F0	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x62F4	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x62F8	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x62FC	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x6300	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x6304	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x6308	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x630C	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x6310	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x6314	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x6318	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x631C	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x6320	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x6324	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x6328	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x632C	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x6330	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x6334	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x6338	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x633C	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x6340	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x6344	0x00000024 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x6348	0x0000007C ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x634C	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x6350	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x6354	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x6358	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x635C	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x6360	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x6364	0x358637BD ;__Lib_Sprintf__npowers_+24
0x6368	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x636C	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x6370	0x3089705F ;__Lib_Sprintf__npowers_+36
0x6374	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x6378	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x637C	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x6380	0x3F800000 ;__Lib_Sprintf__powers_+0
0x6384	0x41200000 ;__Lib_Sprintf__powers_+4
0x6388	0x42C80000 ;__Lib_Sprintf__powers_+8
0x638C	0x447A0000 ;__Lib_Sprintf__powers_+12
0x6390	0x461C4000 ;__Lib_Sprintf__powers_+16
0x6394	0x47C35000 ;__Lib_Sprintf__powers_+20
0x6398	0x49742400 ;__Lib_Sprintf__powers_+24
0x639C	0x4B189680 ;__Lib_Sprintf__powers_+28
0x63A0	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x63A4	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x63A8	0x501502F9 ;__Lib_Sprintf__powers_+40
0x63AC	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x63B0	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x63B4	0x00000001 ;__Lib_Sprintf_octpowers+0
0x63B8	0x00000008 ;__Lib_Sprintf_octpowers+4
0x63BC	0x00000040 ;__Lib_Sprintf_octpowers+8
0x63C0	0x00000200 ;__Lib_Sprintf_octpowers+12
0x63C4	0x00001000 ;__Lib_Sprintf_octpowers+16
0x63C8	0x00008000 ;__Lib_Sprintf_octpowers+20
0x63CC	0x00040000 ;__Lib_Sprintf_octpowers+24
0x63D0	0x00200000 ;__Lib_Sprintf_octpowers+28
0x63D4	0x01000000 ;__Lib_Sprintf_octpowers+32
0x63D8	0x08000000 ;__Lib_Sprintf_octpowers+36
0x63DC	0x40000000 ;__Lib_Sprintf_octpowers+40
0x63E0	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x63E4	0x00000001 ;__Lib_Sprintf_dpowers+0
0x63E8	0x0000000A ;__Lib_Sprintf_dpowers+4
0x63EC	0x00000064 ;__Lib_Sprintf_dpowers+8
0x63F0	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x63F4	0x00002710 ;__Lib_Sprintf_dpowers+16
0x63F8	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x63FC	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x6400	0x00989680 ;__Lib_Sprintf_dpowers+28
0x6404	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x6408	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x640C	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x6410	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x6414	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x6418	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x641C	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x6420	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x6424	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x6428	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_13 [34]
; Containing: hexs [17]
;             hexb [17]
0x642C	0x33323130 ;_initBlock_13+0 : hexs at 0x642C
0x6430	0x37363534 ;_initBlock_13+4
0x6434	0x62613938 ;_initBlock_13+8
0x6438	0x66656463 ;_initBlock_13+12
0x643C	0x32313000 ;_initBlock_13+16 : hexb at 0x643D
0x6440	0x36353433 ;_initBlock_13+20
0x6444	0x41393837 ;_initBlock_13+24
0x6448	0x45444342 ;_initBlock_13+28
0x644C	0x0046 ;_initBlock_13+32
; end of _initBlock_13
;,0 :: _initBlock_14 [10]
; Containing: ?lstr_3_ecg2_click_example [5]
;             ?lstr_5_ecg2_click_example [5]
0x644E	0x66322E25 ;_initBlock_14+0 : ?lstr_3_ecg2_click_example at 0x644E
0x6452	0x322E2500 ;_initBlock_14+4 : ?lstr_5_ecg2_click_example at 0x6453
0x6456	0x0066 ;_initBlock_14+8
; end of _initBlock_14
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090      [28]    _SPIM1_Read
0x00AC     [376]    __Lib_UART_UARTx_Write_Reg
0x0224      [20]    __Lib_SPI_SPIx_Disable_SS
0x0238      [56]    __Lib_UART_UARTx_Write
0x0270     [100]    __Lib_SPI_SPIx_Read
0x02D4      [28]    __Lib_SPI_SPIx_Enable_SS
0x02F0      [20]    _ecg2_hal_cs
0x0304      [12]    _SPIM_Read
0x0310      [28]    _SPIM1_Write
0x032C     [840]    __Add_FP
0x0674      [32]    _UART2_Write
0x0694      [32]    _UART1_Write
0x06B4     [832]    __Lib_MathDouble__UnsignedIntegralToFloat
0x09F4      [16]    _SPIM1_Disable_SS
0x0A04     [304]    _ecg2_hal_read_bytes
0x0B34     [316]    _ecg2_hal_write_bytes
0x0C70      [16]    _SPIM1_Enable_SS
0x0C80       [8]    ___GenExcept
0x0C88     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0CF8     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0D68    [1284]    __Lib_UART_UARTX_Read_Reg550
0x126C     [188]    __Lib_UART_UARTx_Write_ICR
0x1328     [476]    __Lib_UART_UARTx_Read_Reg
0x1504     [468]    __Lib_Sprintf_scale
0x16D8     [792]    __Div_FP
0x19F0     [272]    __Lib_Sprintf_fround
0x1B00     [220]    __Compare_FP
0x1BDC     [148]    __SignedIntegralToFLoat
0x1C70      [36]    _isdigit
0x1C94      [20]    __Sub_FP
0x1CA8     [152]    ecg2_hw_register_bit_set
0x1D40     [180]    __Lib_UART_UARTx_Sys_Init
0x1DF4     [592]    __Mul_FP
0x2044      [60]    _Get_Peripheral_Clock_kHz
0x2080     [160]    __FloatToUnsignedIntegral
0x2120      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x2144     [164]    __FloatToSignedIntegral
0x21E8      [76]    __Unsigned32IntToFloat
0x2234     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x2310      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x2364     [280]    __Lib_UART_UARTx_Set_Polarity
0x247C     [332]    __Lib_UART_UARTx_Read_ICR
0x25C8     [880]    __Lib_UART_UARTX_Write_Reg550
0x2938      [16]    __Lib_UART_UARTx_Soft_Reset
0x2948      [12]    _SPIM_Write
0x2954     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x2A0C      [32]    _ecg2_lead_off_positive_channel_select
0x2A2C      [32]    _ecg2_right_leg_negative_drive_set
0x2A4C      [32]    _ecg2_right_leg_positive_drive_set
0x2A6C     [100]    _ecg2_flead_off_frequency_set
0x2AD0    [1156]    _ecg2_configure_channel
0x2F54      [32]    _ecg2_lead_off_negative_channel_select
0x2F74     [496]    _GPIO_Config
0x3164    [8060]    __Lib_Sprintf__doprntf
0x50E0     [144]    _calculate_ecg_channel
0x5170      [32]    _ecg2_lead_off_current_direction_select
0x5190      [48]    _ecg2_lead_off_comparator_enable
0x51C0     [248]    __Lib_UART_UARTx_Init_Advanced
0x52B8     [104]    _ecg2_set_output_data_rate
0x5320      [40]    _ecg2_set_test_source
0x5348      [48]    _ecg2_oscillator_clock_enable
0x5378      [12]    _UART_Write
0x5384     [416]    __Lib_SPI_SPIx_Pad_Init
0x5524     [496]    __Lib_SPI_SPIx_Init_Advanced
0x5714      [48]    _ecg2_power_down_reference_buffer_enable
0x5744     [112]    _ecg2_ilead_off_magnitude_set
0x57B4      [48]    _ecg2_rld_buffer_enable
0x57E4     [116]    _ecg2_lead_off_comparator_threshold_set
0x5858      [48]    _ecg2_vlead_off_enable
0x5888      [36]    _ecg2_rldref_source_select
0x58AC      [48]    _ecg2_rld_measurement_enable
0x58DC      [36]    _ecg2_set_reference_voltage
0x5900     [296]    _SPIM1_Init_Advanced
0x5A28      [80]    _strcat
0x5A78      [84]    _UART_Write_Text
0x5ACC      [28]    ___CC2DB
0x5AE8      [20]    _GPIO_Digital_Input
0x5AFC      [44]    _UART1_Init
0x5B28      [20]    _GPIO_Digital_Output
0x5B3C      [76]    _sprintf
0x5B88     [144]    _ecg2_hal_send_command
0x5C18      [20]    _ecg2_hal_init
0x5C2C     [844]    _setup_ecg2
0x5F78      [16]    __Lib_System_InitialSetUpCLKPMC
0x5F88     [748]    _main
0x6458      [20]    _InitStaticLink
0x646C      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [12]    ?lstr1_ecg2_click_example
0x0010       [8]    ?lstr2_ecg2_click_example
0x0018       [2]    ?lstr4_ecg2_click_example
0x001A       [3]    ?lstr6_ecg2_click_example
0x001D       [7]    ?lstr1___Lib_Sprintf
0x0024      [88]    __Lib_UART_UART1Struct
0x007C      [88]    __Lib_UART_UART2Struct
0x00D4       [4]    __Lib_UART_UART1
0x00D8       [4]    __Lib_UART_UART2
0x00DC      [19]    _ecg_data_sample
0x00F0       [4]    _channel1_voltage_offset
0x00F4       [4]    _channel2_voltage_offset
0x00F8       [4]    _channel3_voltage_offset
0x00FC       [4]    _channel4_voltage_offset
0x0100       [4]    _channel1_voltage
0x0104       [4]    _channel2_voltage
0x0108       [4]    _channel3_voltage
0x010C       [4]    _channel4_voltage
0x0110       [4]    ecg2_hal_write_spi_ptr
0x0114       [4]    ecg2_hal_read_spi_ptr
0x0118       [4]    _SPIM_Wr_Ptr
0x011C       [4]    _SPIM_Rd_Ptr
0x0120       [4]    _SPIM_WrBytes_Ptr
0x0124       [4]    _SPIM_RdBytes_Ptr
0x0128       [4]    _SPIM_EnSS_Ptr
0x012C       [4]    _SPIM_DisSS_Ptr
0x0130       [4]    __Lib_SPI_spiBase
0x0134      [14]    __Lib_SPI_spiConf
0x0144       [4]    ___System_CLOCK_IN_KHZ
0x0148       [4]    _UART_Wr_Ptr
0x014C       [4]    _UART_Rd_Ptr
0x0150       [4]    _UART_Rdy_Ptr
0x0154       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x6274      [12]    ?ICS?lstr1_ecg2_click_example
0x6280       [8]    ?ICS?lstr2_ecg2_click_example
0x6288       [2]    ?ICS?lstr4_ecg2_click_example
0x628A       [3]    ?ICS?lstr6_ecg2_click_example
0x628D       [7]    ?ICS?lstr1___Lib_Sprintf
0x6294      [88]    ?ICS__Lib_UART_UART1Struct
0x62EC      [88]    ?ICS__Lib_UART_UART2Struct
0x6344       [4]    ?ICS__Lib_UART_UART1
0x6348       [4]    ?ICS__Lib_UART_UART2
0x634C      [52]    __Lib_Sprintf__npowers_
0x6380      [52]    __Lib_Sprintf__powers_
0x63B4      [48]    __Lib_Sprintf_octpowers
0x63E4      [40]    __Lib_Sprintf_dpowers
0x640C      [32]    __Lib_Sprintf_hexpowers
0x642C      [17]    __Lib_Sprintf_hexs
0x643D      [17]    __Lib_Sprintf_hexb
0x644E       [5]    ?lstr_3_ecg2_click_example
0x6453       [5]    ?lstr_5_ecg2_click_example
