{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677364283123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677364283124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 17:31:22 2023 " "Processing started: Sat Feb 25 17:31:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677364283124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677364283124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677364283124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677364283867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/Users/789wi/Videos/ELEC-374/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284017 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.v " "Can't analyze file -- file register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677364284040 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mybusmux.v " "Can't analyze file -- file mybusmux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677364284064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284166 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "boothMultiplier.v(16) " "Verilog HDL information at boothMultiplier.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677364284187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nonRestoringDivision.v(14) " "Verilog HDL information at nonRestoringDivision.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677364284195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284195 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOT " "Entity \"NOT\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "NOT.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NOT.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1677364284200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nonRestoringDivisionPosiNeg.v(19) " "Verilog HDL information at nonRestoringDivisionPosiNeg.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677364284203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677364284204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxIn Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"BusMuxIn\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R0\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R1\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R2\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R3\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R4\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R5\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R6\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R7\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R8\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R9\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R10\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R11\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R12\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R13\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R14\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R15\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HI Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"HI\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LO Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"LO\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHI Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"ZHI\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLO Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"ZLO\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"PC\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"MDR\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INPORT Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"INPORT\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"C\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIGN Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"SIGN\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXTENDED Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"EXTENDED\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout MDRunit.v(9) " "Verilog HDL Implicit Net warning at MDRunit.v(9): created implicit net for \"MDRout\"" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364284206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder " "Elaborating entity \"encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677364284277 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d encoder.v(10) " "Verilog HDL Always Construct warning at encoder.v(10): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677364284279 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] encoder.v(13) " "Inferred latch for \"d\[0\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677364284280 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] encoder.v(13) " "Inferred latch for \"d\[1\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677364284280 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] encoder.v(13) " "Inferred latch for \"d\[2\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677364284280 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] encoder.v(13) " "Inferred latch for \"d\[3\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677364284280 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] encoder.v(13) " "Inferred latch for \"d\[4\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677364284280 "|encoder"}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "8B10B Encoder-Decoder (6AF7_0079) " "\"8B10B Encoder-Decoder (6AF7_0079)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1677364284729 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1677364284729 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1677364284729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677364284912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677364285068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677364285199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677364285199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677364285507 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677364285507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677364285507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677364285507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677364285535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 17:31:25 2023 " "Processing ended: Sat Feb 25 17:31:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677364285535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677364285535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677364285535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677364285535 ""}
