# read verilog
read_verilog -sv sources/clock_divider.sv

# elaborate design hierarchy
hierarchy -check -top clock_divider

# Synthesis check
check -noinit -initdrv -assert

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# generic synthesis
synth -top clock_divider
clean

# write synthesized design
write_verilog -noattr netlist.v