vhdl work "/home/ise/FPGA/Code/DisplaySequence/DisplaySegments.vhd"
