// Seed: 2058579592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1'b0) begin : LABEL_0
    #1;
    cover (1);
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    input wor id_0,
    input tri id_1,
    input supply0 _id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5
);
  wand id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [(  -1  ) : id_2] id_8, id_9;
  assign id_7 = -1 || id_1 || "" || id_2;
endmodule
