INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamE
