

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 14 16:41:22 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   194401|   196611| 1.230 ms | 1.244 ms |  32456|  196548| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                        Instance                       |                        Module                        |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s  |       75|       76|  0.474 us |  0.481 us |     75|      76|   none  |
        |conv_2d_cl_array_array_ap_fixed_16u_config6_U0         |conv_2d_cl_array_array_ap_fixed_16u_config6_s         |      845|   196547|  5.345 us |  1.243 ms |    845|  196547|   none  |
        |softmax_array_array_ap_fixed_10u_softmax_config12_U0   |softmax_array_array_ap_fixed_10u_softmax_config12_s   |       15|       15| 94.875 ns | 94.875 ns |     15|      15|   none  |
        |conv_2d_cl_array_array_ap_fixed_16u_config2_U0         |conv_2d_cl_array_array_ap_fixed_16u_config2_s         |     3920|   122304| 24.794 us |  0.774 ms |   3920|  122304|   none  |
        |relu_array_array_ap_fixed_16u_relu_config4_U0          |relu_array_array_ap_fixed_16u_relu_config4_s          |      680|      680|  4.301 us |  4.301 us |    680|     680|   none  |
        |relu_array_array_ap_fixed_16u_relu_config8_U0          |relu_array_array_ap_fixed_16u_relu_config8_s          |      125|      125|  0.791 us |  0.791 us |    125|     125|   none  |
        |pooling2d_cl_array_array_ap_fixed_16u_config9_U0       |pooling2d_cl_array_array_ap_fixed_16u_config9_s       |     5816|     5816| 36.786 us | 36.786 us |   5816|    5816|   none  |
        |pooling2d_cl_array_array_ap_fixed_16u_config5_U0       |pooling2d_cl_array_array_ap_fixed_16u_config5_s       |    32455|    32455|  0.205 ms |  0.205 ms |  32455|   32455|   none  |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       64|      -|    2962|   5512|    -|
|Instance         |      179|    113|   39946|  43323|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      243|    113|   42908|  48837|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       86|     51|      40|     91|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |                        Instance                       |                        Module                        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_array_ap_fixed_16u_config2_U0         |conv_2d_cl_array_array_ap_fixed_16u_config2_s         |        9|      1|   1371|   2138|    0|
    |conv_2d_cl_array_array_ap_fixed_16u_config6_U0         |conv_2d_cl_array_array_ap_fixed_16u_config6_s         |      147|      2|   8159|   6980|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s  |       17|    100|  24907|  23908|    0|
    |pooling2d_cl_array_array_ap_fixed_16u_config5_U0       |pooling2d_cl_array_array_ap_fixed_16u_config5_s       |        0|      0|   1003|   2620|    0|
    |pooling2d_cl_array_array_ap_fixed_16u_config9_U0       |pooling2d_cl_array_array_ap_fixed_16u_config9_s       |        0|      0|    935|   2347|    0|
    |relu_array_array_ap_fixed_16u_relu_config4_U0          |relu_array_array_ap_fixed_16u_relu_config4_s          |        0|      0|    500|   1501|    0|
    |relu_array_array_ap_fixed_16u_relu_config8_U0          |relu_array_array_ap_fixed_16u_relu_config8_s          |        0|      0|    497|   1500|    0|
    |softmax_array_array_ap_fixed_10u_softmax_config12_U0   |softmax_array_array_ap_fixed_10u_softmax_config12_s   |        6|     10|   2574|   2329|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                  |                                                      |      179|    113|  39946|  43323|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |layer10_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer10_out_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_10_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_11_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_12_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_13_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_14_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_15_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_1_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_2_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_3_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_4_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_5_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_6_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_7_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_8_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_9_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer4_out_V_data_0_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_10_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_11_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_12_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_13_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_14_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_15_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_1_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_2_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_3_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_4_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_5_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_6_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_7_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_8_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_9_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer5_out_V_data_0_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_10_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_11_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_12_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_13_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_14_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_15_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_1_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_2_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_3_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_4_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_5_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_6_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_7_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_8_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_9_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer6_out_V_data_0_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_10_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_11_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_12_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_13_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_14_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_15_V_U  |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_1_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_2_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_3_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_4_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_5_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_6_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_7_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_8_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_9_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer8_out_V_data_0_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_10_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_11_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_12_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_13_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_14_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_15_V_U  |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_1_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_2_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_3_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_4_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_5_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_6_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_7_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_8_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_9_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer9_out_V_data_0_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_10_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_11_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_12_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_13_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_14_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_15_V_U  |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_1_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_2_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_3_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_4_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_5_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_6_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_7_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_8_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_9_V_U   |        0|   7|   0|    -|    25|   16|      400|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |       64|2962|   0|    0| 28618| 1280|   292112|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|layer0_V_data_V_dout           |  in |   16|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer0_V_data_V_empty_n        |  in |    1|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer0_V_data_V_read           | out |    1|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer12_out_V_data_0_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_1_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_2_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_3_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_4_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_4_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_4_V |    pointer   |
|layer12_out_V_data_5_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_5_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_5_V |    pointer   |
|layer12_out_V_data_6_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_6_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_6_V |    pointer   |
|layer12_out_V_data_7_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_7_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_7_V |    pointer   |
|layer12_out_V_data_8_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_8_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_8_V |    pointer   |
|layer12_out_V_data_9_V_din     | out |   16|   ap_fifo  | layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_full_n  |  in |    1|   ap_fifo  | layer12_out_V_data_9_V |    pointer   |
|layer12_out_V_data_9_V_write   | out |    1|   ap_fifo  | layer12_out_V_data_9_V |    pointer   |
|ap_clk                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        myproject       | return value |
+-------------------------------+-----+-----+------------+------------------------+--------------+

