Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,125
design__inferred_latch__count,0
design__instance__count,22081
design__instance__area,360189
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,4
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005541510414332151
power__switching__total,0.0025253042113035917
power__leakage__total,0.0000056384687923127785
power__total,0.008072452619671822
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.314151297201272
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3275606267830876
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1022575386643506
timing__setup__ws__corner:nom_fast_1p32V_m40C,29.46631111403223
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102258
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,35.364155
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,4
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.40739143767113395
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4309262790796562
timing__hold__ws__corner:nom_slow_1p08V_125C,0.582762299356326
timing__setup__ws__corner:nom_slow_1p08V_125C,26.285300013911094
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.582762
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,28.311399
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,4
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.34654599615263304
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3647793004240275
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28131509029610646
timing__setup__ws__corner:nom_typ_1p20V_25C,28.27563685447607
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.281315
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,33.042500
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.314151297201272
clock__skew__worst_setup,0.3275606267830876
timing__hold__ws,0.1022575386643506
timing__setup__ws,26.285300013911094
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102258
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,28.311399
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1289.28 313.74
design__core__bbox,2.88 3.78 1286.4 309.96
design__io,45
design__die__area,404499
design__core__area,392988
design__instance__count__stdcell,22081
design__instance__area__stdcell,360189
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.91654
design__instance__utilization__stdcell,0.91654
design__rows,81
design__rows:CoreSite,81
design__sites,216594
design__sites:CoreSite,216594
design__instance__count__class:buffer,7
design__instance__area__class:buffer,54.432
design__instance__count__class:inverter,322
design__instance__area__class:inverter,1861.57
design__instance__count__class:sequential_cell,2916
design__instance__area__class:sequential_cell,137561
design__instance__count__class:multi_input_combinational_cell,13577
design__instance__area__class:multi_input_combinational_cell,146420
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,4686
design__instance__area__class:timing_repair_buffer,69495.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,713567
design__violations,0
design__instance__count__class:clock_buffer,457
design__instance__area__class:clock_buffer,4145.9
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,36.288
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3052
antenna__violating__nets,12
antenna__violating__pins,12
route__antenna_violation__count,12
antenna_diodes_count,113
design__instance__count__class:antenna_cell,113
design__instance__area__class:antenna_cell,615.082
route__net,24882
route__net__special,2
route__drc_errors__iter:0,18738
route__wirelength__iter:0,810340
route__drc_errors__iter:1,9386
route__wirelength__iter:1,803498
route__drc_errors__iter:2,8641
route__wirelength__iter:2,801837
route__drc_errors__iter:3,1413
route__wirelength__iter:3,797402
route__drc_errors__iter:4,296
route__wirelength__iter:4,797254
route__drc_errors__iter:5,126
route__wirelength__iter:5,797259
route__drc_errors__iter:6,22
route__wirelength__iter:6,797208
route__drc_errors__iter:7,15
route__wirelength__iter:7,797198
route__drc_errors__iter:8,4
route__wirelength__iter:8,797228
route__drc_errors__iter:9,0
route__wirelength__iter:9,797208
route__drc_errors,0
route__wirelength,797208
route__vias,148642
route__vias__singlecut,148642
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1136.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,2833
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,2833
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,2833
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,2833
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000259881
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000242695
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000763579
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000242695
design_powergrid__voltage__worst,0.0000242695
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000259881
design_powergrid__drop__worst__net:VPWR,0.0000259881
design_powergrid__voltage__worst__net:VGND,0.0000242695
design_powergrid__drop__worst__net:VGND,0.0000242695
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000075599999999999996155440780409850987098252517171204090118408203125
ir__drop__worst,0.00002599999999999999839993443384589255629180115647614002227783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
