{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531885783184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531885783186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:49:42 2018 " "Processing started: Wed Jul 18 11:49:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531885783186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531885783186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testTotal -c parking " "Command: quartus_map --read_settings_files=on --write_settings_files=off testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531885783186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531885784225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812_release.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ws2812_release.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812_release " "Found entity 1: WS2812_release" {  } { { "WS2812_release.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/WS2812_release.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WS2812B.v(48) " "Verilog HDL information at WS2812B.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/WS2812B.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812b.v 1 1 " "Found 1 design units, including 1 entities, in source file ws2812b.v" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B " "Found entity 1: WS2812B" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/WS2812B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Led_art.v(41) " "Verilog HDL information at Led_art.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/Led_art.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_art.v 1 1 " "Found 1 design units, including 1 entities, in source file led_art.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_art " "Found entity 1: Led_art" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/Led_art.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "txd.v(18) " "Verilog HDL information at txd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txd.v 1 1 " "Found 1 design units, including 1 entities, in source file txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 txd " "Found entity 1: txd" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rxd.v(10) " "Verilog HDL information at rxd.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/rxd.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd " "Found entity 1: rxd" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/rxd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duoji.v 1 1 " "Found 1 design units, including 1 entities, in source file duoji.v" { { "Info" "ISGN_ENTITY_NAME" "1 duoji " "Found entity 1: duoji" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider.v(26) " "Verilog HDL information at divider.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance.v 1 1 " "Found 1 design units, including 1 entities, in source file distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Distance " "Found entity 1: Distance" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/Distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784387 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(14) " "Verilog HDL information at beep.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(44) " "Verilog HDL information at beep.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.v 1 1 " "Found 1 design units, including 1 entities, in source file beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(95) " "Verilog HDL information at main.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital.v 1 1 " "Found 1 design units, including 1 entities, in source file digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital " "Found entity 1: Digital" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correspond.v 1 1 " "Found 1 design units, including 1 entities, in source file correspond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Correspond " "Found entity 1: Correspond" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/Correspond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testspeed.v 1 1 " "Found 1 design units, including 1 entities, in source file testspeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 testSpeed " "Found entity 1: testSpeed" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(52) " "Verilog HDL information at lcd.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531885784424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd2 " "Found entity 1: lcd2" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 blueTooth " "Found entity 1: blueTooth" {  } { { "blueTooth.v" "" { Text "C:/MyDownloads/analogEXP/car_/blueTooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avoidance.v 1 1 " "Found 1 design units, including 1 entities, in source file avoidance.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoidance " "Found entity 1: avoidance" {  } { { "avoidance.v" "" { Text "C:/MyDownloads/analogEXP/car_/avoidance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885784439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885784439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_flag lcd2.v(111) " "Verilog HDL Implicit Net warning at lcd2.v(111): created implicit net for \"write_flag\"" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/lcd2.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885784440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531885784560 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "beep inst6 " "Block or symbol \"beep\" of instance \"inst6\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 544 768 912 624 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1531885784562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txd txd:inst3 " "Elaborating entity \"txd\" for hierarchy \"txd:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 216 760 928 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txd.v(37) " "Verilog HDL assignment warning at txd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/txd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784567 "|top|txd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst17 " "Elaborating entity \"divider\" for hierarchy \"divider:inst17\"" {  } { { "top.bdf" "inst17" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 168 -320 -168 376 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(30) " "Verilog HDL assignment warning at divider.v(30): truncated value with size 32 to match size of target (27)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 divider.v(39) " "Verilog HDL assignment warning at divider.v(39): truncated value with size 32 to match size of target (22)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(48) " "Verilog HDL assignment warning at divider.v(48): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divider.v(57) " "Verilog HDL assignment warning at divider.v(57): truncated value with size 32 to match size of target (25)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(66) " "Verilog HDL assignment warning at divider.v(66): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 divider.v(75) " "Verilog HDL assignment warning at divider.v(75): truncated value with size 32 to match size of target (15)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(84) " "Verilog HDL assignment warning at divider.v(84): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 divider.v(92) " "Verilog HDL assignment warning at divider.v(92): truncated value with size 32 to match size of target (14)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784573 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(101) " "Verilog HDL assignment warning at divider.v(101): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784574 "|top|divider:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(110) " "Verilog HDL assignment warning at divider.v(110): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784574 "|top|divider:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correspond Correspond:inst11 " "Elaborating entity \"Correspond\" for hierarchy \"Correspond:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 240 480 672 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Correspond.v(57) " "Verilog HDL assignment warning at Correspond.v(57): truncated value with size 32 to match size of target (4)" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/Correspond.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784578 "|top|Correspond:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst13 " "Elaborating entity \"main\" for hierarchy \"main:inst13\"" {  } { { "top.bdf" "inst13" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 344 104 344 680 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last main.v(39) " "Verilog HDL or VHDL warning at main.v(39): object \"last\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531885784583 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetState main.v(50) " "Verilog HDL or VHDL warning at main.v(50): object \"resetState\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531885784583 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(84) " "Verilog HDL assignment warning at main.v(84): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784584 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 main.v(106) " "Verilog HDL assignment warning at main.v(106): truncated value with size 32 to match size of target (12)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784586 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(226) " "Verilog HDL assignment warning at main.v(226): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784588 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(252) " "Verilog HDL assignment warning at main.v(252): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784589 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(257) " "Verilog HDL assignment warning at main.v(257): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784589 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(268) " "Verilog HDL assignment warning at main.v(268): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784590 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(272) " "Verilog HDL assignment warning at main.v(272): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784590 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(276) " "Verilog HDL assignment warning at main.v(276): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784590 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(280) " "Verilog HDL assignment warning at main.v(280): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784590 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 main.v(300) " "Verilog HDL assignment warning at main.v(300): truncated value with size 32 to match size of target (31)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784595 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(303) " "Verilog HDL assignment warning at main.v(303): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784595 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(350) " "Verilog HDL assignment warning at main.v(350): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784597 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(370) " "Verilog HDL assignment warning at main.v(370): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784598 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(375) " "Verilog HDL assignment warning at main.v(375): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784598 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(386) " "Verilog HDL assignment warning at main.v(386): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784599 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(390) " "Verilog HDL assignment warning at main.v(390): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784599 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(394) " "Verilog HDL assignment warning at main.v(394): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784599 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(398) " "Verilog HDL assignment warning at main.v(398): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784600 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(412) " "Verilog HDL assignment warning at main.v(412): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784601 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(416) " "Verilog HDL assignment warning at main.v(416): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784602 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(447) " "Verilog HDL assignment warning at main.v(447): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784604 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(460) " "Verilog HDL assignment warning at main.v(460): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784605 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(523) " "Verilog HDL assignment warning at main.v(523): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784614 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(535) " "Verilog HDL assignment warning at main.v(535): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784615 "|top|main:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avoidance avoidance:inst2 " "Elaborating entity \"avoidance\" for hierarchy \"avoidance:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 704 80 280 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance Distance:inst12 " "Elaborating entity \"Distance\" for hierarchy \"Distance:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 616 -344 -184 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Distance.v(13) " "Verilog HDL assignment warning at Distance.v(13): truncated value with size 32 to match size of target (8)" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/Distance.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784775 "|top|Distance:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testSpeed testSpeed:inst8 " "Elaborating entity \"testSpeed\" for hierarchy \"testSpeed:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 1016 -352 -144 1096 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testSpeed.v(19) " "Verilog HDL assignment warning at testSpeed.v(19): truncated value with size 32 to match size of target (7)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784785 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed.v(23) " "Verilog HDL assignment warning at testSpeed.v(23): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784785 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 testSpeed.v(27) " "Verilog HDL assignment warning at testSpeed.v(27): truncated value with size 32 to match size of target (27)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/testSpeed.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784785 "|top|testSpeed:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blueTooth blueTooth:inst9 " "Elaborating entity \"blueTooth\" for hierarchy \"blueTooth:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 912 -336 -152 992 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst19 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 360 760 936 472 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(15) " "Verilog HDL assignment warning at PWM.v(15): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/PWM.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784793 "|top|PWM:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst6 " "Elaborating entity \"beep\" for hierarchy \"beep:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 544 768 912 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep.v(19) " "Verilog HDL assignment warning at beep.v(19): truncated value with size 32 to match size of target (28)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784800 "|top|beep:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 beep.v(38) " "Verilog HDL assignment warning at beep.v(38): truncated value with size 32 to match size of target (15)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/beep.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784800 "|top|beep:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duoji duoji:inst18 " "Elaborating entity \"duoji\" for hierarchy \"duoji:inst18\"" {  } { { "top.bdf" "inst18" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 616 768 936 696 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 duoji.v(16) " "Verilog HDL assignment warning at duoji.v(16): truncated value with size 32 to match size of target (9)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784805 "|top|duoji:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 duoji.v(18) " "Verilog HDL assignment warning at duoji.v(18): truncated value with size 32 to match size of target (5)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784805 "|top|duoji:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digital Digital:inst " "Elaborating entity \"Digital\" for hierarchy \"Digital:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 88 768 936 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885784808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Digital.v(9) " "Verilog HDL assignment warning at Digital.v(9): truncated value with size 32 to match size of target (2)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784809 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(11) " "Verilog HDL assignment warning at Digital.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784809 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(12) " "Verilog HDL assignment warning at Digital.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784810 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(13) " "Verilog HDL assignment warning at Digital.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784810 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(14) " "Verilog HDL assignment warning at Digital.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531885784810 "|top|Digital:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div1\"" {  } { { "Digital.v" "Div1" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod0\"" {  } { { "Digital.v" "Mod0" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod2\"" {  } { { "Digital.v" "Mod2" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div2\"" {  } { { "Digital.v" "Div2" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod1\"" {  } { { "Digital.v" "Mod1" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "duoji:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"duoji:inst18\|Div0\"" {  } { { "duoji.v" "Div0" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786219 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1531885786219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div1\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div1 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786281 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531885786281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Mod0\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786589 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531885786589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div2\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div2 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786750 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/Digital.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531885786750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "duoji:inst18\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"duoji:inst18\|lpm_divide:Div0\"" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885786872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "duoji:inst18\|lpm_divide:Div0 " "Instantiated megafunction \"duoji:inst18\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531885786872 ""}  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/duoji.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531885786872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885786972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885786972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531885787006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531885787006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led\[2\] GND " "Pin \"Led\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 480 1176 1352 496 "Led\[7..0\]" "" } { 472 1136 1186 488 "led\[7..0\]" "" } { 440 344 384 456 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531885788691 "|top|Led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531885788691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531885790066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyDownloads/analogEXP/car_/output_files/parking.map.smsg " "Generated suppressed messages file C:/MyDownloads/analogEXP/car_/output_files/parking.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531885790227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531885790633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[3\] " "No output dependent on input pin \"dinfrared\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|dinfrared[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[0\] " "No output dependent on input pin \"dinfrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|dinfrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[1\] " "No output dependent on input pin \"Infrared\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Infrared[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[0\] " "No output dependent on input pin \"Infrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Infrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speedInfrac " "No output dependent on input pin \"speedInfrac\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 784 -712 -544 800 "speedInfrac" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|speedInfrac"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[1\] " "No output dependent on input pin \"Signs\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Signs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[0\] " "No output dependent on input pin \"Signs\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Signs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[3\] " "No output dependent on input pin \"Touch\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Touch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[2\] " "No output dependent on input pin \"Touch\[2\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531885790839 "|top|Touch[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531885790839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1197 " "Implemented 1197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531885790840 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531885790840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1138 " "Implemented 1138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531885790840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531885790840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531885790959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:49:50 2018 " "Processing ended: Wed Jul 18 11:49:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531885790959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531885790959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531885790959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531885790959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531885792443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531885792444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:49:51 2018 " "Processing started: Wed Jul 18 11:49:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531885792444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531885792444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testTotal -c parking " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531885792445 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1531885792635 ""}
{ "Info" "0" "" "Project  = testTotal" {  } {  } 0 0 "Project  = testTotal" 0 0 "Fitter" 0 0 1531885792636 ""}
{ "Info" "0" "" "Revision = parking" {  } {  } 0 0 "Revision = parking" 0 0 "Fitter" 0 0 1531885792637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531885792948 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "parking EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"parking\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531885792997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531885793034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531885793034 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531885793181 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531885793478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531885793478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531885793478 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531885793478 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 2320 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531885793485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 2321 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531885793485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 2322 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531885793485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531885793485 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 59 " "No exact pin location assignment(s) for 5 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinfrared\[3\] " "Pin dinfrared\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dinfrared[3] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinfrared[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531885793696 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinfrared\[0\] " "Pin dinfrared\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dinfrared[0] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinfrared[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531885793696 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "speedInfrac " "Pin speedInfrac not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { speedInfrac } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 784 -712 -544 800 "speedInfrac" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speedInfrac } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531885793696 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Signs\[1\] " "Pin Signs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Signs[1] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Signs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531885793696 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Signs\[0\] " "Pin Signs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Signs[0] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Signs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531885793696 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531885793696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "parking.sdc " "Synopsys Design Constraints File file not found: 'parking.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531885794119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531885794120 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531885794141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node clk (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794285 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 304 -712 -544 320 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst17\|out_16k  " "Automatically promoted node divider:inst17\|out_16k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst17\|out_16k~0 " "Destination node divider:inst17\|out_16k~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 7 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_16k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 1749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531885794286 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 7 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_16k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst17\|out_9600  " "Automatically promoted node divider:inst17\|out_9600 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst17\|out_9600~0 " "Destination node divider:inst17\|out_9600~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_9600~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531885794287 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_9600 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst17\|out_10k  " "Automatically promoted node divider:inst17\|out_10k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst17\|out_10k~0 " "Destination node divider:inst17\|out_10k~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_10k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 1574 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531885794287 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_10k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst17\|out_8  " "Automatically promoted node divider:inst17\|out_8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst17\|out_8~0 " "Destination node divider:inst17\|out_8~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 5 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_trigger " "Destination node ultra_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 696 1168 1344 712 "ultra_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultraback_trigger " "Destination node ultraback_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultraback_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultraback_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 816 1168 1345 832 "ultraback_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultraback_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_right_trigger " "Destination node ultra_right_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_right_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_right_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 736 1160 1340 752 "ultra_right_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_right_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_left_trigger " "Destination node ultra_left_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_left_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_left_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/top.bdf" { { 776 1152 1328 792 "ultra_left_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_left_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531885794288 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/divider.v" 5 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst17|out_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main:inst13\|clk_9600  " "Automatically promoted node main:inst13\|clk_9600 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531885794290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main:inst13\|clk_9600~0 " "Destination node main:inst13\|clk_9600~0" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 54 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main:inst13|clk_9600~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 2062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531885794290 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531885794290 ""}  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/main.v" 54 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main:inst13|clk_9600 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531885794290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531885794706 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531885794710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531885794711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531885794714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531885794717 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531885794719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531885794720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531885794722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531885794822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531885794825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531885794825 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 5 0 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531885794835 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531885794835 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531885794835 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 13 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531885794836 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 21 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531885794836 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 25 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531885794836 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 26 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531885794836 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531885794836 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531885794836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531885794878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531885795420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531885796157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531885796177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531885798403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531885798405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531885798647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/MyDownloads/analogEXP/car_/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531885801459 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531885801459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531885803057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531885803061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531885803061 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.05 " "Total time spent on timing analysis during the Fitter is 3.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531885803097 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531885803104 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwml 0 " "Pin \"pwml\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwmr 0 " "Pin \"pwmr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beep 0 " "Pin \"beep\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "steer 0 " "Pin \"steer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_trigger 0 " "Pin \"ultra_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultraback_trigger 0 " "Pin \"ultraback_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_right_trigger 0 " "Pin \"ultra_right_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_left_trigger 0 " "Pin \"ultra_left_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[6\] 0 " "Pin \"Digital\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[5\] 0 " "Pin \"Digital\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[4\] 0 " "Pin \"Digital\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[3\] 0 " "Pin \"Digital\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[2\] 0 " "Pin \"Digital\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[1\] 0 " "Pin \"Digital\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[0\] 0 " "Pin \"Digital\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[7\] 0 " "Pin \"Led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[6\] 0 " "Pin \"Led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[5\] 0 " "Pin \"Led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[4\] 0 " "Pin \"Led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[3\] 0 " "Pin \"Led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[2\] 0 " "Pin \"Led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[1\] 0 " "Pin \"Led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[0\] 0 " "Pin \"Led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[3\] 0 " "Pin \"Position\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[2\] 0 " "Pin \"Position\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[1\] 0 " "Pin \"Position\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[0\] 0 " "Pin \"Position\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531885803145 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1531885803145 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531885803451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531885803546 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531885803942 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531885804143 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1531885804225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyDownloads/analogEXP/car_/output_files/parking.fit.smsg " "Generated suppressed messages file C:/MyDownloads/analogEXP/car_/output_files/parking.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531885804409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531885804970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:50:04 2018 " "Processing ended: Wed Jul 18 11:50:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531885804970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531885804970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531885804970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531885804970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531885806008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531885806008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:50:05 2018 " "Processing started: Wed Jul 18 11:50:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531885806008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531885806008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testTotal -c parking " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531885806009 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531885806636 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531885806660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531885807139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:50:07 2018 " "Processing ended: Wed Jul 18 11:50:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531885807139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531885807139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531885807139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531885807139 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531885807772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531885808408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:50:07 2018 " "Processing started: Wed Jul 18 11:50:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531885808409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531885808409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testTotal -c parking " "Command: quartus_sta testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531885808410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531885808528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531885808759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531885808788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531885808788 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "parking.sdc " "Synopsys Design Constraints File file not found: 'parking.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1531885808963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531885808963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:inst13\|clk_9600 main:inst13\|clk_9600 " "create_clock -period 1.000 -name main:inst13\|clk_9600 main:inst13\|clk_9600" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst17\|out_9600 divider:inst17\|out_9600 " "create_clock -period 1.000 -name divider:inst17\|out_9600 divider:inst17\|out_9600" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultra_2 ultra_2 " "create_clock -period 1.000 -name ultra_2 ultra_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst17\|out_16k divider:inst17\|out_16k " "create_clock -period 1.000 -name divider:inst17\|out_16k divider:inst17\|out_16k" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraback_echo ultraback_echo " "create_clock -period 1.000 -name ultraback_echo ultraback_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraleft_echo ultraleft_echo " "create_clock -period 1.000 -name ultraleft_echo ultraleft_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraright_echo ultraright_echo " "create_clock -period 1.000 -name ultraright_echo ultraright_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst17\|out_8 divider:inst17\|out_8 " "create_clock -period 1.000 -name divider:inst17\|out_8 divider:inst17\|out_8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst17\|out_1 divider:inst17\|out_1 " "create_clock -period 1.000 -name divider:inst17\|out_1 divider:inst17\|out_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst17\|out_10k divider:inst17\|out_10k " "create_clock -period 1.000 -name divider:inst17\|out_10k divider:inst17\|out_10k" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531885808969 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531885808982 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1531885808999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531885809077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.226 " "Worst-case setup slack is -17.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.226      -230.780 divider:inst17\|out_16k  " "  -17.226      -230.780 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.613       -69.030 divider:inst17\|out_10k  " "  -15.613       -69.030 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.336     -1184.768 clk  " "   -9.336     -1184.768 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.655       -67.972 divider:inst17\|out_9600  " "   -3.655       -67.972 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739       -18.862 divider:inst17\|out_8  " "   -2.739       -18.862 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541        -4.462 main:inst13\|clk_9600  " "   -1.541        -4.462 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120        -5.773 ultraright_echo  " "   -1.120        -5.773 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694        -3.410 ultra_2  " "   -0.694        -3.410 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540        -0.909 ultraleft_echo  " "   -0.540        -0.909 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435        -2.909 ultraback_echo  " "   -0.435        -2.909 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885809086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.611 " "Worst-case hold slack is -2.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.611       -15.551 clk  " "   -2.611       -15.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.496 divider:inst17\|out_16k  " "   -0.062        -0.496 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 ultraback_echo  " "    0.372         0.000 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divider:inst17\|out_10k  " "    0.499         0.000 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divider:inst17\|out_9600  " "    0.499         0.000 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 ultraleft_echo  " "    0.551         0.000 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898         0.000 ultra_2  " "    0.898         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 ultraright_echo  " "    1.023         0.000 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187         0.000 divider:inst17\|out_8  " "    1.187         0.000 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.808         0.000 main:inst13\|clk_9600  " "    1.808         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885809148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.110 " "Worst-case recovery slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 divider:inst17\|out_1  " "    0.110         0.000 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885809169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624         0.000 divider:inst17\|out_1  " "    0.624         0.000 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885809181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -365.521 clk  " "   -1.941      -365.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultra_2  " "   -1.777       -13.649 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraback_echo  " "   -1.777       -13.649 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraleft_echo  " "   -1.777       -13.649 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraright_echo  " "   -1.777       -13.649 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -71.232 divider:inst17\|out_16k  " "   -0.742       -71.232 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -54.908 divider:inst17\|out_9600  " "   -0.742       -54.908 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -29.680 divider:inst17\|out_10k  " "   -0.742       -29.680 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -10.388 divider:inst17\|out_8  " "   -0.742       -10.388 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 main:inst13\|clk_9600  " "   -0.742        -4.452 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 divider:inst17\|out_1  " "   -0.742        -1.484 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885809193 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531885809958 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1531885809960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531885810026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.820 " "Worst-case setup slack is -4.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.820       -46.733 divider:inst17\|out_16k  " "   -4.820       -46.733 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.228        -8.671 divider:inst17\|out_10k  " "   -4.228        -8.671 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387      -225.716 clk  " "   -2.387      -225.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -4.719 divider:inst17\|out_9600  " "   -0.658        -4.719 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -3.092 divider:inst17\|out_8  " "   -0.465        -3.092 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.371 ultraright_echo  " "   -0.114        -0.371 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009         0.000 ultra_2  " "    0.009         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090         0.000 ultraleft_echo  " "    0.090         0.000 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 ultraback_echo  " "    0.168         0.000 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 main:inst13\|clk_9600  " "    0.173         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885810091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.417 " "Worst-case hold slack is -1.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417        -8.397 clk  " "   -1.417        -8.397 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153        -1.224 divider:inst17\|out_16k  " "   -0.153        -1.224 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divider:inst17\|out_10k  " "    0.215         0.000 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divider:inst17\|out_9600  " "    0.215         0.000 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 divider:inst17\|out_8  " "    0.367         0.000 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 ultraback_echo  " "    0.448         0.000 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536         0.000 ultraleft_echo  " "    0.536         0.000 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557         0.000 main:inst13\|clk_9600  " "    0.557         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682         0.000 ultra_2  " "    0.682         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722         0.000 ultraright_echo  " "    0.722         0.000 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885810116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.256 " "Worst-case recovery slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 divider:inst17\|out_1  " "    0.256         0.000 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885810133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624         0.000 divider:inst17\|out_1  " "    0.624         0.000 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885810194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -246.380 clk  " "   -1.380      -246.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultra_2  " "   -1.222        -9.222 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraback_echo  " "   -1.222        -9.222 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraleft_echo  " "   -1.222        -9.222 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraright_echo  " "   -1.222        -9.222 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -48.000 divider:inst17\|out_16k  " "   -0.500       -48.000 divider:inst17\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 divider:inst17\|out_9600  " "   -0.500       -37.000 divider:inst17\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 divider:inst17\|out_10k  " "   -0.500       -20.000 divider:inst17\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 divider:inst17\|out_8  " "   -0.500        -7.000 divider:inst17\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 main:inst13\|clk_9600  " "   -0.500        -3.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 divider:inst17\|out_1  " "   -0.500        -1.000 divider:inst17\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531885810210 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531885811298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531885811498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531885811499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531885811942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:50:11 2018 " "Processing ended: Wed Jul 18 11:50:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531885811942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531885811942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531885811942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531885811942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531885813185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531885813185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:50:13 2018 " "Processing started: Wed Jul 18 11:50:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531885813185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531885813185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testTotal -c parking " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testTotal -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531885813185 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "parking.vho\", \"parking_fast.vho parking_vhd.sdo parking_vhd_fast.sdo C:/MyDownloads/analogEXP/car_/simulation/modelsim/ simulation " "Generated files \"parking.vho\", \"parking_fast.vho\", \"parking_vhd.sdo\" and \"parking_vhd_fast.sdo\" in directory \"C:/MyDownloads/analogEXP/car_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1531885814478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531885814577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:50:14 2018 " "Processing ended: Wed Jul 18 11:50:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531885814577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531885814577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531885814577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531885814577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531885815240 ""}
