# Verilog_101
This repo contains basic gates in Verilog along with their test benches
