716 0.0 0.4 3:13.90
716 0.0 0.4 3:13.93
716 4.5 0.4 3:13.96
716 0.0 0.4 3:13.99
716 0.0 0.4 3:14.01
716 0.0 0.4 3:14.03
716 0.0 0.4 3:14.07
716 0.0 0.4 3:14.10
716 0.0 0.4 3:14.11
716 5.6 0.4 3:14.14
716 5.6 0.4 3:14.17
716 0.0 0.4 3:14.19
716 5.6 0.4 3:14.22
716 0.0 0.4 3:14.24
716 0.0 0.4 3:14.27
716 5.6 0.4 3:14.30
716 5.6 0.4 3:14.33
716 0.0 0.4 3:14.35
716 5.6 0.4 3:14.39
716 5.6 0.4 3:14.41
716 5.6 0.4 3:14.44
716 0.0 0.4 3:14.46
716 5.6 0.4 3:14.49
716 0.0 0.4 3:14.51
716 0.0 0.4 3:14.54
716 0.0 0.4 3:14.57
716 0.0 0.4 3:14.60
716 0.0 0.4 3:14.63
716 5.0 0.4 3:14.67
716 5.6 0.4 3:14.69
716 5.6 0.4 3:14.74
716 0.0 0.4 3:14.76
716 5.6 0.4 3:14.79
716 5.6 0.4 3:14.82
716 5.9 0.4 3:14.85
716 5.6 0.4 3:14.88
716 5.3 0.4 3:14.90
716 5.3 0.4 3:14.93
716 5.6 0.4 3:14.95
716 5.3 0.4 3:14.98
716 0.0 0.4 3:15.01
716 5.6 0.4 3:15.04
716 0.0 0.4 3:15.06
716 0.0 0.4 3:15.08
716 5.3 0.4 3:15.11
716 0.0 0.4 3:15.13
716 0.0 0.4 3:15.16
716 5.9 0.4 3:15.19
KiB used, 420716 buff/cache
716 5.3 0.4 3:15.25
716 0.0 0.4 3:15.27
716 0.0 0.4 3:15.30
716 0.0 0.4 3:15.32
716 4.5 0.4 3:15.35
716 5.6 0.4 3:15.37
716 5.0 0.4 3:15.40
716 5.3 0.4 3:15.42
716 0.0 0.4 3:15.44
716 5.6 0.4 3:15.47
716 0.0 0.4 3:15.49
716 0.0 0.4 3:15.51
716 5.6 0.4 3:15.54
716 0.0 0.4 3:15.56
716 0.0 0.4 3:15.58
716 0.0 0.4 3:15.61
716 0.0 0.4 3:15.63
716 0.0 0.4 3:15.66
716 5.6 0.4 3:15.69
716 5.6 0.4 3:15.72
716 0.0 0.4 3:15.74
716 0.0 0.4 3:15.76
716 0.0 0.4 3:15.78
716 5.3 0.4 3:15.81
716 5.3 0.4 3:15.83
716 5.3 0.4 3:15.86
716 5.6 0.4 3:15.89
716 0.0 0.4 3:15.91
716 5.6 0.4 3:15.94
716 5.6 0.4 3:15.97
716 5.6 0.4 3:16.00
716 0.0 0.4 3:16.00
KiB 1532716 avail Mem
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
KiB 1532716 avail Mem
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
716 0.0 0.4 3:16.00
