Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr 30 12:25:07 2025
| Host         : FalconPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.838        0.000                      0                 2740        0.150        0.000                      0                 2740        4.500        0.000                       0                   980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.838        0.000                      0                 2740        0.150        0.000                      0                 2740        4.500        0.000                       0                   980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 u_power_play/timer_2min_2_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 1.188ns (18.063%)  route 5.389ns (81.937%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.619     5.171    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  u_power_play/timer_2min_2_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  u_power_play/timer_2min_2_reg[0][25]/Q
                         net (fo=2, routed)           1.001     6.628    u_power_play/timer_2min_2_reg_n_0_[0][25]
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.752 r  u_power_play/count_2min_2[2]_i_11/O
                         net (fo=1, routed)           0.746     7.499    u_power_play/count_2min_2[2]_i_11_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  u_power_play/count_2min_2[2]_i_7/O
                         net (fo=2, routed)           1.232     8.854    u_power_play/count_2min_2[2]_i_7_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.153     9.007 r  u_power_play/count_2min_2[2]_i_3/O
                         net (fo=12, routed)          1.153    10.160    u_power_play/count_2min_2[2]_i_3_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.331    10.491 r  u_power_play/timer_2min_2[0][35]_i_1/O
                         net (fo=36, routed)          1.256    11.748    u_power_play/timer_2min_2[0][35]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  u_power_play/timer_2min_2_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.514    14.886    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  u_power_play/timer_2min_2_reg[0][16]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.524    14.585    u_power_play/timer_2min_2_reg[0][16]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 u_power_play/timer_2min_2_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 1.188ns (18.063%)  route 5.389ns (81.937%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.619     5.171    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  u_power_play/timer_2min_2_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  u_power_play/timer_2min_2_reg[0][25]/Q
                         net (fo=2, routed)           1.001     6.628    u_power_play/timer_2min_2_reg_n_0_[0][25]
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.124     6.752 r  u_power_play/count_2min_2[2]_i_11/O
                         net (fo=1, routed)           0.746     7.499    u_power_play/count_2min_2[2]_i_11_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  u_power_play/count_2min_2[2]_i_7/O
                         net (fo=2, routed)           1.232     8.854    u_power_play/count_2min_2[2]_i_7_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.153     9.007 r  u_power_play/count_2min_2[2]_i_3/O
                         net (fo=12, routed)          1.153    10.160    u_power_play/count_2min_2[2]_i_3_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.331    10.491 r  u_power_play/timer_2min_2[0][35]_i_1/O
                         net (fo=36, routed)          1.256    11.748    u_power_play/timer_2min_2[0][35]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  u_power_play/timer_2min_2_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.514    14.886    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  u_power_play/timer_2min_2_reg[0][8]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.524    14.585    u_power_play/timer_2min_2_reg[0][8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.472ns (22.530%)  route 5.061ns (77.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.154    11.636    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.450    14.822    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][0]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.524    14.521    u_power_play/timer_2min_1_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.472ns (22.530%)  route 5.061ns (77.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.154    11.636    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.450    14.822    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][20]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.524    14.521    u_power_play/timer_2min_1_reg[0][20]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.472ns (22.530%)  route 5.061ns (77.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.154    11.636    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.450    14.822    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][6]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.524    14.521    u_power_play/timer_2min_1_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.472ns (22.530%)  route 5.061ns (77.470%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.154    11.636    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.450    14.822    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][7]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.524    14.521    u_power_play/timer_2min_1_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.472ns (22.551%)  route 5.055ns (77.449%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.148    11.630    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.448    14.820    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][14]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524    14.519    u_power_play/timer_2min_1_reg[0][14]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.472ns (22.551%)  route 5.055ns (77.449%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.148    11.630    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.448    14.820    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][16]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524    14.519    u_power_play/timer_2min_1_reg[0][16]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.472ns (22.551%)  route 5.055ns (77.449%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.148    11.630    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.448    14.820    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][18]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524    14.519    u_power_play/timer_2min_1_reg[0][18]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_power_play/count_2min_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.472ns (22.551%)  route 5.055ns (77.449%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.551     5.103    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u_power_play/count_2min_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  u_power_play/count_2min_1_reg[1]/Q
                         net (fo=91, routed)          0.860     6.481    u_power_play/count_2min_1[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.150     6.631 r  u_power_play/count_2min_1[0]_i_2/O
                         net (fo=2, routed)           0.802     7.433    u_power_play/count_2min_119_in
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     7.759 r  u_power_play/count_2min_1[2]_i_7/O
                         net (fo=2, routed)           1.167     8.925    u_power_play/count_2min_1[2]_i_7_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.150     9.075 r  u_power_play/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.079    10.155    u_power_play/count_2min_1[2]_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.328    10.483 r  u_power_play/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.148    11.630    u_power_play/timer_2min_1[0][35]_i_1_n_0
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.448    14.820    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  u_power_play/timer_2min_1_reg[0][5]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524    14.519    u_power_play/timer_2min_1_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_2_reg[4][33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[3][33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.587     1.500    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  u_power_play/timer_2min_2_reg[4][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_power_play/timer_2min_2_reg[4][33]/Q
                         net (fo=2, routed)           0.069     1.711    u_power_play/timer_2min_2_reg[4]_11[33]
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  u_power_play/timer_2min_2[3][33]_i_1/O
                         net (fo=1, routed)           0.000     1.756    u_power_play/timer_2min_2[3][33]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  u_power_play/timer_2min_2_reg[3][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.855     2.013    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  u_power_play/timer_2min_2_reg[3][33]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.092     1.605    u_power_play/timer_2min_2_reg[3][33]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_1_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.700%)  route 0.126ns (40.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.565     1.478    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  u_power_play/timer_2min_1_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_power_play/timer_2min_1_reg[1][7]/Q
                         net (fo=2, routed)           0.126     1.745    u_power_play/timer_2min_1_reg_n_0_[1][7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  u_power_play/timer_2min_1[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    u_power_play/timer_2min_1[0][7]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.836     1.994    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  u_power_play/timer_2min_1_reg[0][7]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121     1.636    u_power_play/timer_2min_1_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_1_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.558     1.471    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  u_power_play/timer_2min_1_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u_power_play/timer_2min_1_reg[2][29]/Q
                         net (fo=2, routed)           0.103     1.716    u_power_play/timer_2min_1_reg_n_0_[2][29]
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  u_power_play/timer_2min_1[1][29]_i_1/O
                         net (fo=1, routed)           0.000     1.761    u_power_play/timer_2min_1[1][29]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  u_power_play/timer_2min_1_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.825     1.983    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  u_power_play/timer_2min_1_reg[1][29]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.121     1.605    u_power_play/timer_2min_1_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_2_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.940%)  route 0.110ns (37.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.587     1.500    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  u_power_play/timer_2min_2_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_power_play/timer_2min_2_reg[4][14]/Q
                         net (fo=2, routed)           0.110     1.751    u_power_play/timer_2min_2_reg[4]_11[14]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  u_power_play/timer_2min_2[3][14]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_power_play/timer_2min_2[3][14]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  u_power_play/timer_2min_2_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.856     2.014    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  u_power_play/timer_2min_2_reg[3][14]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.635    u_power_play/timer_2min_2_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_2_reg[4][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.154%)  route 0.109ns (36.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.585     1.498    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  u_power_play/timer_2min_2_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u_power_play/timer_2min_2_reg[4][29]/Q
                         net (fo=2, routed)           0.109     1.748    u_power_play/timer_2min_2_reg[4]_11[29]
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  u_power_play/timer_2min_2[3][29]_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_power_play/timer_2min_2[3][29]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  u_power_play/timer_2min_2_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.852     2.010    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  u_power_play/timer_2min_2_reg[3][29]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     1.631    u_power_play/timer_2min_2_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_2_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_2_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.561%)  route 0.111ns (37.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.587     1.500    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  u_power_play/timer_2min_2_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_power_play/timer_2min_2_reg[4][10]/Q
                         net (fo=2, routed)           0.111     1.753    u_power_play/timer_2min_2_reg[4]_11[10]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  u_power_play/timer_2min_2[3][10]_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_power_play/timer_2min_2[3][10]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  u_power_play/timer_2min_2_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.857     2.015    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  u_power_play/timer_2min_2_reg[3][10]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.635    u_power_play/timer_2min_2_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_power_play/sw8_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/zrus_pp_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.555     1.468    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  u_power_play/sw8_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u_power_play/sw8_edge_reg/Q
                         net (fo=1, routed)           0.121     1.731    u_power_play/sw8_edge
    SLICE_X28Y23         FDRE                                         r  u_power_play/zrus_pp_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.820     1.978    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  u_power_play/zrus_pp_1_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.070     1.549    u_power_play/zrus_pp_1_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_debounce_BTND/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/btnd_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.537%)  route 0.138ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.585     1.498    u_debounce_BTND/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  u_debounce_BTND/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u_debounce_BTND/btn_out_reg/Q
                         net (fo=3, routed)           0.138     1.777    u_power_play/BTND_db
    SLICE_X4Y28          FDRE                                         r  u_power_play/btnd_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.854     2.012    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  u_power_play/btnd_prev_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.075     1.587    u_power_play/btnd_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_power_play/btnu_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/btnu_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.558     1.471    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  u_power_play/btnu_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.128     1.599 f  u_power_play/btnu_prev_reg/Q
                         net (fo=1, routed)           0.054     1.654    u_debounce_BTNU/btnu_prev
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.099     1.753 r  u_debounce_BTNU/btnu_edge_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_power_play/btnu_edge0
    SLICE_X11Y27         FDRE                                         r  u_power_play/btnu_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.825     1.983    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  u_power_play/btnu_edge_reg/C
                         clock pessimism             -0.512     1.471    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.091     1.562    u_power_play/btnu_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_power_play/timer_2min_1_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_play/timer_2min_1_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.310%)  route 0.163ns (46.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.564     1.477    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  u_power_play/timer_2min_1_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_power_play/timer_2min_1_reg[1][2]/Q
                         net (fo=2, routed)           0.163     1.781    u_power_play/timer_2min_1_reg_n_0_[1][2]
    SLICE_X8Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  u_power_play/timer_2min_1[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    u_power_play/timer_2min_1[0][2]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  u_power_play/timer_2min_1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.833     1.991    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  u_power_play/timer_2min_1_reg[0][2]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.121     1.633    u_power_play/timer_2min_1_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10     u_clock/FSM_onehot_sig_pc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11     u_clock/LED16_B_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14     u_clock/LED16_G_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14     u_clock/LED16_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10     u_clock/LED17_B_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10     u_clock/FSM_onehot_sig_pc_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10     u_clock/FSM_onehot_sig_pc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10     u_clock/FSM_onehot_sig_pc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10     u_clock/FSM_onehot_sig_pc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10     u_clock/FSM_onehot_sig_pc_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 3.980ns (45.278%)  route 4.810ns (54.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  u_dyn_seg/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.456     5.648 r  u_dyn_seg/AN_reg[6]/Q
                         net (fo=1, routed)           4.810    10.458    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    13.982 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.982    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.064ns (52.610%)  route 3.660ns (47.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y6           FDSE                                         r  u_dyn_seg/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.518     5.710 r  u_dyn_seg/AN_reg[3]/Q
                         net (fo=1, routed)           3.660     9.370    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    12.916 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.916    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 3.992ns (54.600%)  route 3.319ns (45.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  u_dyn_seg/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.648 r  u_dyn_seg/CD_reg/Q
                         net (fo=1, routed)           3.319     8.967    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.502 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.502    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED17_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 3.992ns (55.622%)  route 3.185ns (44.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.638     5.190    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  u_clock/LED17_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  u_clock/LED17_B_reg/Q
                         net (fo=1, routed)           3.185     8.831    LED17_B_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.536    12.367 r  LED17_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.367    LED17_B
    G14                                                               r  LED17_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/DP_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.002ns (56.075%)  route 3.135ns (43.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  u_dyn_seg/DP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.456     5.648 r  u_dyn_seg/DP_reg/Q
                         net (fo=1, routed)           3.135     8.783    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.546    12.329 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    12.329    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 4.003ns (57.733%)  route 2.930ns (42.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y4           FDSE                                         r  u_dyn_seg/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDSE (Prop_fdse_C_Q)         0.456     5.648 r  u_dyn_seg/AN_reg[0]/Q
                         net (fo=1, routed)           2.930     8.578    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    12.125 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.125    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_power_play/LED2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 4.051ns (58.719%)  route 2.848ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.632     5.184    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  u_power_play/LED2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  u_power_play/LED2_i_reg/Q
                         net (fo=1, routed)           2.848     8.550    LED2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.083 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.083    LED2
    J13                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 3.994ns (58.095%)  route 2.881ns (41.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  u_dyn_seg/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.648 r  u_dyn_seg/CG_reg/Q
                         net (fo=1, routed)           2.881     8.529    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.068 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.068    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.024ns (58.786%)  route 2.821ns (41.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  u_dyn_seg/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.710 r  u_dyn_seg/CC_reg/Q
                         net (fo=1, routed)           2.821     8.531    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.036 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.036    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.073ns (59.597%)  route 2.761ns (40.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.640     5.192    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y6           FDSE                                         r  u_dyn_seg/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.518     5.710 r  u_dyn_seg/AN_reg[1]/Q
                         net (fo=1, routed)           2.761     8.471    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    12.027 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.027    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.388ns (79.742%)  route 0.353ns (20.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.597     1.510    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y5           FDSE                                         r  u_dyn_seg/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDSE (Prop_fdse_C_Q)         0.141     1.651 r  u_dyn_seg/AN_reg[2]/Q
                         net (fo=1, routed)           0.353     2.004    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.251 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.251    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.404ns (80.190%)  route 0.347ns (19.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.597     1.510    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  u_dyn_seg/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_dyn_seg/CA_reg/Q
                         net (fo=1, routed)           0.347     2.021    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.262 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.262    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.400ns (79.032%)  route 0.372ns (20.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.597     1.510    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  u_dyn_seg/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_dyn_seg/CB_reg/Q
                         net (fo=1, routed)           0.372     2.046    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.236     3.282 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.282    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.401ns (77.450%)  route 0.408ns (22.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.597     1.510    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  u_dyn_seg/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_dyn_seg/CF_reg/Q
                         net (fo=1, routed)           0.408     2.082    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.320 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.320    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.416ns (77.713%)  route 0.406ns (22.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.597     1.510    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  u_dyn_seg/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.128     1.638 r  u_dyn_seg/AN_reg[7]/Q
                         net (fo=1, routed)           0.406     2.045    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.288     3.333 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.333    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED16_G_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.360ns (71.167%)  route 0.551ns (28.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.593     1.506    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  u_clock/LED16_G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_clock/LED16_G_reg/Q
                         net (fo=1, routed)           0.551     2.198    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.219     3.417 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.417    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED16_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.373ns (71.840%)  route 0.538ns (28.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.593     1.506    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  u_clock/LED16_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_clock/LED16_R_reg/Q
                         net (fo=1, routed)           0.538     2.186    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.418 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.418    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED17_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.373ns (71.764%)  route 0.540ns (28.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.595     1.508    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  u_clock/LED17_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clock/LED17_R_reg/Q
                         net (fo=1, routed)           0.540     2.189    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.421 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.421    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.360ns (69.939%)  route 0.584ns (30.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.595     1.508    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  u_dyn_seg/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_dyn_seg/CE_reg/Q
                         net (fo=1, routed)           0.584     2.234    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.453 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.453    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_power_play/LED11_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED11
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.398ns (70.120%)  route 0.596ns (29.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.556     1.469    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  u_power_play/LED11_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u_power_play/LED11_i_reg/Q
                         net (fo=1, routed)           0.596     2.229    LED11_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.463 r  LED11_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    LED11
    T16                                                               r  LED11 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2100 Endpoints
Min Delay          2100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.200ns  (logic 1.644ns (14.682%)  route 9.555ns (85.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.780    11.200    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][32]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.200ns  (logic 1.644ns (14.682%)  route 9.555ns (85.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.780    11.200    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][33]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.200ns  (logic 1.644ns (14.682%)  route 9.555ns (85.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.780    11.200    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][34]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.200ns  (logic 1.644ns (14.682%)  route 9.555ns (85.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.780    11.200    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  u_power_play/timer_5min_2_reg[3][35]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.059ns  (logic 1.644ns (14.869%)  route 9.415ns (85.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.639    11.059    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][28]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.059ns  (logic 1.644ns (14.869%)  route 9.415ns (85.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.639    11.059    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][29]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.059ns  (logic 1.644ns (14.869%)  route 9.415ns (85.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.639    11.059    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][30]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.059ns  (logic 1.644ns (14.869%)  route 9.415ns (85.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.639    11.059    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.520     4.892    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  u_power_play/timer_5min_2_reg[3][31]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.908ns  (logic 1.644ns (15.075%)  route 9.264ns (84.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.489    10.908    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y42          FDRE                                         r  u_power_play/timer_5min_2_reg[3][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.519     4.891    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  u_power_play/timer_5min_2_reg[3][24]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_play/timer_5min_2_reg[3][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.908ns  (logic 1.644ns (15.075%)  route 9.264ns (84.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         7.775     9.270    u_power_play/SW15_IBUF
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.150     9.420 r  u_power_play/timer_5min_2[3][0]_i_2/O
                         net (fo=36, routed)          1.489    10.908    u_power_play/timer_5min_2[3]_21
    SLICE_X7Y42          FDRE                                         r  u_power_play/timer_5min_2_reg[3][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.519     4.891    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  u_power_play/timer_5min_2_reg[3][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            u_power_play/sw5_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.223%)  route 0.385ns (59.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW5_IBUF_inst/O
                         net (fo=2, routed)           0.385     0.643    u_power_play/SW5_IBUF
    SLICE_X0Y30          FDRE                                         r  u_power_play/sw5_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.858     2.016    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  u_power_play/sw5_prev_reg/C

Slack:                    inf
  Source:                 SW14
                            (input port)
  Destination:            u_goal_counter/ones2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.292ns (41.470%)  route 0.412ns (58.530%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW14 (IN)
                         net (fo=0)                   0.000     0.000    SW14
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW14_IBUF_inst/O
                         net (fo=22, routed)          0.412     0.659    u_goal_counter/SW14_IBUF
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  u_goal_counter/ones2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.704    u_goal_counter/ones2[3]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  u_goal_counter/ones2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.865     2.023    u_goal_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  u_goal_counter/ones2_reg[3]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_clock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.307ns (41.958%)  route 0.425ns (58.042%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.425     0.687    u_clock/SW15_IBUF
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.045     0.732 r  u_clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    u_clock/counter[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  u_clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.868     2.026    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  u_clock/counter_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_debounce_BTND/btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.245ns (33.281%)  route 0.490ns (66.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.490     0.735    u_debounce_BTND/BTND_IBUF
    SLICE_X5Y28          FDRE                                         r  u_debounce_BTND/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.854     2.012    u_debounce_BTND/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  u_debounce_BTND/btn_sync_reg/C

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            u_power_play/sw5_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.304ns (38.191%)  route 0.492ns (61.809%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW5_IBUF_inst/O
                         net (fo=2, routed)           0.492     0.751    u_power_play/SW5_IBUF
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.796 r  u_power_play/sw5_edge_i_1/O
                         net (fo=1, routed)           0.000     0.796    u_power_play/sw5_edge0
    SLICE_X0Y30          FDRE                                         r  u_power_play/sw5_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.858     2.016    u_power_play/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  u_power_play/sw5_edge_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            u_debounce_BTNL/btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.246ns (30.667%)  route 0.557ns (69.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=2, routed)           0.557     0.803    u_debounce_BTNL/BTNL_IBUF
    SLICE_X5Y13          FDRE                                         r  u_debounce_BTNL/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.861     2.019    u_debounce_BTNL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  u_debounce_BTNL/btn_sync_reg/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.307ns (35.807%)  route 0.550ns (64.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.381     0.643    u_clock/SW15_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  u_clock/sig_inclock1[3]_i_9/O
                         net (fo=36, routed)          0.169     0.858    u_clock/counter[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.867     2.025    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[5]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.307ns (35.807%)  route 0.550ns (64.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.381     0.643    u_clock/SW15_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  u_clock/sig_inclock1[3]_i_9/O
                         net (fo=36, routed)          0.169     0.858    u_clock/counter[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.867     2.025    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[6]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.307ns (35.807%)  route 0.550ns (64.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.381     0.643    u_clock/SW15_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  u_clock/sig_inclock1[3]_i_9/O
                         net (fo=36, routed)          0.169     0.858    u_clock/counter[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.867     2.025    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[7]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.307ns (35.807%)  route 0.550ns (64.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.381     0.643    u_clock/SW15_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  u_clock/sig_inclock1[3]_i_9/O
                         net (fo=36, routed)          0.169     0.858    u_clock/counter[31]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.867     2.025    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_clock/counter_reg[8]/C





