<!doctype html>
<html>
<head>
<title>DFITMG0_SHADOW (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; DFITMG0_SHADOW (DDRC) Register</p><h1>DFITMG0_SHADOW (DDRC) Register</h1>
<h2>DFITMG0_SHADOW (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DFITMG0_SHADOW</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000002190</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD072190 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x07020002</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DFI Timing Shadow Register 0</td></tr>
</table>
<p>All register fields are static, unless described otherwise in the register field description. Static registers can only be written when the controller is in reset.</p>
<h2>DFITMG0_SHADOW (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>dfi_t_ctrl_delay</td><td class="center">28:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Specifies the number of DFI clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value. Note that if using RDIMM, it is necessary to increment this parameter by RDIMM's extra cycle of latency in terms of DFI clock.<br/>Programming Mode: Quasi-dynamic Group 4</td></tr>
<tr valign=top><td>dfi_rddata_use_sdr</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR or SDR values<br/>Selects whether value in DFITMG0.dfi_t_rddata_en is in terms of SDR or HDR clock cycles:<br/>- 0 in terms of HDR clock cycles<br/>- 1 in terms of SDR clock cycles<br/>This should be set to 1.</td></tr>
<tr valign=top><td>dfi_t_rddata_en</td><td class="center">21:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal.<br/>For DDR3 and DDR4, set to RL-4.<br/>For LPDDR3, set to RL+int(1.5/clock_period)-4.<br/>For LPDDR4 with speed bin >= 1600, set to RL+int(1.5/clock_period)-4.<br/>For LPDDR4 with speed bin &lt; 1600, set to RL-3.<br/>This corresponds to the DFI parameter trddata_en.<br/>Unit: Clocks<br/>Programming Mode: Quasi-dynamic Group 1 and Group 4</td></tr>
<tr valign=top><td>dfi_wrdata_use_sdr</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR or SDR values<br/>Selects whether value in DFITMG0.dfi_tphy_wrlat<br/>is in terms of SDR or HDR clock cycles<br/>Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms of SDR or HDR clock cycles<br/>- 0 in terms of HDR clock cycles<br/>- 1 in terms of SDR clock cycles<br/>This should be set to 1.</td></tr>
<tr valign=top><td>dfi_tphy_wrdata</td><td class="center">13:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal.<br/>This corresponds to the DFI timing parameter tphy_wrdata. This should be set to 2. Note, max supported value is 8.<br/>Unit: Clocks<br/>Programming Mode: Quasi-dynamic Group 4</td></tr>
<tr valign=top><td>dfi_tphy_wrlat</td><td class="center"> 5:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Write latency<br/>Number of clocks from the write command to write data enable (dfi_wrdata_en).<br/>This corresponds to the DFI timing parameter tphy_wrlat.<br/>This should be set to WL-3 for DDR3 and DDR4 component and SODIMM designs.<br/>It should be set to WL-2 for LPDDR3 and LPDDR4 designs as well as DDR3 and DDR4 RDIMM designs.<br/>Programming Mode: Quasi-dynamic Group 1 and Group 4</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>