Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Mon Sep 18 12:41:19 2023
| Host              : hp6g4-step-1 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu4eg-sfvc784
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               1000        
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (455290)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50664)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (24576)

1. checking no_clock (455290)
-----------------------------
 There are 25332 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25332 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25332 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3696 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]/Q (HIGH)

 There are 4416 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep/Q (HIGH)

 There are 2616 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep__0/Q (HIGH)

 There are 4632 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep__1/Q (HIGH)

 There are 4224 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep__2/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep__3/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[0]_rep__33/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]/Q (HIGH)

 There are 336 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__11/Q (HIGH)

 There are 5256 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__12/Q (HIGH)

 There are 2784 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__13/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__14/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__25/Q (HIGH)

 There are 1728 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__3/Q (HIGH)

 There are 1680 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__4/Q (HIGH)

 There are 5016 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[1]_rep__5/Q (HIGH)

 There are 3768 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]/Q (HIGH)

 There are 3312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep/Q (HIGH)

 There are 2832 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__0/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__1/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__12/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__2/Q (HIGH)

 There are 1008 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__3/Q (HIGH)

 There are 5256 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__4/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[2]_rep__5/Q (HIGH)

 There are 3528 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]/Q (HIGH)

 There are 4344 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep/Q (HIGH)

 There are 648 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__0/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__1/Q (HIGH)

 There are 4272 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__3/Q (HIGH)

 There are 3432 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__4/Q (HIGH)

 There are 1584 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__5/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[3]_rep__6/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__1/Q (HIGH)

 There are 4296 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__2/Q (HIGH)

 There are 3360 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__3/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__4/Q (HIGH)

 There are 4848 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__5/Q (HIGH)

 There are 3816 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__6/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[4]_rep__7/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]/Q (HIGH)

 There are 2304 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep/Q (HIGH)

 There are 4752 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__0/Q (HIGH)

 There are 1824 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__1/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__2/Q (HIGH)

 There are 4224 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__3/Q (HIGH)

 There are 4248 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__4/Q (HIGH)

 There are 792 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__5/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[5]_rep__8/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__0/Q (HIGH)

 There are 3408 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__1/Q (HIGH)

 There are 10728 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__2/Q (HIGH)

 There are 2664 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__3/Q (HIGH)

 There are 5232 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__4/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[6]_rep__5/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__1/Q (HIGH)

 There are 10704 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__2/Q (HIGH)

 There are 2736 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__3/Q (HIGH)

 There are 1872 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__4/Q (HIGH)

 There are 1272 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__5/Q (HIGH)

 There are 2904 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__6/Q (HIGH)

 There are 3504 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[7]_rep__7/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__11/Q (HIGH)

 There are 10704 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__2/Q (HIGH)

 There are 4800 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__3/Q (HIGH)

 There are 1872 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__4/Q (HIGH)

 There are 4368 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__5/Q (HIGH)

 There are 2496 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__6/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/ao_reg[8]_rep__8/Q (HIGH)

 There are 10704 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[0]__0_rep__20/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[0]__0_rep__21/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[0]__0_rep__22/Q (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[0]__0_rep__26/Q (HIGH)

 There are 6216 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[0]__0_rep__7/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__19/Q (HIGH)

 There are 10704 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__2/Q (HIGH)

 There are 6216 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__21/Q (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__22/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__24/Q (HIGH)

 There are 5880 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[1]__0_rep__3/Q (HIGH)

 There are 10656 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep/Q (HIGH)

 There are 10704 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep__10/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep__12/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep__14/Q (HIGH)

 There are 1632 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep__18/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count1_reg[2]__0_rep__3/Q (HIGH)

 There are 12049 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[0]/Q (HIGH)

 There are 750 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[0]_replica_2/Q (HIGH)

 There are 9750 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[1]/Q (HIGH)

 There are 3000 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[1]_replica_14/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[1]_replica_8/Q (HIGH)

 There are 3000 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[2]/Q (HIGH)

 There are 9000 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[2]_rep/Q (HIGH)

 There are 750 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[2]_rep__14/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[2]_rep__7/Q (HIGH)

 There are 3075 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]/Q (HIGH)

 There are 3075 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep/Q (HIGH)

 There are 3075 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep__0/Q (HIGH)

 There are 1125 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep__1/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep__10/Q (HIGH)

 There are 700 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep__5/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[3]_rep__6/Q (HIGH)

 There are 3200 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[4]_rep/Q (HIGH)

 There are 1800 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[4]_rep__0/Q (HIGH)

 There are 4600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[4]_rep__1/Q (HIGH)

 There are 3150 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[4]_rep__2/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[4]_rep__5/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]/Q (HIGH)

 There are 1550 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep/Q (HIGH)

 There are 1650 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__0/Q (HIGH)

 There are 750 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__2/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__4/Q (HIGH)

 There are 1800 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__5/Q (HIGH)

 There are 4600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__7/Q (HIGH)

 There are 800 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[5]_rep__8/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__0/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__1/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__2/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__3/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__4/Q (HIGH)

 There are 1599 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[6]_rep__5/Q (HIGH)

 There are 12799 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[7]/Q (HIGH)

 There are 12799 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[8]/Q (HIGH)

 There are 12799 register/latch pins with no clock driven by root clock pin: design_1_i/agent_0/U0/count2_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50664)
----------------------------------------------------
 There are 50664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (24576)
--------------------------------
 There are 24576 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                 3552        0.017        0.000                      0                 3552        0.166        0.000                       0                  1321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.019        0.000                      0                 3456        0.017        0.000                      0                 3456        0.166        0.000                       0                  1321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 1.998        0.000                      0                   96        0.204        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.711ns (22.827%)  route 2.404ns (77.173%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 5.444 - 3.333 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.088ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.142     2.341    design_1_i/agent_0/U0/clk
    SLICE_X23Y209        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.421 r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/Q
                         net (fo=123, routed)         0.973     3.395    design_1_i/agent_0/U0/count2_reg[2]_rep__17_n_0
    SLICE_X20Y218        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     3.464 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418/O
                         net (fo=1, routed)           0.000     3.464    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418_n_0
    SLICE_X20Y218        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.492 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062/O
                         net (fo=1, routed)           0.648     4.140    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062_n_0
    SLICE_X23Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     4.176 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413/O
                         net (fo=1, routed)           0.009     4.185    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413_n_0
    SLICE_X23Y207        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     4.248 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132/O
                         net (fo=1, routed)           0.251     4.499    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132_n_0
    SLICE_X23Y199        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.623 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51/O
                         net (fo=3, routed)           0.186     4.809    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51_n_0
    SLICE_X23Y203        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     4.860 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.009     4.869    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.078 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     5.267    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.318 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     5.456    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     5.444    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.195     5.639    
                         clock uncertainty           -0.104     5.536    
    SLICE_X24Y207        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.475    design_1_i/agent_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.475    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.711ns (22.827%)  route 2.404ns (77.173%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 5.444 - 3.333 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.088ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.142     2.341    design_1_i/agent_0/U0/clk
    SLICE_X23Y209        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.421 r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/Q
                         net (fo=123, routed)         0.973     3.395    design_1_i/agent_0/U0/count2_reg[2]_rep__17_n_0
    SLICE_X20Y218        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     3.464 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418/O
                         net (fo=1, routed)           0.000     3.464    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418_n_0
    SLICE_X20Y218        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.492 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062/O
                         net (fo=1, routed)           0.648     4.140    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062_n_0
    SLICE_X23Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     4.176 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413/O
                         net (fo=1, routed)           0.009     4.185    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413_n_0
    SLICE_X23Y207        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     4.248 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132/O
                         net (fo=1, routed)           0.251     4.499    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132_n_0
    SLICE_X23Y199        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.623 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51/O
                         net (fo=3, routed)           0.186     4.809    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51_n_0
    SLICE_X23Y203        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     4.860 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.009     4.869    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.078 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     5.267    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.318 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     5.456    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     5.444    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.195     5.639    
                         clock uncertainty           -0.104     5.536    
    SLICE_X24Y207        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.475    design_1_i/agent_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.475    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.711ns (22.827%)  route 2.404ns (77.173%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 5.444 - 3.333 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.088ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.142     2.341    design_1_i/agent_0/U0/clk
    SLICE_X23Y209        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.421 r  design_1_i/agent_0/U0/count2_reg[2]_rep__17/Q
                         net (fo=123, routed)         0.973     3.395    design_1_i/agent_0/U0/count2_reg[2]_rep__17_n_0
    SLICE_X20Y218        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     3.464 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418/O
                         net (fo=1, routed)           0.000     3.464    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2418_n_0
    SLICE_X20Y218        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.492 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062/O
                         net (fo=1, routed)           0.648     4.140    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1062_n_0
    SLICE_X23Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     4.176 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413/O
                         net (fo=1, routed)           0.009     4.185    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_413_n_0
    SLICE_X23Y207        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     4.248 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132/O
                         net (fo=1, routed)           0.251     4.499    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_132_n_0
    SLICE_X23Y199        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.623 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51/O
                         net (fo=3, routed)           0.186     4.809    design_1_i/agent_0/U0/pdf1_reg[511][0]_i_51_n_0
    SLICE_X23Y203        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     4.860 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.009     4.869    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_15_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.078 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     5.267    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.318 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     5.456    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     5.444    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.195     5.639    
                         clock uncertainty           -0.104     5.536    
    SLICE_X24Y207        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     5.475    design_1_i/agent_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.475    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[1]__0_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.203ns (7.019%)  route 2.689ns (92.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 5.334 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.986ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.079     5.284    design_1_i/agent_0/U0/count1__0
    SLICE_X35Y128        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.841     5.334    design_1_i/agent_0/U0/clk
    SLICE_X35Y128        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__0/C
                         clock pessimism              0.141     5.475    
                         clock uncertainty           -0.104     5.371    
    SLICE_X35Y128        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.310    design_1_i/agent_0/U0/count1_reg[1]__0_rep__0
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[1]__0_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.203ns (7.024%)  route 2.687ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 5.334 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.986ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.077     5.282    design_1_i/agent_0/U0/count1__0
    SLICE_X35Y128        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.841     5.334    design_1_i/agent_0/U0/clk
    SLICE_X35Y128        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep/C
                         clock pessimism              0.141     5.475    
                         clock uncertainty           -0.104     5.371    
    SLICE_X35Y128        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.310    design_1_i/agent_0/U0/count1_reg[1]__0_rep
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[0]__0_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.203ns (7.024%)  route 2.687ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 5.364 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.986ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.077     5.282    design_1_i/agent_0/U0/count1__0
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.871     5.364    design_1_i/agent_0/U0/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__14/C
                         clock pessimism              0.141     5.505    
                         clock uncertainty           -0.104     5.401    
    SLICE_X31Y118        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.340    design_1_i/agent_0/U0/count1_reg[0]__0_rep__14
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[0]__0_rep__20/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.203ns (7.024%)  route 2.687ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 5.364 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.986ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.077     5.282    design_1_i/agent_0/U0/count1__0
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__20/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.871     5.364    design_1_i/agent_0/U0/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__20/C
                         clock pessimism              0.141     5.505    
                         clock uncertainty           -0.104     5.401    
    SLICE_X31Y118        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     5.340    design_1_i/agent_0/U0/count1_reg[0]__0_rep__20
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[1]__0_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.203ns (7.024%)  route 2.687ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 5.364 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.986ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.077     5.282    design_1_i/agent_0/U0/count1__0
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.871     5.364    design_1_i/agent_0/U0/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__3/C
                         clock pessimism              0.141     5.505    
                         clock uncertainty           -0.104     5.401    
    SLICE_X31Y118        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     5.340    design_1_i/agent_0/U0/count1_reg[1]__0_rep__3
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[1]__0_rep__7/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.203ns (7.024%)  route 2.687ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 5.364 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.986ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.077     5.282    design_1_i/agent_0/U0/count1__0
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.871     5.364    design_1_i/agent_0/U0/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[1]__0_rep__7/C
                         clock pessimism              0.141     5.505    
                         clock uncertainty           -0.104     5.401    
    SLICE_X31Y118        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     5.340    design_1_i/agent_0/U0/count1_reg[1]__0_rep__7
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/count1_reg[0]__0_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.203ns (7.026%)  route 2.686ns (92.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 5.364 - 3.333 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.088ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.986ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.193     2.392    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y207        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.471 f  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.610     3.081    design_1_i/agent_0/U0/state[2]
    SLICE_X19Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.205 r  design_1_i/agent_0/U0/count1[0]__0_i_2/O
                         net (fo=83, routed)          2.076     5.281    design_1_i/agent_0/U0/count1__0
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.871     5.364    design_1_i/agent_0/U0/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/agent_0/U0/count1_reg[0]__0_rep__13/C
                         clock pessimism              0.141     5.505    
                         clock uncertainty           -0.104     5.401    
    SLICE_X31Y118        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.340    design_1_i/agent_0/U0/count1_reg[0]__0_rep__13
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.058ns (51.786%)  route 0.054ns (48.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      2.081ns (routing 0.986ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.368ns (routing 1.088ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.081     2.241    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y227         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y227         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.299 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.054     2.353    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X7Y228         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.368     2.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y228         SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.259     2.308    
    SLICE_X7Y228         SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     2.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.060ns (31.346%)  route 0.131ns (68.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.090ns (routing 0.986ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.088ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.090     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y232         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y232         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.310 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=3, routed)           0.131     2.441    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]_1[23]
    SLICE_X6Y228         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.366     2.565    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y228         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                         clock pessimism             -0.202     2.363    
    SLICE_X6Y228         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.423    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.058ns (30.366%)  route 0.133ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.093ns (routing 0.986ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.088ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.093     2.253    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y236         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y236         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.311 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.133     2.444    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X3Y237         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.365     2.564    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y237         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.202     2.362    
    SLICE_X3Y237         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.424    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.026%)  route 0.133ns (68.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.088ns (routing 0.986ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.088ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.088     2.248    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y225         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.308 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=4, routed)           0.133     2.441    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[7]
    SLICE_X5Y225         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.363     2.562    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y225         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.202     2.360    
    SLICE_X5Y225         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      2.100ns (routing 0.986ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.368ns (routing 1.088ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.100     2.260    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X5Y234         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y234         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.320 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.073     2.393    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X6Y233         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.368     2.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y233         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.259     2.308    
    SLICE_X6Y233         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.370    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.250%)  route 0.132ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.093ns (routing 0.986ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.088ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.093     2.253    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y236         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y236         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.313 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.132     2.445    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X3Y237         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.365     2.564    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y237         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.202     2.362    
    SLICE_X3Y237         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.422    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.074ns (routing 0.986ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.088ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.074     2.234    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.292 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.135     2.427    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X2Y217         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.360     2.559    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y217         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.202     2.357    
    SLICE_X2Y217         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.047     2.404    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.088ns (routing 0.986ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.088ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.088     2.248    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X1Y224         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y224         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.306 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.117     2.423    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X0Y223         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.342     2.541    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X0Y223         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.202     2.339    
    SLICE_X0Y223         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.322%)  route 0.097ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      2.098ns (routing 0.986ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.088ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.098     2.258    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X6Y233         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.316 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.097     2.413    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X5Y234         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.372     2.571    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X5Y234         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.259     2.312    
    SLICE_X5Y234         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.539%)  route 0.115ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      2.086ns (routing 0.986ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.088ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.086     2.246    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y221         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.304 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=4, routed)           0.115     2.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[10]
    SLICE_X0Y220         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.334     2.533    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y220         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[10]/C
                         clock pessimism             -0.202     2.331    
    SLICE_X0Y220         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.391    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         3.333       2.269      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAME/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         1.667       1.135      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.532         1.666       1.134      SLICE_X4Y194  design_1_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_0_1_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.229ns (21.145%)  route 0.854ns (78.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 5.594 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.986ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.645     3.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.101     5.594    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.202     5.796    
                         clock uncertainty           -0.104     5.693    
    SLICE_X5Y236         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     5.627    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.229ns (21.145%)  route 0.854ns (78.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 5.594 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.986ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.645     3.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.101     5.594    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.202     5.796    
                         clock uncertainty           -0.104     5.693    
    SLICE_X5Y236         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     5.627    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          5.627    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.229ns (21.204%)  route 0.851ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 5.593 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.986ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.642     3.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.100     5.593    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.202     5.795    
                         clock uncertainty           -0.104     5.692    
    SLICE_X5Y236         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     5.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.229ns (21.204%)  route 0.851ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 5.593 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.986ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.642     3.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.100     5.593    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.202     5.795    
                         clock uncertainty           -0.104     5.692    
    SLICE_X5Y236         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     5.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.229ns (21.204%)  route 0.851ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 5.593 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.986ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.642     3.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.100     5.593    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.202     5.795    
                         clock uncertainty           -0.104     5.692    
    SLICE_X5Y236         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066     5.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.229ns (21.204%)  route 0.851ns (78.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 5.593 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.986ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.642     3.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y236         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.100     5.593    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y236         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.202     5.795    
                         clock uncertainty           -0.104     5.692    
    SLICE_X5Y236         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066     5.626    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.229ns (22.794%)  route 0.776ns (77.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.584 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.986ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.567     3.551    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y238         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.091     5.584    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y238         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.202     5.786    
                         clock uncertainty           -0.104     5.682    
    SLICE_X5Y238         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.616    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.616    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.229ns (24.892%)  route 0.691ns (75.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 5.586 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.986ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.482     3.466    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y239         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.093     5.586    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y239         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.260     5.845    
                         clock uncertainty           -0.104     5.742    
    SLICE_X4Y239         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     5.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.229ns (24.892%)  route 0.691ns (75.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 5.586 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.986ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.482     3.466    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y239         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.093     5.586    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y239         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.260     5.845    
                         clock uncertainty           -0.104     5.742    
    SLICE_X4Y239         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.229ns (24.892%)  route 0.691ns (75.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 5.586 - 3.333 ) 
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 1.088ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.986ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.347     2.546    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y235         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.625 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.834    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.984 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.482     3.466    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y239         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.468    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.493 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.093     5.586    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y239         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.260     5.845    
                         clock uncertainty           -0.104     5.742    
    SLICE_X4Y239         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     5.676    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  2.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.075ns (31.961%)  route 0.160ns (68.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.659ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y235         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.433 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.487    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.522 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.627    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y235         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.440     1.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y235         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.135     1.443    
    SLICE_X4Y235         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.423    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.075ns (31.961%)  route 0.160ns (68.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.659ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y235         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.433 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.487    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y235         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.522 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.627    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y235         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.440     1.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y235         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.135     1.443    
    SLICE_X4Y235         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.423    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.062ns (25.117%)  route 0.185ns (74.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.274ns (routing 0.588ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.659ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.274     1.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y238         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.425 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.107     1.532    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y238         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.631    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.437     1.575    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.135     1.440    
    SLICE_X7Y238         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.062ns (25.117%)  route 0.185ns (74.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.274ns (routing 0.588ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.659ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.274     1.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y238         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.425 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.107     1.532    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y238         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.554 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.631    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.437     1.575    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.135     1.440    
    SLICE_X7Y238         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.420    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.061ns (25.934%)  route 0.174ns (74.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.281ns (routing 0.588ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.659ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.281     1.392    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y223         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y223         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.431 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.073     1.503    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y223         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.525 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.101     1.627    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y222         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.444     1.582    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y222         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.171     1.411    
    SLICE_X2Y222         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.391    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.061ns (25.545%)  route 0.178ns (74.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.281ns (routing 0.588ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.659ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.281     1.392    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y223         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y223         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.431 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.073     1.503    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y223         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.525 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y224         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.446     1.584    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y224         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.170     1.413    
    SLICE_X3Y224         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.393    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.061ns (25.545%)  route 0.178ns (74.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.281ns (routing 0.588ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.659ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.281     1.392    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y223         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y223         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.431 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.073     1.503    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y223         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.525 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y224         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.446     1.584    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y224         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.170     1.413    
    SLICE_X3Y224         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.393    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.097ns (40.858%)  route 0.140ns (59.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.276ns (routing 0.588ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.659ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.276     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y238         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.425 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y238         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.518 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.624    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y237         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.439     1.577    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y237         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.171     1.407    
    SLICE_X7Y237         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.097ns (40.858%)  route 0.140ns (59.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.276ns (routing 0.588ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.659ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.276     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y238         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.425 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y238         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.518 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.624    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y237         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.439     1.577    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y237         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.171     1.407    
    SLICE_X7Y237         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.097ns (40.858%)  route 0.140ns (59.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.276ns (routing 0.588ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.659ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.276     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y238         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.425 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.459    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y238         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.518 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.624    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y237         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.439     1.577    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y237         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.171     1.407    
    SLICE_X7Y237         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.387    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.237    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.148ns (26.056%)  route 0.420ns (73.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.094ns (routing 0.986ns, distribution 1.108ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.244     0.244    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y239         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.392 r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.176     0.568    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y239         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.094     2.254    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y239         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.059ns (24.280%)  route 0.184ns (75.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.659ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.125     0.125    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y239         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     0.184 r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.059     0.243    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y239         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.441     1.579    design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y239         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.323%)  route 0.686ns (89.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.986ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.686     3.328    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y223         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.092     2.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y223         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.323%)  route 0.686ns (89.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.986ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.686     3.328    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y223         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.092     2.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y223         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.983%)  route 0.529ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.986ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.529     3.172    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y235         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.098     2.258    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.983%)  route 0.529ns (87.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.986ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.529     3.172    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y235         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.098     2.258    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.752%)  route 0.366ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.986ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.366     3.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.088     2.248    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.752%)  route 0.366ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.088ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.986ns, distribution 1.102ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.364     2.563    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.642 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.366     3.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.088     2.248    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.419%)  route 0.173ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.659ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.173     1.604    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.434     1.572    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.419%)  route 0.173ns (81.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.659ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.173     1.604    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y238         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.434     1.572    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y238         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.923%)  route 0.241ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.659ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.241     1.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y235         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.445     1.583    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.923%)  route 0.241ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.659ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.241     1.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y235         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.445     1.583    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y235         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.039ns (10.856%)  route 0.320ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.659ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.320     1.752    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y223         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.441     1.579    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y223         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.039ns (10.856%)  route 0.320ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.588ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.659ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.282     1.393    design_1_i/rst_ps8_0_299M/U0/slowest_sync_clk
    SLICE_X3Y234         FDRE                                         r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.432 r  design_1_i/rst_ps8_0_299M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         0.320     1.752    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y223         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.441     1.579    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y223         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         25087 Endpoints
Min Delay         25087 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[92][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.008ns  (logic 2.046ns (12.030%)  route 14.962ns (87.970%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.775    16.579    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X43Y5          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123    16.702 r  design_1_i/agent_0/U0/pdf0_reg[92][-18]_i_1/O
                         net (fo=1, routed)           0.306    17.008    design_1_i/agent_0/U0/pdf0_reg[92][-18]_i_1_n_0
    SLICE_X43Y4          LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[92][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[408][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.995ns  (logic 2.034ns (11.968%)  route 14.961ns (88.032%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.673    16.477    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X41Y11         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    16.588 r  design_1_i/agent_0/U0/pdf0_reg[408][-18]_i_1/O
                         net (fo=1, routed)           0.407    16.995    design_1_i/agent_0/U0/pdf0_reg[408][-18]_i_1_n_0
    SLICE_X42Y8          LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[408][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[85][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.975ns  (logic 2.012ns (11.853%)  route 14.963ns (88.147%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.763    16.567    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X42Y8          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089    16.656 r  design_1_i/agent_0/U0/pdf0_reg[85][-18]_i_1/O
                         net (fo=1, routed)           0.319    16.975    design_1_i/agent_0/U0/pdf0_reg[85][-18]_i_1_n_0
    SLICE_X42Y8          LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[85][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[288][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.940ns  (logic 2.073ns (12.237%)  route 14.867ns (87.763%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.153    15.957    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X48Y17         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    16.107 r  design_1_i/agent_0/U0/pdf0_reg[288][-18]_i_1/O
                         net (fo=1, routed)           0.833    16.940    design_1_i/agent_0/U0/pdf0_reg[288][-18]_i_1_n_0
    SLICE_X48Y17         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[288][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[184][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.935ns  (logic 2.047ns (12.087%)  route 14.888ns (87.913%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.958    16.762    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X23Y10         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    16.886 r  design_1_i/agent_0/U0/pdf0_reg[184][-18]_i_1/O
                         net (fo=1, routed)           0.049    16.935    design_1_i/agent_0/U0/pdf0_reg[184][-18]_i_1_n_0
    SLICE_X23Y10         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[184][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[336][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.900ns  (logic 2.068ns (12.236%)  route 14.832ns (87.764%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.882    16.685    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X43Y5          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145    16.830 r  design_1_i/agent_0/U0/pdf0_reg[336][-18]_i_1/O
                         net (fo=1, routed)           0.070    16.900    design_1_i/agent_0/U0/pdf0_reg[336][-18]_i_1_n_0
    SLICE_X43Y5          LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[336][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[248][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.883ns  (logic 2.045ns (12.113%)  route 14.838ns (87.887%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.909    16.713    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X23Y10         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122    16.835 r  design_1_i/agent_0/U0/pdf0_reg[248][-18]_i_1/O
                         net (fo=1, routed)           0.048    16.883    design_1_i/agent_0/U0/pdf0_reg[248][-18]_i_1_n_0
    SLICE_X23Y10         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[248][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[120][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.871ns  (logic 2.073ns (12.287%)  route 14.798ns (87.713%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.869    16.672    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X23Y9          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    16.822 r  design_1_i/agent_0/U0/pdf0_reg[120][-18]_i_1/O
                         net (fo=1, routed)           0.049    16.871    design_1_i/agent_0/U0/pdf0_reg[120][-18]_i_1_n_0
    SLICE_X23Y9          LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[120][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[166][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.859ns  (logic 2.081ns (12.344%)  route 14.778ns (87.656%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.098    15.902    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X49Y16         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158    16.060 r  design_1_i/agent_0/U0/pdf0_reg[166][-18]_i_1/O
                         net (fo=1, routed)           0.799    16.859    design_1_i/agent_0/U0/pdf0_reg[166][-18]_i_1_n_0
    SLICE_X49Y16         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[166][-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[24][-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.842ns  (logic 2.021ns (12.000%)  route 14.821ns (88.000%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LDCE=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         6.522     6.646    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X57Y211        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.063     6.709 f  design_1_i/agent_0/U0/arg__0_i_1375/O
                         net (fo=1, routed)           0.000     6.709    design_1_i/agent_0/U0/arg__0_i_1375_n_0
    SLICE_X57Y211        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.735 f  design_1_i/agent_0/U0/arg__0_i_460/O
                         net (fo=1, routed)           0.709     7.444    design_1_i/agent_0/U0/arg__0_i_460_n_0
    SLICE_X56Y163        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     7.542 f  design_1_i/agent_0/U0/arg__0_i_157/O
                         net (fo=1, routed)           0.009     7.551    design_1_i/agent_0/U0/arg__0_i_157_n_0
    SLICE_X56Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     7.614 f  design_1_i/agent_0/U0/arg__0_i_43/O
                         net (fo=1, routed)           0.173     7.787    design_1_i/agent_0/U0/arg__0_i_43_n_0
    SLICE_X55Y163        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.822 f  design_1_i/agent_0/U0/arg__0_i_5/O
                         net (fo=1, routed)           1.468     9.290    design_1_i/agent_0/U0/arg__0/A[19]
    DSP48E2_X6Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     9.482 r  design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     9.482    design_1_i/agent_0/U0/arg__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X6Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     9.558 r  design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     9.558    design_1_i/agent_0/U0/arg__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X6Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505    10.063 f  design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000    10.063    design_1_i/agent_0/U0/arg__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047    10.110 r  design_1_i/agent_0/U0/arg__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000    10.110    design_1_i/agent_0/U0/arg__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585    10.695 f  design_1_i/agent_0/U0/arg__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    10.695    design_1_i/agent_0/U0/arg__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109    10.804 r  design_1_i/agent_0/U0/arg__0/DSP_OUTPUT_INST/P[20]
                         net (fo=512, routed)         5.673    16.477    design_1_i/agent_0/U0/arg__14[20]
    SLICE_X41Y11         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    16.575 r  design_1_i/agent_0/U0/pdf0_reg[24][-18]_i_1/O
                         net (fo=1, routed)           0.267    16.842    design_1_i/agent_0/U0/pdf0_reg[24][-18]_i_1_n_0
    SLICE_X41Y10         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[24][-18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[3]_rep__6/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[23][-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.073ns (34.631%)  route 0.138ns (65.369%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[3]_rep__6/G
    SLICE_X38Y141        LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/ao_reg[3]_rep__6/Q
                         net (fo=127, routed)         0.114     0.173    design_1_i/agent_0/U0/ao_reg[3]_rep__6_n_0
    SLICE_X41Y142        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.187 r  design_1_i/agent_0/U0/pdf0_reg[23][-1]_i_1/O
                         net (fo=1, routed)           0.024     0.211    design_1_i/agent_0/U0/pdf0_reg[23][-1]_i_1_n_0
    SLICE_X41Y142        LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[23][-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__11/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[183][-14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.082ns (38.814%)  route 0.129ns (61.186%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__11/G
    SLICE_X15Y62         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/ao_reg[2]_rep__11/Q
                         net (fo=122, routed)         0.109     0.168    design_1_i/agent_0/U0/ao_reg[2]_rep__11_n_0
    SLICE_X20Y62         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.191 r  design_1_i/agent_0/U0/pdf0_reg[183][-14]_i_1/O
                         net (fo=1, routed)           0.020     0.211    design_1_i/agent_0/U0/pdf0_reg[183][-14]_i_1_n_0
    SLICE_X20Y62         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[183][-14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[3]_rep__6/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[23][-7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.073ns (34.399%)  route 0.139ns (65.601%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[3]_rep__6/G
    SLICE_X38Y141        LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/ao_reg[3]_rep__6/Q
                         net (fo=127, routed)         0.115     0.174    design_1_i/agent_0/U0/ao_reg[3]_rep__6_n_0
    SLICE_X38Y148        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.188 r  design_1_i/agent_0/U0/pdf0_reg[23][-7]_i_1/O
                         net (fo=1, routed)           0.024     0.212    design_1_i/agent_0/U0/pdf0_reg[23][-7]_i_1_n_0
    SLICE_X38Y148        LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[23][-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[7]_rep__8/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[179][-19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.094ns (44.109%)  route 0.119ns (55.891%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[7]_rep__8/G
    SLICE_X20Y60         LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/ao_reg[7]_rep__8/Q
                         net (fo=108, routed)         0.099     0.158    design_1_i/agent_0/U0/ao_reg[7]_rep__8_n_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.193 r  design_1_i/agent_0/U0/pdf0_reg[179][-19]_i_1/O
                         net (fo=1, routed)           0.020     0.213    design_1_i/agent_0/U0/pdf0_reg[179][-19]_i_1_n_0
    SLICE_X20Y54         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[179][-19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[188][-14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.096ns (44.195%)  route 0.121ns (55.805%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/G
    SLICE_X15Y65         LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/ao_reg[2]_rep__9/Q
                         net (fo=122, routed)         0.101     0.162    design_1_i/agent_0/U0/ao_reg[2]_rep__9_n_0
    SLICE_X18Y67         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.197 r  design_1_i/agent_0/U0/pdf0_reg[188][-14]_i_1/O
                         net (fo=1, routed)           0.020     0.217    design_1_i/agent_0/U0/pdf0_reg[188][-14]_i_1_n_0
    SLICE_X18Y67         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[188][-14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[8]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[314][-12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.083ns (37.962%)  route 0.136ns (62.038%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[8]_rep__3/G
    SLICE_X23Y112        LDCE (EnToQ_GFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/ao_reg[8]_rep__3/Q
                         net (fo=125, routed)         0.122     0.183    design_1_i/agent_0/U0/ao_reg[8]_rep__3_n_0
    SLICE_X23Y105        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.205 r  design_1_i/agent_0/U0/pdf0_reg[314][-12]_i_1/O
                         net (fo=1, routed)           0.014     0.219    design_1_i/agent_0/U0/pdf0_reg[314][-12]_i_1_n_0
    SLICE_X23Y105        LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[314][-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[7]_rep__8/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[179][-23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.073ns (32.285%)  route 0.153ns (67.715%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[7]_rep__8/G
    SLICE_X20Y60         LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/ao_reg[7]_rep__8/Q
                         net (fo=108, routed)         0.129     0.188    design_1_i/agent_0/U0/ao_reg[7]_rep__8_n_0
    SLICE_X21Y57         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.202 r  design_1_i/agent_0/U0/pdf0_reg[179][-23]_i_1/O
                         net (fo=1, routed)           0.024     0.226    design_1_i/agent_0/U0/pdf0_reg[179][-23]_i_1_n_0
    SLICE_X21Y57         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[179][-23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[6]_rep/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[115][-6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.101ns (44.484%)  route 0.126ns (55.516%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[6]_rep/G
    SLICE_X35Y129        LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/agent_0/U0/ao_reg[6]_rep/Q
                         net (fo=154, routed)         0.106     0.166    design_1_i/agent_0/U0/ao_reg[6]_rep_n_0
    SLICE_X32Y127        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.207 r  design_1_i/agent_0/U0/pdf0_reg[115][-6]_i_1/O
                         net (fo=1, routed)           0.020     0.227    design_1_i/agent_0/U0/pdf0_reg[115][-6]_i_1_n_0
    SLICE_X32Y127        LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[115][-6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[8]_rep__8/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[48][-12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.120ns (51.352%)  route 0.114ns (48.648%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[8]_rep__8/G
    SLICE_X16Y113        LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/ao_reg[8]_rep__8/Q
                         net (fo=125, routed)         0.100     0.161    design_1_i/agent_0/U0/ao_reg[8]_rep__8_n_0
    SLICE_X15Y115        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.059     0.220 r  design_1_i/agent_0/U0/pdf0_reg[48][-12]_i_1/O
                         net (fo=1, routed)           0.014     0.234    design_1_i/agent_0/U0/pdf0_reg[48][-12]_i_1_n_0
    SLICE_X15Y115        LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[48][-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[3]_rep__0/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/pdf0_reg[382][-14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.075ns (31.859%)  route 0.160ns (68.141%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[3]_rep__0/G
    SLICE_X16Y63         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/ao_reg[3]_rep__0/Q
                         net (fo=119, routed)         0.136     0.197    design_1_i/agent_0/U0/ao_reg[3]_rep__0_n_0
    SLICE_X18Y68         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.211 r  design_1_i/agent_0/U0/pdf0_reg[382][-14]_i_1/O
                         net (fo=1, routed)           0.024     0.235    design_1_i/agent_0/U0/pdf0_reg[382][-14]_i_1_n_0
    SLICE_X18Y68         LDCE                                         r  design_1_i/agent_0/U0/pdf0_reg[382][-14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay         50664 Endpoints
Min Delay         50664 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[0][-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.726ns  (logic 0.873ns (4.426%)  route 18.853ns (95.574%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063    15.811 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[0]
                         net (fo=512, routed)         5.415    21.225    design_1_i/agent_0/U0/plusOp[-15]
    SLICE_X10Y139        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110    21.335 r  design_1_i/agent_0/U0/pdf1_reg[0][-15]_i_1/O
                         net (fo=1, routed)           0.722    22.057    design_1_i/agent_0/U0/pdf1_reg[0][-15]_i_1_n_0
    SLICE_X10Y191        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[0][-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[456][-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.635ns  (logic 0.810ns (4.125%)  route 18.825ns (95.875%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110    15.858 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[6]
                         net (fo=512, routed)         6.108    21.966    design_1_i/agent_0/U0/plusOp[-9]
    SLICE_X27Y157        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[456][-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[293][-5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.607ns  (logic 0.789ns (4.024%)  route 18.818ns (95.976%))
  Logic Levels:           10  (CARRY8=3 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.763 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.789    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1_n_0
    SLICE_X21Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.863 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1/O[2]
                         net (fo=512, routed)         6.076    21.938    design_1_i/agent_0/U0/plusOp[-5]
    SLICE_X19Y206        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[293][-5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[250][-5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.573ns  (logic 0.789ns (4.031%)  route 18.784ns (95.969%))
  Logic Levels:           10  (CARRY8=3 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    15.763 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.789    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1_n_0
    SLICE_X21Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.863 r  design_1_i/agent_0/U0/pdf1_reg[511][0]_i_1/O[2]
                         net (fo=512, routed)         6.041    21.904    design_1_i/agent_0/U0/plusOp[-5]
    SLICE_X20Y208        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[250][-5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[89][-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.573ns  (logic 0.774ns (3.954%)  route 18.799ns (96.046%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.822 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[2]
                         net (fo=512, routed)         6.082    21.904    design_1_i/agent_0/U0/plusOp[-13]
    SLICE_X18Y187        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[89][-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[80][-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.554ns  (logic 0.774ns (3.958%)  route 18.780ns (96.042%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.822 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[2]
                         net (fo=512, routed)         6.063    21.885    design_1_i/agent_0/U0/plusOp[-13]
    SLICE_X17Y185        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[80][-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[485][-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.529ns  (logic 0.774ns (3.963%)  route 18.755ns (96.037%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.822 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[2]
                         net (fo=512, routed)         6.038    21.860    design_1_i/agent_0/U0/plusOp[-13]
    SLICE_X17Y183        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[485][-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[435][-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.506ns  (logic 0.810ns (4.153%)  route 18.696ns (95.847%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110    15.858 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[6]
                         net (fo=512, routed)         5.979    21.837    design_1_i/agent_0/U0/plusOp[-9]
    SLICE_X25Y158        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[435][-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[27][-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.470ns  (logic 0.774ns (3.975%)  route 18.696ns (96.025%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.822 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[2]
                         net (fo=512, routed)         5.980    21.801    design_1_i/agent_0/U0/plusOp[-13]
    SLICE_X12Y179        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[27][-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/pdf1_reg[86][-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.462ns  (logic 0.774ns (3.977%)  route 18.688ns (96.023%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 1.088ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.132     2.331    design_1_i/agent_0/U0/clk
    SLICE_X27Y198        FDRE                                         r  design_1_i/agent_0/U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.410 r  design_1_i/agent_0/U0/count2_reg[0]/Q
                         net (fo=3266, routed)        8.607    11.017    design_1_i/agent_0/U0/count2_reg_n_0_[0]
    SLICE_X11Y12         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    11.106 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384/O
                         net (fo=1, routed)           0.011    11.117    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1384_n_0
    SLICE_X11Y12         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057    11.174 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545/O
                         net (fo=1, routed)           0.000    11.174    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_545_n_0
    SLICE_X11Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026    11.200 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189/O
                         net (fo=1, routed)           0.960    12.160    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_189_n_0
    SLICE_X30Y9          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.250 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66/O
                         net (fo=1, routed)           0.009    12.259    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_66_n_0
    SLICE_X30Y9          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    12.322 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22/O
                         net (fo=1, routed)           0.234    12.556    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_22_n_0
    SLICE_X30Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    12.645 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3/O
                         net (fo=2, routed)           2.854    15.499    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_3_n_0
    SLICE_X21Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    15.589 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11/O
                         net (fo=1, routed)           0.016    15.605    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_11_n_0
    SLICE_X21Y201        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    15.722 r  design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1/CO[7]
                         net (fo=1, routed)           0.026    15.748    design_1_i/agent_0/U0/pdf1_reg[511][-16]_i_1_n_0
    SLICE_X21Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.074    15.822 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1/O[2]
                         net (fo=512, routed)         5.971    21.793    design_1_i/agent_0/U0/plusOp[-13]
    SLICE_X14Y182        LDCE                                         r  design_1_i/agent_0/U0/pdf1_reg[86][-13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/ao_reg[4]_rep__8/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.052ns (48.234%)  route 0.056ns (51.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.588ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.123     1.234    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X38Y140        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.272 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/Q
                         net (fo=13, routed)          0.037     1.309    design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]_0[4]
    SLICE_X38Y140        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.014     1.323 r  design_1_i/agent_0/U0/lfsr_random/ao_reg[4]_rep_i_1__8/O
                         net (fo=1, routed)           0.019     1.342    design_1_i/agent_0/U0/lfsr_random_n_83
    SLICE_X38Y140        LDCE                                         r  design_1_i/agent_0/U0/ao_reg[4]_rep__8/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.039ns (35.527%)  route 0.071ns (64.473%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.588ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.135     1.246    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X23Y146        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.285 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[9]/Q
                         net (fo=16, routed)          0.071     1.356    design_1_i/agent_0/U0/lfsr_random_n_23
    SLICE_X23Y146        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/ao_reg[4]_rep__6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.078ns (57.434%)  route 0.058ns (42.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.588ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.123     1.234    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X38Y140        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.272 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/Q
                         net (fo=13, routed)          0.038     1.310    design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]_0[4]
    SLICE_X38Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.350 r  design_1_i/agent_0/U0/lfsr_random/ao_reg[4]_rep_i_1__6/O
                         net (fo=1, routed)           0.020     1.370    design_1_i/agent_0/U0/lfsr_random_n_81
    SLICE_X38Y140        LDCE                                         r  design_1_i/agent_0/U0/ao_reg[4]_rep__6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.588ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.135     1.246    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X23Y146        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.286 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[11]/Q
                         net (fo=2, routed)           0.085     1.371    design_1_i/agent_0/U0/lfsr_random_n_21
    SLICE_X23Y146        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.038ns (32.892%)  route 0.078ns (67.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.146ns (routing 0.588ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.146     1.257    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X37Y219        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y219        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.295 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]/Q
                         net (fo=3, routed)           0.078     1.373    design_1_i/agent_0/U0/lfsr_random_n_9
    SLICE_X37Y219        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/ao_reg[4]_rep__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.139ns  (logic 0.079ns (56.913%)  route 0.060ns (43.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.588ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.123     1.234    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X38Y140        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.272 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/Q
                         net (fo=13, routed)          0.040     1.312    design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]_0[4]
    SLICE_X38Y140        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.353 r  design_1_i/agent_0/U0/lfsr_random/ao_reg[4]_rep_i_1__5/O
                         net (fo=1, routed)           0.020     1.373    design_1_i/agent_0/U0/lfsr_random_n_80
    SLICE_X38Y140        LDCE                                         r  design_1_i/agent_0/U0/ao_reg[4]_rep__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.038ns (31.487%)  route 0.083ns (68.513%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.588ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.145     1.256    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X37Y217        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y217        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.294 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[22]/Q
                         net (fo=3, routed)           0.083     1.377    design_1_i/agent_0/U0/lfsr_random_n_10
    SLICE_X37Y215        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.131ns  (logic 0.040ns (30.449%)  route 0.091ns (69.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.588ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.135     1.246    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X23Y146        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.286 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[8]/Q
                         net (fo=14, routed)          0.091     1.377    design_1_i/agent_0/U0/lfsr_random_n_24
    SLICE_X23Y146        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/ao_reg[4]_rep__7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.147ns  (logic 0.088ns (59.955%)  route 0.059ns (40.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.588ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.123     1.234    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X38Y140        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.272 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[5]/Q
                         net (fo=13, routed)          0.035     1.307    design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[23]_0[4]
    SLICE_X38Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.050     1.357 r  design_1_i/agent_0/U0/lfsr_random/ao_reg[4]_rep_i_1__7/O
                         net (fo=1, routed)           0.024     1.381    design_1_i/agent_0/U0/lfsr_random_n_82
    SLICE_X38Y140        LDCE                                         r  design_1_i/agent_0/U0/ao_reg[4]_rep__7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/agent_0/U0/rand_sample_reg[-11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.038ns (31.148%)  route 0.084ns (68.852%))
  Logic Levels:           0  
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.588ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.154     1.265    design_1_i/agent_0/U0/lfsr_random/clk
    SLICE_X28Y213        FDRE                                         r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.303 r  design_1_i/agent_0/U0/lfsr_random/r_LFSR_reg[13]/Q
                         net (fo=2, routed)           0.084     1.387    design_1_i/agent_0/U0/lfsr_random_n_19
    SLICE_X28Y213        LDCE                                         r  design_1_i/agent_0/U0/rand_sample_reg[-11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.713ns  (logic 0.210ns (3.676%)  route 5.503ns (96.324%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.065ns (routing 0.986ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[7]/G
    SLICE_X16Y61         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.122     0.122 r  design_1_i/agent_0/U0/ao_reg[7]/Q
                         net (fo=97, routed)          5.453     5.575    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[7]
    SLICE_X3Y212         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.663 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.050     5.713    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.065     2.225    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 0.326ns (6.710%)  route 4.533ns (93.290%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.081ns (routing 0.986ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[2]/G
    SLICE_X14Y91         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.125     0.125 r  design_1_i/agent_0/U0/ao_reg[2]/Q
                         net (fo=89, routed)          4.192     4.317    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[2]
    SLICE_X4Y211         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.407 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.325     4.732    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_2_n_0
    SLICE_X3Y219         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.111     4.843 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.016     4.859    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[2]
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.081     2.241    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 0.757ns (17.406%)  route 3.592ns (82.594%))
  Logic Levels:           11  (CARRY8=2 LDCE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
    SLICE_X14Y187        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/Q
                         net (fo=1, routed)           1.804     1.928    design_1_i/agent_0/U0/pdf1_reg[27][-_n_0_8]
    SLICE_X22Y181        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     1.978 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885/O
                         net (fo=1, routed)           0.009     1.987    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885_n_0
    SLICE_X22Y181        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.044 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319_n_0
    SLICE_X22Y181        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.070 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012/O
                         net (fo=1, routed)           0.916     2.986    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012_n_0
    SLICE_X29Y204        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.076 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416/O
                         net (fo=1, routed)           0.014     3.090    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416_n_0
    SLICE_X29Y204        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.156 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125/O
                         net (fo=1, routed)           0.249     3.405    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125_n_0
    SLICE_X26Y204        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.440 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50/O
                         net (fo=3, routed)           0.237     3.677    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50_n_0
    SLICE_X23Y202        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.728 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25/O
                         net (fo=1, routed)           0.010     3.738    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25_n_0
    SLICE_X23Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.853 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7/CO[7]
                         net (fo=1, routed)           0.026     3.879    design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.971 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     4.160    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.211 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     4.349    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     2.111    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 0.757ns (17.406%)  route 3.592ns (82.594%))
  Logic Levels:           11  (CARRY8=2 LDCE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
    SLICE_X14Y187        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/Q
                         net (fo=1, routed)           1.804     1.928    design_1_i/agent_0/U0/pdf1_reg[27][-_n_0_8]
    SLICE_X22Y181        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     1.978 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885/O
                         net (fo=1, routed)           0.009     1.987    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885_n_0
    SLICE_X22Y181        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.044 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319_n_0
    SLICE_X22Y181        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.070 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012/O
                         net (fo=1, routed)           0.916     2.986    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012_n_0
    SLICE_X29Y204        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.076 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416/O
                         net (fo=1, routed)           0.014     3.090    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416_n_0
    SLICE_X29Y204        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.156 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125/O
                         net (fo=1, routed)           0.249     3.405    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125_n_0
    SLICE_X26Y204        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.440 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50/O
                         net (fo=3, routed)           0.237     3.677    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50_n_0
    SLICE_X23Y202        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.728 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25/O
                         net (fo=1, routed)           0.010     3.738    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25_n_0
    SLICE_X23Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.853 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7/CO[7]
                         net (fo=1, routed)           0.026     3.879    design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.971 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     4.160    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.211 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     4.349    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     2.111    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 0.757ns (17.406%)  route 3.592ns (82.594%))
  Logic Levels:           11  (CARRY8=2 LDCE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.951ns (routing 0.986ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/G
    SLICE_X14Y187        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/pdf1_reg[27][-8]/Q
                         net (fo=1, routed)           1.804     1.928    design_1_i/agent_0/U0/pdf1_reg[27][-_n_0_8]
    SLICE_X22Y181        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     1.978 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885/O
                         net (fo=1, routed)           0.009     1.987    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2885_n_0
    SLICE_X22Y181        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.044 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_2319_n_0
    SLICE_X22Y181        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.070 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012/O
                         net (fo=1, routed)           0.916     2.986    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_1012_n_0
    SLICE_X29Y204        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.076 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416/O
                         net (fo=1, routed)           0.014     3.090    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_416_n_0
    SLICE_X29Y204        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.156 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125/O
                         net (fo=1, routed)           0.249     3.405    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_125_n_0
    SLICE_X26Y204        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.440 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50/O
                         net (fo=3, routed)           0.237     3.677    design_1_i/agent_0/U0/pdf1_reg[511][-8]_i_50_n_0
    SLICE_X23Y202        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.728 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25/O
                         net (fo=1, routed)           0.010     3.738    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_25_n_0
    SLICE_X23Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.853 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7/CO[7]
                         net (fo=1, routed)           0.026     3.879    design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_7_n_0
    SLICE_X23Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.971 r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]_i_3/CO[4]
                         net (fo=1, routed)           0.189     4.160    design_1_i/agent_0/U0/gtOp
    SLICE_X24Y207        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.211 r  design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.138     4.349    design_1_i/agent_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.951     2.111    design_1_i/agent_0/U0/clk
    SLICE_X24Y207        FDRE                                         r  design_1_i/agent_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[3]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.223ns (8.539%)  route 2.388ns (91.461%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.986ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[3]_rep__3/G
    SLICE_X38Y141        LDCE (EnToQ_DFF2_SLICEM_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[3]_rep__3/Q
                         net (fo=90, routed)          2.316     2.440    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[3]
    SLICE_X4Y210         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.539 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.072     2.611    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.067     2.227    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[1]_rep__28/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.485ns  (logic 0.262ns (10.543%)  route 2.223ns (89.457%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.079ns (routing 0.986ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y232        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[1]_rep__28/G
    SLICE_X58Y232        LDCE (EnToQ_DFF2_SLICEM_G_Q)
                                                      0.124     0.124 r  design_1_i/agent_0/U0/ao_reg[1]_rep__28/Q
                         net (fo=26, routed)          1.877     2.001    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[1]
    SLICE_X4Y211         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.040 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.297     2.337    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_2_n_0
    SLICE_X3Y219         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.436 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.049     2.485    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[1]
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.079     2.239    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[0]_rep__33/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.120ns  (logic 0.370ns (17.449%)  route 1.750ns (82.551%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.081ns (routing 0.986ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[0]_rep__33/G
    SLICE_X15Y59         LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.122     0.122 r  design_1_i/agent_0/U0/ao_reg[0]_rep__33/Q
                         net (fo=24, routed)          1.544     1.666    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[0]
    SLICE_X3Y214         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.790 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.155     1.945    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_2_n_0
    SLICE_X3Y219         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.069 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.051     2.120    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.081     2.241    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y219         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[4]_rep/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 0.268ns (13.480%)  route 1.720ns (86.520%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.067ns (routing 0.986ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[4]_rep/G
    SLICE_X46Y176        LDCE (EnToQ_GFF2_SLICEL_G_Q)
                                                      0.123     0.123 r  design_1_i/agent_0/U0/ao_reg[4]_rep/Q
                         net (fo=5, routed)           1.654     1.777    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[4]
    SLICE_X4Y210         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     1.922 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.066     1.988    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[4]
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.067     2.227    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/ao_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.762ns  (logic 0.173ns (9.818%)  route 1.589ns (90.182%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.068ns (routing 0.986ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/ao_reg[5]/G
    SLICE_X44Y186        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.122     0.122 r  design_1_i/agent_0/U0/ao_reg[5]/Q
                         net (fo=5, routed)           1.517     1.639    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[5]
    SLICE_X4Y211         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     1.690 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.072     1.762    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[5]
    SLICE_X4Y211         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        2.068     2.228    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y211         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.073ns (48.770%)  route 0.077ns (51.230%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.423ns (routing 0.659ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-6]/G
    SLICE_X4Y210         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][-6]/Q
                         net (fo=2, routed)           0.059     0.118    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[8]
    SLICE_X4Y210         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.014     0.132 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.018     0.150    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[8]
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.423     1.561    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.109ns (65.394%)  route 0.058ns (34.606%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.659ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][0]/G
    SLICE_X4Y216         LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][0]/Q
                         net (fo=2, routed)           0.034     0.093    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[14]
    SLICE_X4Y216         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.050     0.143 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.024     0.167    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[14]
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.428     1.566    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.247%)  route 0.072ns (41.753%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.421ns (routing 0.659ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-7]/G
    SLICE_X3Y212         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/agent_0/U0/pdf1_reg[511][-7]/Q
                         net (fo=2, routed)           0.055     0.115    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[7]
    SLICE_X3Y212         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     0.155 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.017     0.172    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.421     1.559    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.103ns (54.016%)  route 0.088ns (45.984%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.659ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-4]/G
    SLICE_X4Y216         LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/pdf1_reg[511][-4]/Q
                         net (fo=2, routed)           0.079     0.140    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[10]
    SLICE_X4Y216         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.042     0.182 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.009     0.191    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[10]
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.428     1.566    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.094ns (47.551%)  route 0.104ns (52.449%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.659ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-3]/G
    SLICE_X4Y216         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][-3]/Q
                         net (fo=2, routed)           0.078     0.137    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[11]
    SLICE_X4Y216         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     0.172 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.026     0.198    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[11]
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.428     1.566    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.109ns (53.779%)  route 0.094ns (46.221%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.423ns (routing 0.659ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-11]/G
    SLICE_X5Y210         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][-11]/Q
                         net (fo=2, routed)           0.068     0.127    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[3]
    SLICE_X4Y210         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.050     0.177 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.026     0.203    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.423     1.561    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.096ns (47.132%)  route 0.108ns (52.868%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.659ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][1]/G
    SLICE_X4Y216         LDCE (EnToQ_FFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/pdf1_reg[511][1]/Q
                         net (fo=2, routed)           0.087     0.148    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[15]
    SLICE_X4Y216         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     0.183 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.021     0.204    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[15]
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.428     1.566    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.102ns (50.078%)  route 0.102ns (49.922%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.423ns (routing 0.659ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y210         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]/G
    SLICE_X4Y210         LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/agent_0/U0/pdf1_reg[511][-8]/Q
                         net (fo=2, routed)           0.081     0.142    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[6]
    SLICE_X4Y210         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.041     0.183 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.021     0.204    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[6]
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.423     1.561    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X4Y210         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.710%)  route 0.098ns (45.290%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.424ns (routing 0.659ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-5]/G
    SLICE_X3Y214         LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][-5]/Q
                         net (fo=2, routed)           0.082     0.141    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[9]
    SLICE_X3Y216         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.200 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.016     0.216    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[9]
    SLICE_X3Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.424     1.562    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y216         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/agent_0/U0/pdf1_reg[511][-1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.109ns (49.844%)  route 0.110ns (50.156%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.421ns (routing 0.659ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         LDCE                         0.000     0.000 r  design_1_i/agent_0/U0/pdf1_reg[511][-1]/G
    SLICE_X5Y212         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/agent_0/U0/pdf1_reg[511][-1]/Q
                         net (fo=2, routed)           0.094     0.153    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[13]
    SLICE_X3Y212         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     0.203 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.016     0.219    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[13]
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=1321, routed)        1.421     1.559    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X3Y212         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/C





