// Seed: 3248017350
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input wire id_9,
    output tri id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14,
    input tri0 id_15,
    input uwire id_16,
    input wor id_17,
    output wire id_18,
    input wire id_19,
    input wire id_20,
    input supply1 id_21,
    output tri0 id_22,
    output tri1 id_23,
    input tri module_0
);
  wire id_26;
  assign id_11 = id_8 && 1 < id_26;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_10 = 0;
  wire id_3;
endmodule
