{
  "module_name": "sb_regs.h",
  "hash_id": "1203a3892e586286cffb84c2531b1c74d924e213f59de1587741c0e184c8c363",
  "original_prompt": "Ingested from linux-6.6.14/drivers/thunderbolt/sb_regs.h",
  "human_readable_source": " \n \n\n#ifndef _SB_REGS\n#define _SB_REGS\n\n#define USB4_SB_VENDOR_ID\t\t\t0x00\n#define USB4_SB_PRODUCT_ID\t\t\t0x01\n#define USB4_SB_OPCODE\t\t\t\t0x08\n\nenum usb4_sb_opcode {\n\tUSB4_SB_OPCODE_ERR = 0x20525245,\t\t\t \n\tUSB4_SB_OPCODE_ONS = 0x444d4321,\t\t\t \n\tUSB4_SB_OPCODE_ROUTER_OFFLINE = 0x4e45534c,\t\t \n\tUSB4_SB_OPCODE_ENUMERATE_RETIMERS = 0x4d554e45,\t\t \n\tUSB4_SB_OPCODE_SET_INBOUND_SBTX = 0x5055534c,\t\t \n\tUSB4_SB_OPCODE_UNSET_INBOUND_SBTX = 0x50555355,\t\t \n\tUSB4_SB_OPCODE_QUERY_LAST_RETIMER = 0x5453414c,\t\t \n\tUSB4_SB_OPCODE_GET_NVM_SECTOR_SIZE = 0x53534e47,\t \n\tUSB4_SB_OPCODE_NVM_SET_OFFSET = 0x53504f42,\t\t \n\tUSB4_SB_OPCODE_NVM_BLOCK_WRITE = 0x574b4c42,\t\t \n\tUSB4_SB_OPCODE_NVM_AUTH_WRITE = 0x48545541,\t\t \n\tUSB4_SB_OPCODE_NVM_READ = 0x52524641,\t\t\t \n\tUSB4_SB_OPCODE_READ_LANE_MARGINING_CAP = 0x50434452,\t \n\tUSB4_SB_OPCODE_RUN_HW_LANE_MARGINING = 0x474d4852,\t \n\tUSB4_SB_OPCODE_RUN_SW_LANE_MARGINING = 0x474d5352,\t \n\tUSB4_SB_OPCODE_READ_SW_MARGIN_ERR = 0x57534452,\t\t \n};\n\n#define USB4_SB_METADATA\t\t\t0x09\n#define USB4_SB_METADATA_NVM_AUTH_WRITE_MASK\tGENMASK(5, 0)\n#define USB4_SB_DATA\t\t\t\t0x12\n\n \n#define USB4_MARGIN_CAP_0_MODES_HW\t\tBIT(0)\n#define USB4_MARGIN_CAP_0_MODES_SW\t\tBIT(1)\n#define USB4_MARGIN_CAP_0_2_LANES\t\tBIT(2)\n#define USB4_MARGIN_CAP_0_VOLTAGE_INDP_MASK\tGENMASK(4, 3)\n#define USB4_MARGIN_CAP_0_VOLTAGE_INDP_SHIFT\t3\n#define USB4_MARGIN_CAP_0_VOLTAGE_MIN\t\t0x0\n#define USB4_MARGIN_CAP_0_VOLTAGE_HL\t\t0x1\n#define USB4_MARGIN_CAP_0_VOLTAGE_BOTH\t\t0x2\n#define USB4_MARGIN_CAP_0_TIME\t\t\tBIT(5)\n#define USB4_MARGIN_CAP_0_VOLTAGE_STEPS_MASK\tGENMASK(12, 6)\n#define USB4_MARGIN_CAP_0_VOLTAGE_STEPS_SHIFT\t6\n#define USB4_MARGIN_CAP_0_MAX_VOLTAGE_OFFSET_MASK GENMASK(18, 13)\n#define USB4_MARGIN_CAP_0_MAX_VOLTAGE_OFFSET_SHIFT 13\n#define USB4_MARGIN_CAP_1_TIME_DESTR\t\tBIT(8)\n#define USB4_MARGIN_CAP_1_TIME_INDP_MASK\tGENMASK(10, 9)\n#define USB4_MARGIN_CAP_1_TIME_INDP_SHIFT\t9\n#define USB4_MARGIN_CAP_1_TIME_MIN\t\t0x0\n#define USB4_MARGIN_CAP_1_TIME_LR\t\t0x1\n#define USB4_MARGIN_CAP_1_TIME_BOTH\t\t0x2\n#define USB4_MARGIN_CAP_1_TIME_STEPS_MASK\tGENMASK(15, 11)\n#define USB4_MARGIN_CAP_1_TIME_STEPS_SHIFT\t11\n#define USB4_MARGIN_CAP_1_TIME_OFFSET_MASK\tGENMASK(20, 16)\n#define USB4_MARGIN_CAP_1_TIME_OFFSET_SHIFT\t16\n#define USB4_MARGIN_CAP_1_MIN_BER_MASK\t\tGENMASK(25, 21)\n#define USB4_MARGIN_CAP_1_MIN_BER_SHIFT\t\t21\n#define USB4_MARGIN_CAP_1_MAX_BER_MASK\t\tGENMASK(30, 26)\n#define USB4_MARGIN_CAP_1_MAX_BER_SHIFT\t\t26\n#define USB4_MARGIN_CAP_1_MAX_BER_SHIFT\t\t26\n\n \n#define USB4_MARGIN_HW_TIME\t\t\tBIT(3)\n#define USB4_MARGIN_HW_RH\t\t\tBIT(4)\n#define USB4_MARGIN_HW_BER_MASK\t\t\tGENMASK(9, 5)\n#define USB4_MARGIN_HW_BER_SHIFT\t\t5\n\n \n#define USB4_MARGIN_HW_RES_1_MARGIN_MASK\tGENMASK(6, 0)\n#define USB4_MARGIN_HW_RES_1_EXCEEDS\t\tBIT(7)\n \n#define USB4_MARGIN_HW_RES_1_L0_LL_MARGIN_SHIFT\t8\n#define USB4_MARGIN_HW_RES_1_L1_RH_MARGIN_SHIFT\t16\n#define USB4_MARGIN_HW_RES_1_L1_LL_MARGIN_SHIFT\t24\n\n \n#define USB4_MARGIN_SW_TIME\t\t\tBIT(3)\n#define USB4_MARGIN_SW_RH\t\t\tBIT(4)\n#define USB4_MARGIN_SW_COUNTER_MASK\t\tGENMASK(14, 13)\n#define USB4_MARGIN_SW_COUNTER_SHIFT\t\t13\n#define USB4_MARGIN_SW_COUNTER_NOP\t\t0x0\n#define USB4_MARGIN_SW_COUNTER_CLEAR\t\t0x1\n#define USB4_MARGIN_SW_COUNTER_START\t\t0x2\n#define USB4_MARGIN_SW_COUNTER_STOP\t\t0x3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}