Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 119e7fb22ce94073988bb0ea2e320aae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_Controller_TB_behav xil_defaultlib.FSM_Controller_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM_Controller [fsm_controller_default]
Compiling architecture testbench of entity xil_defaultlib.fsm_controller_tb
Built simulation snapshot FSM_Controller_TB_behav
