

================================================================
== Vitis HLS Report for 'RBM_interface'
================================================================
* Date:           Fri Aug 25 09:37:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        RBM_interface_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.50 ns|  8.908 ns|     3.38 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4|  50.000 ns|  50.000 ns|    1|    1|  yes(frp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 3, i32 0, i32 0, void @empty_1" [RBM_interface_hls/code/RBM_interface.cpp:40]   --->   Operation 6 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [RBM_interface_hls/code/RBM_interface.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [RBM_interface_hls/code/RBM_interface.cpp:3]   --->   Operation 8 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %axis_control_in_V_data_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_keep_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_strb_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_control_in_V_last_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %axis_sigmoid_switch_in_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_sigmoid_switch_in_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_in_len_in_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_len_in_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_len_in_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_in_len_in_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_out_len_in_V_data_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_out_len_in_V_keep_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_out_len_in_V_strb_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_out_len_in_V_last_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %axis_vector_in_V_data_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_V_keep_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %axis_vector_in_V_strb_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_in_V_last_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_weight_in_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_weight_in_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_weight_in_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_weight_in_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_bias_in_V_data_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_bias_in_V_keep_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_bias_in_V_strb_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_bias_in_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axis_vector_out_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_vector_out_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %axis_vector_out_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_vector_out_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_control_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_control_in"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_sigmoid_switch_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_sigmoid_switch_in"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_vector_in_len_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stream_vector_in_len_in"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_vector_out_len_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stream_vector_out_len_in"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_vector_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_vector_in"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_weight_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_weight_in"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %stream_bias_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %stream_bias_in"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_vector_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %stream_vector_out"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V, i32 1"   --->   Operation 65 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 0, i1 %axis_vector_out_V_last_V, i1 0, i1 0, void @empty_2" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 66 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 0, i1 %axis_weight_in_V_last_V, i1 0, i1 0, void @empty_3" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 67 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 0, i1 %axis_bias_in_V_last_V, i1 0, i1 0, void @empty_4" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 68 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 0, i1 %axis_vector_in_len_in_V_last_V, i1 0, i1 0, void @empty_5" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 69 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 0, i1 %axis_vector_out_len_in_V_last_V, i1 0, i1 0, void @empty_6" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 70 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 0, i1 %axis_vector_in_V_last_V, i1 0, i1 0, void @empty_7" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 71 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 0, i1 %axis_sigmoid_switch_in_V_last_V, i1 0, i1 0, void @empty_8" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 72 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln42 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 0, i1 %axis_control_in_V_last_V, i1 0, i1 0, void @empty_9" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 73 'specaxissidechannel' 'specaxissidechannel_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %tmp, void %if.end, void %if.then" [RBM_interface_hls/code/RBM_interface.cpp:42]   --->   Operation 74 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_control_in_V_data_V, i1 %axis_control_in_V_keep_V, i1 %axis_control_in_V_strb_V, i1 %axis_control_in_V_last_V"   --->   Operation 75 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i11 %empty"   --->   Operation 76 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V, i32 1"   --->   Operation 77 'nbreadreq' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_1, void %if.end7, void %if.then4" [RBM_interface_hls/code/RBM_interface.cpp:48]   --->   Operation 78 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_73 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %axis_sigmoid_switch_in_V_data_V, i1 %axis_sigmoid_switch_in_V_keep_V, i1 %axis_sigmoid_switch_in_V_strb_V, i1 %axis_sigmoid_switch_in_V_last_V"   --->   Operation 79 'read' 'empty_73' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i11 %empty_73"   --->   Operation 80 'extractvalue' 'tmp_data_V_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V, i32 1"   --->   Operation 81 'nbreadreq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp_2, void %if.end15, void %if.then11" [RBM_interface_hls/code/RBM_interface.cpp:54]   --->   Operation 82 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty_74 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_len_in_V_data_V, i2 %axis_vector_in_len_in_V_keep_V, i2 %axis_vector_in_len_in_V_strb_V, i1 %axis_vector_in_len_in_V_last_V"   --->   Operation 83 'read' 'empty_74' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i21 %empty_74"   --->   Operation 84 'extractvalue' 'tmp_data_V_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i16 %tmp_data_V_2"   --->   Operation 85 'trunc' 'trunc_ln186' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V, i32 1"   --->   Operation 86 'nbreadreq' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_3, void %if.end24, void %if.then19" [RBM_interface_hls/code/RBM_interface.cpp:60]   --->   Operation 87 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty_75 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_out_len_in_V_data_V, i2 %axis_vector_out_len_in_V_keep_V, i2 %axis_vector_out_len_in_V_strb_V, i1 %axis_vector_out_len_in_V_last_V"   --->   Operation 88 'read' 'empty_75' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i21 %empty_75"   --->   Operation 89 'extractvalue' 'tmp_data_V_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i16 %tmp_data_V_3"   --->   Operation 90 'trunc' 'trunc_ln186_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V, i32 1"   --->   Operation 91 'nbreadreq' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %tmp_4, void %if.end33, void %if.then28" [RBM_interface_hls/code/RBM_interface.cpp:66]   --->   Operation 92 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_76 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %axis_vector_in_V_data_V, i2 %axis_vector_in_V_keep_V, i2 %axis_vector_in_V_strb_V, i1 %axis_vector_in_V_last_V"   --->   Operation 93 'read' 'empty_76' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i21 %empty_76"   --->   Operation 94 'extractvalue' 'tmp_data_V_4' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i21 %empty_76"   --->   Operation 95 'extractvalue' 'tmp_last_V_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V, i32 1"   --->   Operation 96 'nbreadreq' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %tmp_5, void %if.end41, void %if.then37_ifconv" [RBM_interface_hls/code/RBM_interface.cpp:74]   --->   Operation 97 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_77 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_weight_in_V_data_V, i4 %axis_weight_in_V_keep_V, i4 %axis_weight_in_V_strb_V, i1 %axis_weight_in_V_last_V"   --->   Operation 98 'read' 'empty_77' <Predicate = (tmp_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty_77"   --->   Operation 99 'extractvalue' 'p_s' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %p_s"   --->   Operation 100 'bitcast' 'tmp_21' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (4.43ns)   --->   "%d = fpext i32 %tmp_21"   --->   Operation 101 'fpext' 'd' <Predicate = (tmp_5)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V, i32 1"   --->   Operation 102 'nbreadreq' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %tmp_7, void %if.end50, void %if.then45_ifconv" [RBM_interface_hls/code/RBM_interface.cpp:81]   --->   Operation 103 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_78 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_bias_in_V_data_V, i4 %axis_bias_in_V_keep_V, i4 %axis_bias_in_V_strb_V, i1 %axis_bias_in_V_last_V"   --->   Operation 104 'read' 'empty_78' <Predicate = (tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i41 %empty_78"   --->   Operation 105 'extractvalue' 'p_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = bitcast i32 %p_2"   --->   Operation 106 'bitcast' 'tmp_22' <Predicate = (tmp_7)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (4.43ns)   --->   "%d_1 = fpext i32 %tmp_22"   --->   Operation 107 'fpext' 'd_1' <Predicate = (tmp_7)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %stream_vector_out, i32 1" [RBM_interface_hls/code/RBM_interface.cpp:88]   --->   Operation 108 'nbreadreq' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %tmp_6, void %if.end65, void %if.then54_ifconv" [RBM_interface_hls/code/RBM_interface.cpp:88]   --->   Operation 109 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%stream_vector_out_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %stream_vector_out" [RBM_interface_hls/code/RBM_interface.cpp:90]   --->   Operation 110 'read' 'stream_vector_out_read' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%stream_data_h_data_V = trunc i128 %stream_vector_out_read" [RBM_interface_hls/code/RBM_interface.cpp:90]   --->   Operation 111 'trunc' 'stream_data_h_data_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%stream_data_h_axis_last = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %stream_vector_out_read, i128 64" [RBM_interface_hls/code/RBM_interface.cpp:90]   --->   Operation 112 'bitselect' 'stream_data_h_axis_last' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.83ns)   --->   "%icmp_ln1090 = icmp_eq  i48 %stream_data_h_data_V, i48 0"   --->   Operation 113 'icmp' 'icmp_ln1090' <Predicate = (tmp_6)> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %stream_vector_out_read, i32 47"   --->   Operation 114 'bitselect' 'p_Result_15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (3.10ns)   --->   "%tmp_V = sub i48 0, i48 %stream_data_h_data_V"   --->   Operation 115 'sub' 'tmp_V' <Predicate = (tmp_6)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.96ns)   --->   "%tmp_V_2 = select i1 %p_Result_15, i48 %tmp_V, i48 %stream_data_h_data_V"   --->   Operation 116 'select' 'tmp_V_2' <Predicate = (tmp_6)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i48 @llvm.part.select.i48, i48 %tmp_V_2, i32 47, i32 0"   --->   Operation 117 'partselect' 'p_Result_s' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %p_Result_s"   --->   Operation 118 'bitconcatenate' 'p_Result_16' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i49 %p_Result_16"   --->   Operation 119 'sext' 'sext_ln1204' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 120 'cttz' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_9"   --->   Operation 121 'trunc' 'l' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i64 %tmp_9"   --->   Operation 122 'trunc' 'trunc_ln1098' <Predicate = (tmp_6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.55>
ST_2 : Operation 123 [1/2] (4.43ns)   --->   "%d = fpext i32 %tmp_21"   --->   Operation 123 'fpext' 'd' <Predicate = (tmp_5)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 124 'bitcast' 'ireg' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg"   --->   Operation 125 'trunc' 'trunc_ln544' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 126 'bitselect' 'p_Result_11' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 127 'partselect' 'exp_tmp' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 128 'zext' 'zext_ln455' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg"   --->   Operation 129 'trunc' 'trunc_ln554' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.78ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 130 'icmp' 'icmp_ln560' <Predicate = (tmp_5)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 131 'sub' 'F2' <Predicate = (tmp_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (4.43ns)   --->   "%d_1 = fpext i32 %tmp_22"   --->   Operation 132 'fpext' 'd_1' <Predicate = (tmp_7)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 133 'bitcast' 'ireg_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = trunc i64 %ireg_1"   --->   Operation 134 'trunc' 'trunc_ln544_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 135 'bitselect' 'p_Result_13' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 136 'partselect' 'exp_tmp_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 137 'zext' 'zext_ln455_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln554_1 = trunc i64 %ireg_1"   --->   Operation 138 'trunc' 'trunc_ln554_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.78ns)   --->   "%icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0"   --->   Operation 139 'icmp' 'icmp_ln560_1' <Predicate = (tmp_7)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 140 'sub' 'F2_1' <Predicate = (tmp_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.99ns)   --->   "%icmp_ln570_1 = icmp_sgt  i12 %F2_1, i12 26"   --->   Operation 141 'icmp' 'icmp_ln570_1' <Predicate = (tmp_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (2.55ns)   --->   "%sub_ln1099 = sub i32 48, i32 %l"   --->   Operation 142 'sub' 'sub_ln1099' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 143 'add' 'lsb_index' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 144 'partselect' 'tmp_18' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp_18, i31 0"   --->   Operation 145 'icmp' 'icmp_ln1101' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 146 'trunc' 'trunc_ln1102' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.82ns)   --->   "%sub_ln1102 = sub i6 9, i6 %trunc_ln1102"   --->   Operation 147 'sub' 'sub_ln1102' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i6 %sub_ln1102"   --->   Operation 148 'zext' 'zext_ln1102' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i48 281474976710655, i48 %zext_ln1102"   --->   Operation 149 'lshr' 'lshr_ln1102' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%p_Result_8 = and i48 %tmp_V_2, i48 %lshr_ln1102"   --->   Operation 150 'and' 'p_Result_8' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i48 %p_Result_8, i48 0"   --->   Operation 151 'icmp' 'icmp_ln1102' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 152 'and' 'a' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 153 'bitselect' 'tmp_19' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_19, i1 1"   --->   Operation 154 'xor' 'xor_ln1104' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %tmp_V_2, i32 %lsb_index"   --->   Operation 155 'bitselect' 'p_Result_3' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_3, i1 %xor_ln1104"   --->   Operation 156 'and' 'and_ln1104' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104 = or i1 %and_ln1104, i1 %a"   --->   Operation 157 'or' 'or_ln1104' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 158 'bitconcatenate' 'or_ln' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.97>
ST_2 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln1109 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 159 'icmp' 'icmp_ln1109' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.90>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_12 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 160 'bitconcatenate' 'p_Result_12' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_12"   --->   Operation 161 'zext' 'zext_ln558' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln558"   --->   Operation 162 'sub' 'man_V_1' <Predicate = (tmp_5 & p_Result_11 & !icmp_ln560)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_11, i54 %man_V_1, i54 %zext_ln558"   --->   Operation 163 'select' 'man_V_2' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (1.99ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %F2, i12 22"   --->   Operation 164 'icmp' 'icmp_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.54ns)   --->   "%add_ln570 = add i12 %F2, i12 4074"   --->   Operation 165 'add' 'add_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.54ns)   --->   "%sub_ln570 = sub i12 22, i12 %F2"   --->   Operation 166 'sub' 'sub_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 167 'select' 'sh_amt' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 168 'sext' 'sext_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.99ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 22"   --->   Operation 169 'icmp' 'icmp_ln571' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V_2"   --->   Operation 170 'trunc' 'trunc_ln572' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.99ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 171 'icmp' 'icmp_ln574' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.99ns)   --->   "%icmp_ln592 = icmp_ult  i12 %sh_amt, i12 25"   --->   Operation 172 'icmp' 'icmp_ln592' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%sext_ln570cast = trunc i32 %sext_ln570"   --->   Operation 173 'trunc' 'sext_ln570cast' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%shl_ln593 = shl i25 %trunc_ln572, i25 %sext_ln570cast"   --->   Operation 174 'shl' 'shl_ln593' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%select_ln592 = select i1 %icmp_ln592, i25 %shl_ln593, i25 0"   --->   Operation 175 'select' 'select_ln592' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 176 'xor' 'xor_ln560' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560"   --->   Operation 177 'and' 'and_ln571' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (4.23ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %and_ln571, i25 %trunc_ln572, i25 %select_ln592"   --->   Operation 178 'select' 'select_ln571' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 4.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571"   --->   Operation 179 'or' 'or_ln571' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%xor_ln571 = xor i1 %or_ln571, i1 1"   --->   Operation 180 'xor' 'xor_ln571' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 181 'and' 'and_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1"   --->   Operation 182 'bitconcatenate' 'p_Result_14' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i53 %p_Result_14"   --->   Operation 183 'zext' 'zext_ln558_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln558_1"   --->   Operation 184 'sub' 'man_V_4' <Predicate = (tmp_7 & p_Result_13 & !icmp_ln560_1)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_13, i54 %man_V_4, i54 %zext_ln558_1"   --->   Operation 185 'select' 'man_V_5' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (1.54ns)   --->   "%add_ln570_1 = add i12 %F2_1, i12 4070"   --->   Operation 186 'add' 'add_ln570_1' <Predicate = (tmp_7 & icmp_ln570_1 & !icmp_ln560_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.54ns)   --->   "%sub_ln570_1 = sub i12 26, i12 %F2_1"   --->   Operation 187 'sub' 'sub_ln570_1' <Predicate = (tmp_7 & !icmp_ln570_1 & !icmp_ln560_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1"   --->   Operation 188 'select' 'sh_amt_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (1.99ns)   --->   "%icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 26"   --->   Operation 189 'icmp' 'icmp_ln571_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i54 %man_V_5"   --->   Operation 190 'trunc' 'trunc_ln572_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.99ns)   --->   "%icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 191 'icmp' 'icmp_ln574_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln575 = sext i12 %sh_amt_1"   --->   Operation 192 'sext' 'sext_ln575' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.99ns)   --->   "%icmp_ln592_1 = icmp_ult  i12 %sh_amt_1, i12 48"   --->   Operation 193 'icmp' 'icmp_ln592_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln593 = zext i32 %sext_ln575"   --->   Operation 194 'zext' 'zext_ln593' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%shl_ln593_1 = shl i48 %trunc_ln572_1, i48 %zext_ln593"   --->   Operation 195 'shl' 'shl_ln593_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln592_1 = select i1 %icmp_ln592_1, i48 %shl_ln593_1, i48 0"   --->   Operation 196 'select' 'select_ln592_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1"   --->   Operation 197 'xor' 'xor_ln560_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1"   --->   Operation 198 'and' 'and_ln571_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (4.62ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln571_1, i48 %trunc_ln572_1, i48 %select_ln592_1"   --->   Operation 199 'select' 'select_ln571_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 4.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1"   --->   Operation 200 'or' 'or_ln571_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%xor_ln571_1 = xor i1 %or_ln571_1, i1 1"   --->   Operation 201 'xor' 'xor_ln571_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1"   --->   Operation 202 'and' 'and_ln570_1' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln1109 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 203 'add' 'add_ln1109' <Predicate = (tmp_6 & icmp_ln1109 & !icmp_ln1090)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1109 = zext i32 %add_ln1109"   --->   Operation 204 'zext' 'zext_ln1109' <Predicate = (tmp_6 & icmp_ln1109 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln1109 = lshr i48 %tmp_V_2, i48 %zext_ln1109"   --->   Operation 205 'lshr' 'lshr_ln1109' <Predicate = (tmp_6 & icmp_ln1109 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (2.55ns)   --->   "%sub_ln1110 = sub i32 25, i32 %sub_ln1099"   --->   Operation 206 'sub' 'sub_ln1110' <Predicate = (tmp_6 & !icmp_ln1109 & !icmp_ln1090)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1110 = zext i32 %sub_ln1110"   --->   Operation 207 'zext' 'zext_ln1110' <Predicate = (tmp_6 & !icmp_ln1109 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln1110 = shl i48 %tmp_V_2, i48 %zext_ln1110"   --->   Operation 208 'shl' 'shl_ln1110' <Predicate = (tmp_6 & !icmp_ln1109 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln1109, i48 %lshr_ln1109, i48 %shl_ln1110"   --->   Operation 209 'select' 'm' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1106 = zext i48 %m"   --->   Operation 210 'zext' 'zext_ln1106' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 211 'zext' 'zext_ln1116' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (4.62ns) (out node of the LUT)   --->   "%m_1 = add i49 %zext_ln1106, i49 %zext_ln1116"   --->   Operation 212 'add' 'm_1' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 4.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%m_4 = partselect i48 @_ssdm_op_PartSelect.i48.i49.i32.i32, i49 %m_1, i32 1, i32 48"   --->   Operation 213 'partselect' 'm_4' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %m_1, i32 25"   --->   Operation 214 'bitselect' 'p_Result_9' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.61>
ST_4 : Operation 215 [2/2] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_control_in, i8 %tmp_data_V" [RBM_interface_hls/code/RBM_interface.cpp:45]   --->   Operation 215 'write' 'write_ln45' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 216 [2/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_sigmoid_switch_in, i8 %tmp_data_V_1" [RBM_interface_hls/code/RBM_interface.cpp:51]   --->   Operation 216 'write' 'write_ln51' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %trunc_ln186" [RBM_interface_hls/code/RBM_interface.cpp:57]   --->   Operation 217 'zext' 'zext_ln57' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 218 [2/2] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_in_len_in, i16 %zext_ln57" [RBM_interface_hls/code/RBM_interface.cpp:57]   --->   Operation 218 'write' 'write_ln57' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i12 %trunc_ln186_1" [RBM_interface_hls/code/RBM_interface.cpp:63]   --->   Operation 219 'zext' 'zext_ln63' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_out_len_in, i16 %zext_ln63" [RBM_interface_hls/code/RBM_interface.cpp:63]   --->   Operation 220 'write' 'write_ln63' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %tmp_last_V_1, i16 %tmp_data_V_4" [RBM_interface_hls/code/RBM_interface.cpp:72]   --->   Operation 221 'bitconcatenate' 'tmp_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i17 %tmp_s" [RBM_interface_hls/code/RBM_interface.cpp:72]   --->   Operation 222 'zext' 'zext_ln72' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 223 [2/2] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_vector_in, i32 %zext_ln72" [RBM_interface_hls/code/RBM_interface.cpp:72]   --->   Operation 223 'write' 'write_ln72' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 224 'zext' 'zext_ln575' <Predicate = (tmp_5 & icmp_ln574 & and_ln570 & !icmp_ln560)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%ashr_ln575 = ashr i54 %man_V_2, i54 %zext_ln575"   --->   Operation 225 'ashr' 'ashr_ln575' <Predicate = (tmp_5 & icmp_ln574 & and_ln570 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 226 'trunc' 'trunc_ln575' <Predicate = (tmp_5 & icmp_ln574 & and_ln570 & !icmp_ln560)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_s, i32 31"   --->   Operation 227 'bitselect' 'tmp_12' <Predicate = (tmp_5 & !icmp_ln574 & and_ln570 & !icmp_ln560)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%select_ln577 = select i1 %tmp_12, i25 33554431, i25 0"   --->   Operation 228 'select' 'select_ln577' <Predicate = (tmp_5 & !icmp_ln574 & and_ln570 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%select_ln574 = select i1 %icmp_ln574, i25 %trunc_ln575, i25 %select_ln577"   --->   Operation 229 'select' 'select_ln574' <Predicate = (tmp_5 & and_ln570 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln570 = select i1 %and_ln570, i25 %select_ln574, i25 %select_ln571"   --->   Operation 230 'select' 'select_ln570' <Predicate = (tmp_5 & !icmp_ln560)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln560 = select i1 %icmp_ln560, i25 0, i25 %select_ln570"   --->   Operation 231 'select' 'select_ln560' <Predicate = (tmp_5)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i25 %select_ln560" [RBM_interface_hls/code/RBM_interface.cpp:79]   --->   Operation 232 'zext' 'zext_ln79' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_weight_in, i32 %zext_ln79" [RBM_interface_hls/code/RBM_interface.cpp:79]   --->   Operation 233 'write' 'write_ln79' <Predicate = (tmp_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%zext_ln575_1 = zext i32 %sext_ln575"   --->   Operation 234 'zext' 'zext_ln575_1' <Predicate = (tmp_7 & icmp_ln574_1 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%ashr_ln575_1 = ashr i54 %man_V_5, i54 %zext_ln575_1"   --->   Operation 235 'ashr' 'ashr_ln575_1' <Predicate = (tmp_7 & icmp_ln574_1 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%trunc_ln575_1 = trunc i54 %ashr_ln575_1"   --->   Operation 236 'trunc' 'trunc_ln575_1' <Predicate = (tmp_7 & icmp_ln574_1 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_2, i32 31"   --->   Operation 237 'bitselect' 'tmp_15' <Predicate = (tmp_7 & !icmp_ln574_1 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%select_ln577_1 = select i1 %tmp_15, i48 281474976710655, i48 0"   --->   Operation 238 'select' 'select_ln577_1' <Predicate = (tmp_7 & !icmp_ln574_1 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%select_ln574_1 = select i1 %icmp_ln574_1, i48 %trunc_ln575_1, i48 %select_ln577_1"   --->   Operation 239 'select' 'select_ln574_1' <Predicate = (tmp_7 & and_ln570_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln570_2 = select i1 %and_ln570_1, i48 %select_ln574_1, i48 %select_ln571_1"   --->   Operation 240 'select' 'select_ln570_2' <Predicate = (tmp_7 & !icmp_ln560_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %icmp_ln560_1, i48 0, i48 %select_ln570_2"   --->   Operation 241 'select' 'select_ln560_1' <Predicate = (tmp_7)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [2/2] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %stream_bias_in, i48 %select_ln560_1" [RBM_interface_hls/code/RBM_interface.cpp:86]   --->   Operation 242 'write' 'write_ln86' <Predicate = (tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1106_1 = zext i48 %m_4"   --->   Operation 243 'zext' 'zext_ln1106_1' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (1.24ns)   --->   "%select_ln1098 = select i1 %p_Result_9, i8 127, i8 126"   --->   Operation 244 'select' 'select_ln1098' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 28, i8 %trunc_ln1098"   --->   Operation 245 'sub' 'sub_ln1119' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 246 'add' 'add_ln1124' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_15, i8 %add_ln1124"   --->   Operation 247 'bitconcatenate' 'tmp_8' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1106_1, i9 %tmp_8, i32 23, i32 31"   --->   Operation 248 'partset' 'p_Result_17' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_17"   --->   Operation 249 'trunc' 'LD_2' <Predicate = (tmp_6 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.69ns)   --->   "%select_ln258 = select i1 %icmp_ln1090, i32 0, i32 %LD_2"   --->   Operation 250 'select' 'select_ln258' <Predicate = (tmp_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 251 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, i32 %select_ln258, i4 15, i4 15, i1 %stream_data_h_axis_last"   --->   Operation 251 'write' 'write_ln258' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 252 [1/2] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_control_in, i8 %tmp_data_V" [RBM_interface_hls/code/RBM_interface.cpp:45]   --->   Operation 252 'write' 'write_ln45' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln46 = br void %if.end" [RBM_interface_hls/code/RBM_interface.cpp:46]   --->   Operation 253 'br' 'br_ln46' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 254 [1/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %stream_sigmoid_switch_in, i8 %tmp_data_V_1" [RBM_interface_hls/code/RBM_interface.cpp:51]   --->   Operation 254 'write' 'write_ln51' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end7" [RBM_interface_hls/code/RBM_interface.cpp:52]   --->   Operation 255 'br' 'br_ln52' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 256 [1/2] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_in_len_in, i16 %zext_ln57" [RBM_interface_hls/code/RBM_interface.cpp:57]   --->   Operation 256 'write' 'write_ln57' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end15" [RBM_interface_hls/code/RBM_interface.cpp:58]   --->   Operation 257 'br' 'br_ln58' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 258 [1/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %stream_vector_out_len_in, i16 %zext_ln63" [RBM_interface_hls/code/RBM_interface.cpp:63]   --->   Operation 258 'write' 'write_ln63' <Predicate = (tmp_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end24" [RBM_interface_hls/code/RBM_interface.cpp:64]   --->   Operation 259 'br' 'br_ln64' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 260 [1/2] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_vector_in, i32 %zext_ln72" [RBM_interface_hls/code/RBM_interface.cpp:72]   --->   Operation 260 'write' 'write_ln72' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end33" [RBM_interface_hls/code/RBM_interface.cpp:73]   --->   Operation 261 'br' 'br_ln73' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 262 [1/2] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %stream_weight_in, i32 %zext_ln79" [RBM_interface_hls/code/RBM_interface.cpp:79]   --->   Operation 262 'write' 'write_ln79' <Predicate = (tmp_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln80 = br void %if.end41" [RBM_interface_hls/code/RBM_interface.cpp:80]   --->   Operation 263 'br' 'br_ln80' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 264 [1/2] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %stream_bias_in, i48 %select_ln560_1" [RBM_interface_hls/code/RBM_interface.cpp:86]   --->   Operation 264 'write' 'write_ln86' <Predicate = (tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln87 = br void %if.end50" [RBM_interface_hls/code/RBM_interface.cpp:87]   --->   Operation 265 'br' 'br_ln87' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 266 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %axis_vector_out_V_data_V, i4 %axis_vector_out_V_keep_V, i4 %axis_vector_out_V_strb_V, i1 %axis_vector_out_V_last_V, i32 %select_ln258, i4 15, i4 15, i1 %stream_data_h_axis_last"   --->   Operation 266 'write' 'write_ln258' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end65" [RBM_interface_hls/code/RBM_interface.cpp:97]   --->   Operation 267 'br' 'br_ln97' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [RBM_interface_hls/code/RBM_interface.cpp:98]   --->   Operation 268 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.5ns, clock uncertainty: 3.38ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	axis read operation ('empty_77') on port 'axis_weight_in_V_data_V' [158]  (0 ns)
	'fpext' operation ('d') [161]  (4.44 ns)

 <State 2>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln1099') [267]  (2.55 ns)
	'add' operation ('lsb_index') [268]  (2.55 ns)
	'icmp' operation ('icmp_ln1101') [270]  (2.47 ns)
	'and' operation ('a') [277]  (0 ns)
	'or' operation ('or_ln1104') [282]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.91ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln570') [174]  (1.99 ns)
	'select' operation ('sh_amt') [177]  (0.697 ns)
	'icmp' operation ('icmp_ln592') [188]  (1.99 ns)
	'select' operation ('select_ln592') [191]  (0 ns)
	'select' operation ('select_ln571') [194]  (4.23 ns)

 <State 4>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln1098') [298]  (1.25 ns)
	'add' operation ('add_ln1124') [301]  (3.67 ns)
	'select' operation ('select_ln258') [305]  (0.698 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
