$date
	Sat Oct 22 22:33:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#945837
b1011 !
1"
#945838
b1011 &
b1011 %
1$
#945839
0"
#945842
b100010 &
b100010 %
#945846
b10001 &
b10001 %
#945850
b110100 &
b110100 %
#945854
b11010 &
b11010 %
#945858
b1101 &
b1101 %
#945862
b101000 &
b101000 %
#945866
b10100 &
b10100 %
#945870
b1010 &
b1010 %
#945874
b101 &
b101 %
#945878
b10000 &
b10000 %
#945882
b1000 &
b1000 %
#945886
b100 &
b100 %
#945890
b10 &
b10 %
#945894
b1 &
1#
b1 %
#945898
b0 &
b0 %
0#
0$
#1878114
b110 &
b110 %
1$
b110 !
1"
#1878115
0"
#1878118
b11 &
b11 %
#1878122
b1010 &
b1010 %
#1878126
b101 &
b101 %
#1878130
b10000 &
b10000 %
#1878134
b1000 &
b1000 %
#1878138
b100 &
b100 %
#1878142
b10 &
b10 %
#1878146
b1 &
b1 %
1#
#1878150
b0 &
0#
b0 %
0$
#2963443
b11010 !
1"
#2963446
b11010 &
b11010 %
1$
#2963447
0"
#2963450
b1101 &
b1101 %
#2963454
b101000 &
b101000 %
#2963458
b10100 &
b10100 %
#2963462
b1010 &
b1010 %
#2963466
b101 &
b101 %
#2963470
b10000 &
b10000 %
#2963474
b1000 &
b1000 %
#2963478
b100 &
b100 %
#2963482
b10 &
b10 %
#2963486
b1 &
1#
b1 %
#2963490
b0 &
b0 %
0#
0$
#4500012
