--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml Compteur8bitSynchrone.twx
Compteur8bitSynchrone.ncd -o Compteur8bitSynchrone.twr
Compteur8bitSynchrone.pcf -ucf Compteur8bitSynchrone.ucf

Design file:              Compteur8bitSynchrone.ncd
Physical constraint file: Compteur8bitSynchrone.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Din<0>      |   -0.314(R)|      FAST  |    1.697(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<1>      |   -0.563(R)|      FAST  |    2.035(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<2>      |   -0.705(R)|      FAST  |    2.149(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<3>      |   -0.282(R)|      FAST  |    1.701(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<4>      |   -0.654(R)|      FAST  |    2.078(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<5>      |   -0.612(R)|      FAST  |    2.022(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<6>      |   -0.704(R)|      FAST  |    2.027(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<7>      |   -0.537(R)|      FAST  |    1.855(R)|      SLOW  |CK_BUFGP          |   0.000|
EN          |    1.240(R)|      SLOW  |    0.250(R)|      SLOW  |CK_BUFGP          |   0.000|
LOAD        |    1.552(R)|      SLOW  |    0.090(R)|      SLOW  |CK_BUFGP          |   0.000|
RST         |    0.573(R)|      SLOW  |    0.697(R)|      SLOW  |CK_BUFGP          |   0.000|
SENS        |    2.048(R)|      SLOW  |   -0.356(R)|      FAST  |CK_BUFGP          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>     |        10.492(R)|      SLOW  |         6.020(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<1>     |        10.652(R)|      SLOW  |         6.138(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<2>     |        10.601(R)|      SLOW  |         6.081(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<3>     |        10.567(R)|      SLOW  |         6.049(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<4>     |        11.234(R)|      SLOW  |         6.581(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<5>     |        11.394(R)|      SLOW  |         6.707(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<6>     |        11.299(R)|      SLOW  |         6.599(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<7>     |        11.030(R)|      SLOW  |         6.395(R)|      FAST  |CK_BUFGP          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK             |    1.826|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 28 11:49:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



