{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09554,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09904,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00446108,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00405707,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000758204,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00405707,
	"finish__design__instance__count__class:buffer": 24,
	"finish__design__instance__area__class:buffer": 36.176,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 35.378,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 10.108,
	"finish__design__instance__count__class:sequential_cell": 102,
	"finish__design__instance__area__class:sequential_cell": 502.208,
	"finish__design__instance__count__class:multi_input_combinational_cell": 207,
	"finish__design__instance__area__class:multi_input_combinational_cell": 397.138,
	"finish__design__instance__count": 376,
	"finish__design__instance__area": 981.008,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.581219,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.393336,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00143797,
	"finish__power__switching__total": 0.000508399,
	"finish__power__leakage__total": 2.09028e-05,
	"finish__power__total": 0.00196728,
	"finish__design__io": 34,
	"finish__design__die__area": 163390,
	"finish__design__core__area": 161540,
	"finish__design__instance__count": 1383,
	"finish__design__instance__area": 1248.87,
	"finish__design__instance__count__stdcell": 1383,
	"finish__design__instance__area__stdcell": 1248.87,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00773104,
	"finish__design__instance__utilization__stdcell": 0.00773104,
	"finish__design__rows": 287,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 287,
	"finish__design__sites": 607292,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 607292,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}