{
    "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 110.6,
        "synthesis_time(ms)": 30.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 376,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 376,
        "Total Node": 449
    },
    "mults_auto_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 33,
        "synthesis_time(ms)": 24.4,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 113.5,
        "synthesis_time(ms)": 35.3,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1631,
        "latch": 72,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 73,
        "Average Path": 4,
        "Estimated LUTs": 1631,
        "Total Node": 1705
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 85.5,
        "synthesis_time(ms)": 76.8,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3728,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 3728,
        "Total Node": 3801
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 61.4,
        "exec_time(ms)": 104.1,
        "synthesis_time(ms)": 18.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 466,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 2,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 466,
        "Total Node": 696
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 71.2,
        "synthesis_time(ms)": 62.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3112,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 3112,
        "Total Node": 3167
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 87.1,
        "synthesis_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 233,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 4,
        "Estimated LUTs": 233,
        "Total Node": 338
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 21,
        "synthesis_time(ms)": 12.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 376
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 111.1,
        "synthesis_time(ms)": 23.6,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 388,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 4,
        "Estimated LUTs": 388,
        "Total Node": 572
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 42.2,
        "synthesis_time(ms)": 34,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1151,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 1151,
        "Total Node": 1260
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 103,
        "synthesis_time(ms)": 22.6,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 699,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 3,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 4,
        "Estimated LUTs": 699,
        "Total Node": 882
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 47.4,
        "synthesis_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2093,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 2093,
        "Total Node": 2148
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:9:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 57.1,
        "synthesis_time(ms)": 1.7,
        "Pi": 8,
        "Po": 8,
        "logic element": 9,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 10
    },
    "mults_auto_half/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "exit": 134,
        "errors": [
            "multiply_hard_block.v:8:1 [AST] Can't find module name multiply"
        ]
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 60.6,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 10.8,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
