============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.15-s086_1
  Generated on:           Oct 25 2024  07:46:23 am
  Module:                 conv_rapida
  Library domain:         timing_cond_0p81v_125c
    Domain index:         0
    Technology library:   tcbn28hpcplusbwp30p140ssg0p81v125c 110
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        8  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           8  100.00                     60.08  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               720   99.31                     61.82  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            720   99.31                         -  
 Total Ungated Flip-flops            5    0.69                         -  
 Enable not found                    4   80.00                         -  
 Register bank width too small       1   20.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  725  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     725        725      720 (99.31%) 5 (0.69%)   
-------------------------------------------------------


