[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TypespecBits/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<151> s<150> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<36> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<36> s<18> l<2:8> el<2:11>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:24> el<2:27>
n<> u<5> t<Data_type> p<6> c<4> l<2:24> el<2:27>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:24> el<2:27>
n<W> u<7> t<StringConst> p<14> s<13> l<2:28> el<2:29>
n<4> u<8> t<IntConst> p<9> l<2:32> el<2:33>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:32> el<2:33>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:32> el<2:33>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:32> el<2:33>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:32> el<2:33>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:32> el<2:33>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:28> el<2:33>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:28> el<2:33>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:14> el<2:33>
n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<2:14> el<2:33>
n<> u<18> t<Parameter_port_list> p<36> c<17> s<35> l<2:12> el<2:34>
n<> u<19> t<PortDir_Inp> p<32> s<31> l<2:36> el<2:41>
n<31> u<20> t<IntConst> p<21> l<2:43> el<2:45>
n<> u<21> t<Primary_literal> p<22> c<20> l<2:43> el<2:45>
n<> u<22> t<Constant_primary> p<23> c<21> l<2:43> el<2:45>
n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<2:43> el<2:45>
n<0> u<24> t<IntConst> p<25> l<2:46> el<2:47>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:46> el<2:47>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:46> el<2:47>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:46> el<2:47>
n<> u<28> t<Constant_range> p<29> c<23> l<2:43> el<2:47>
n<> u<29> t<Packed_dimension> p<30> c<28> l<2:42> el<2:48>
n<> u<30> t<Data_type_or_implicit> p<31> c<29> l<2:42> el<2:48>
n<> u<31> t<Net_port_type> p<32> c<30> l<2:42> el<2:48>
n<> u<32> t<Net_port_header> p<34> c<19> s<33> l<2:36> el<2:48>
n<rand_i> u<33> t<StringConst> p<34> l<2:49> el<2:55>
n<> u<34> t<Ansi_port_declaration> p<35> c<32> l<2:36> el<2:55>
n<> u<35> t<List_of_port_declarations> p<36> c<34> l<2:35> el<2:56>
n<> u<36> t<Module_ansi_header> p<148> c<2> s<66> l<2:1> el<2:57>
n<> u<37> t<IntVec_TypeLogic> p<58> s<47> l<4:9> el<4:14>
n<4> u<38> t<IntConst> p<39> l<4:21> el<4:22>
n<> u<39> t<Primary_literal> p<40> c<38> l<4:21> el<4:22>
n<> u<40> t<Constant_primary> p<41> c<39> l<4:21> el<4:22>
n<> u<41> t<Constant_expression> p<46> c<40> s<45> l<4:21> el<4:22>
n<0> u<42> t<IntConst> p<43> l<4:23> el<4:24>
n<> u<43> t<Primary_literal> p<44> c<42> l<4:23> el<4:24>
n<> u<44> t<Constant_primary> p<45> c<43> l<4:23> el<4:24>
n<> u<45> t<Constant_expression> p<46> c<44> l<4:23> el<4:24>
n<> u<46> t<Constant_range> p<47> c<41> l<4:21> el<4:24>
n<> u<47> t<Packed_dimension> p<58> c<46> s<57> l<4:20> el<4:25>
n<W> u<48> t<StringConst> p<49> l<4:26> el<4:27>
n<> u<49> t<Primary_literal> p<50> c<48> l<4:26> el<4:27>
n<> u<50> t<Constant_primary> p<51> c<49> l<4:26> el<4:27>
n<> u<51> t<Constant_expression> p<56> c<50> s<55> l<4:26> el<4:27>
n<0> u<52> t<IntConst> p<53> l<4:28> el<4:29>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:28> el<4:29>
n<> u<54> t<Constant_primary> p<55> c<53> l<4:28> el<4:29>
n<> u<55> t<Constant_expression> p<56> c<54> l<4:28> el<4:29>
n<> u<56> t<Constant_range> p<57> c<51> l<4:26> el<4:29>
n<> u<57> t<Packed_dimension> p<58> c<56> l<4:25> el<4:30>
n<> u<58> t<Data_type> p<60> c<37> s<59> l<4:9> el<4:30>
n<sheet_t> u<59> t<StringConst> p<60> l<4:31> el<4:38>
n<> u<60> t<Type_declaration> p<61> c<58> l<4:1> el<4:39>
n<> u<61> t<Data_declaration> p<62> c<60> l<4:1> el<4:39>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<4:1> el<4:39>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<4:1> el<4:39>
n<> u<64> t<Module_common_item> p<65> c<63> l<4:1> el<4:39>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<4:1> el<4:39>
n<> u<66> t<Non_port_module_item> p<148> c<65> s<100> l<4:1> el<4:39>
n<> u<67> t<IntVec_TypeLogic> p<90> s<89> l<6:1> el<6:6>
n<> u<68> t<Dollar_keyword> p<75> s<69> l<6:8> el<6:9>
n<bits> u<69> t<StringConst> p<75> s<74> l<6:9> el<6:13>
n<sheet_t> u<70> t<StringConst> p<71> l<6:14> el<6:21>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:14> el<6:21>
n<> u<72> t<Primary> p<73> c<71> l<6:14> el<6:21>
n<> u<73> t<Expression> p<74> c<72> l<6:14> el<6:21>
n<> u<74> t<List_of_arguments> p<75> c<73> l<6:14> el<6:21>
n<> u<75> t<Subroutine_call> p<76> c<68> l<6:8> el<6:22>
n<> u<76> t<Constant_primary> p<77> c<75> l<6:8> el<6:22>
n<> u<77> t<Constant_expression> p<83> c<76> s<82> l<6:8> el<6:22>
n<1> u<78> t<IntConst> p<79> l<6:23> el<6:24>
n<> u<79> t<Primary_literal> p<80> c<78> l<6:23> el<6:24>
n<> u<80> t<Constant_primary> p<81> c<79> l<6:23> el<6:24>
n<> u<81> t<Constant_expression> p<83> c<80> l<6:23> el<6:24>
n<> u<82> t<BinOp_Minus> p<83> s<81> l<6:22> el<6:23>
n<> u<83> t<Constant_expression> p<88> c<77> s<87> l<6:8> el<6:24>
n<0> u<84> t<IntConst> p<85> l<6:25> el<6:26>
n<> u<85> t<Primary_literal> p<86> c<84> l<6:25> el<6:26>
n<> u<86> t<Constant_primary> p<87> c<85> l<6:25> el<6:26>
n<> u<87> t<Constant_expression> p<88> c<86> l<6:25> el<6:26>
n<> u<88> t<Constant_range> p<89> c<83> l<6:8> el<6:26>
n<> u<89> t<Packed_dimension> p<90> c<88> l<6:7> el<6:27>
n<> u<90> t<Data_type> p<94> c<67> s<93> l<6:1> el<6:27>
n<c0> u<91> t<StringConst> p<92> l<6:28> el<6:30>
n<> u<92> t<Variable_decl_assignment> p<93> c<91> l<6:28> el<6:30>
n<> u<93> t<List_of_variable_decl_assignments> p<94> c<92> l<6:28> el<6:30>
n<> u<94> t<Variable_declaration> p<95> c<90> l<6:1> el<6:31>
n<> u<95> t<Data_declaration> p<96> c<94> l<6:1> el<6:31>
n<> u<96> t<Package_or_generate_item_declaration> p<97> c<95> l<6:1> el<6:31>
n<> u<97> t<Module_or_generate_item_declaration> p<98> c<96> l<6:1> el<6:31>
n<> u<98> t<Module_common_item> p<99> c<97> l<6:1> el<6:31>
n<> u<99> t<Module_or_generate_item> p<100> c<98> l<6:1> el<6:31>
n<> u<100> t<Non_port_module_item> p<148> c<99> s<146> l<6:1> el<6:31>
n<c0> u<101> t<StringConst> p<102> l<7:8> el<7:10>
n<> u<102> t<Ps_or_hierarchical_identifier> p<105> c<101> s<104> l<7:8> el<7:10>
n<> u<103> t<Constant_bit_select> p<104> l<7:11> el<7:11>
n<> u<104> t<Constant_select> p<105> c<103> l<7:11> el<7:11>
n<> u<105> t<Net_lvalue> p<141> c<102> s<140> l<7:8> el<7:10>
n<rand_i> u<106> t<StringConst> p<138> s<137> l<7:13> el<7:19>
n<> u<107> t<Bit_select> p<137> s<136> l<7:19> el<7:19>
n<1> u<108> t<IntConst> p<109> l<7:20> el<7:21>
n<> u<109> t<Primary_literal> p<110> c<108> l<7:20> el<7:21>
n<> u<110> t<Primary> p<111> c<109> l<7:20> el<7:21>
n<> u<111> t<Expression> p<123> c<110> s<122> l<7:20> el<7:21>
n<> u<112> t<Dollar_keyword> p<119> s<113> l<7:22> el<7:23>
n<bits> u<113> t<StringConst> p<119> s<118> l<7:23> el<7:27>
n<sheet_t> u<114> t<StringConst> p<115> l<7:28> el<7:35>
n<> u<115> t<Primary_literal> p<116> c<114> l<7:28> el<7:35>
n<> u<116> t<Primary> p<117> c<115> l<7:28> el<7:35>
n<> u<117> t<Expression> p<118> c<116> l<7:28> el<7:35>
n<> u<118> t<List_of_arguments> p<119> c<117> l<7:28> el<7:35>
n<> u<119> t<Complex_func_call> p<120> c<112> l<7:22> el<7:36>
n<> u<120> t<Primary> p<121> c<119> l<7:22> el<7:36>
n<> u<121> t<Expression> p<123> c<120> l<7:22> el<7:36>
n<> u<122> t<BinOp_Mult> p<123> s<121> l<7:21> el<7:22>
n<> u<123> t<Expression> p<135> c<111> s<124> l<7:20> el<7:36>
n<> u<124> t<IncPartSelectOp> p<135> s<134> l<7:36> el<7:38>
n<> u<125> t<Dollar_keyword> p<132> s<126> l<7:38> el<7:39>
n<bits> u<126> t<StringConst> p<132> s<131> l<7:39> el<7:43>
n<sheet_t> u<127> t<StringConst> p<128> l<7:44> el<7:51>
n<> u<128> t<Primary_literal> p<129> c<127> l<7:44> el<7:51>
n<> u<129> t<Primary> p<130> c<128> l<7:44> el<7:51>
n<> u<130> t<Expression> p<131> c<129> l<7:44> el<7:51>
n<> u<131> t<List_of_arguments> p<132> c<130> l<7:44> el<7:51>
n<> u<132> t<Subroutine_call> p<133> c<125> l<7:38> el<7:52>
n<> u<133> t<Constant_primary> p<134> c<132> l<7:38> el<7:52>
n<> u<134> t<Constant_expression> p<135> c<133> l<7:38> el<7:52>
n<> u<135> t<Indexed_range> p<136> c<123> l<7:20> el<7:52>
n<> u<136> t<Part_select_range> p<137> c<135> l<7:20> el<7:52>
n<> u<137> t<Select> p<138> c<107> l<7:19> el<7:53>
n<> u<138> t<Complex_func_call> p<139> c<106> l<7:13> el<7:53>
n<> u<139> t<Primary> p<140> c<138> l<7:13> el<7:53>
n<> u<140> t<Expression> p<141> c<139> l<7:13> el<7:53>
n<> u<141> t<Net_assignment> p<142> c<105> l<7:8> el<7:53>
n<> u<142> t<List_of_net_assignments> p<143> c<141> l<7:8> el<7:53>
n<> u<143> t<Continuous_assign> p<144> c<142> l<7:1> el<7:54>
n<> u<144> t<Module_common_item> p<145> c<143> l<7:1> el<7:54>
n<> u<145> t<Module_or_generate_item> p<146> c<144> l<7:1> el<7:54>
n<> u<146> t<Non_port_module_item> p<148> c<145> s<147> l<7:1> el<7:54>
n<> u<147> t<ENDMODULE> p<148> l<9:1> el<9:10>
n<> u<148> t<Module_declaration> p<149> c<36> l<2:1> el<9:10>
n<> u<149> t<Description> p<150> c<148> l<2:1> el<9:10>
n<> u<150> t<Source_text> p<151> c<149> l<2:1> el<9:10>
n<> u<151> t<Top_level_rule> c<1> l<2:1> el<11:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecBits/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecBits/dut.sv:2:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/TypespecBits/dut.sv:2:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              28
cont_assign                                            1
design                                                 1
indexed_part_select                                    1
int_typespec                                           2
logic_net                                              3
logic_typespec                                         6
logic_var                                              1
module_inst                                            5
operation                                              4
packed_array_typespec                                  1
param_assign                                           2
parameter                                              2
port                                                   2
range                                                 11
ref_obj                                                8
ref_typespec                                          10
sys_func_call                                          3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              28
cont_assign                                            2
design                                                 1
indexed_part_select                                    2
int_typespec                                           2
logic_net                                              3
logic_typespec                                         6
logic_var                                              1
module_inst                                            5
operation                                              5
packed_array_typespec                                  1
param_assign                                           2
parameter                                              2
port                                                   3
range                                                 11
ref_obj                                               12
ref_typespec                                          11
sys_func_call                                          5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.W), line:2:28, endln:2:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@top.W)
      |vpiParent:
      \_parameter: (work@top.W), line:2:28, endln:2:29
      |vpiFullName:work@top.W
      |vpiActual:
      \_int_typespec: , line:2:24, endln:2:27
    |vpiSigned:1
    |vpiName:W
    |vpiFullName:work@top.W
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_constant: , line:2:32, endln:2:33
      |vpiParent:
      \_param_assign: , line:2:28, endln:2:33
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:32, endln:2:33
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:24, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.W), line:2:28, endln:2:29
  |vpiTypedef:
  \_logic_typespec: (sheet_t), line:4:9, endln:4:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:sheet_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_range: , line:4:20, endln:4:25
      |vpiParent:
      \_logic_typespec: (sheet_t), line:4:9, endln:4:30
      |vpiLeftRange:
      \_constant: , line:4:21, endln:4:22
        |vpiParent:
        \_range: , line:4:20, endln:4:25
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:4:23, endln:4:24
        |vpiParent:
        \_range: , line:4:20, endln:4:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:4:25, endln:4:30
      |vpiParent:
      \_logic_typespec: (sheet_t), line:4:9, endln:4:30
      |vpiLeftRange:
      \_ref_obj: (work@top.sheet_t.W), line:4:26, endln:4:27
        |vpiParent:
        \_range: , line:4:25, endln:4:30
        |vpiName:W
        |vpiFullName:work@top.sheet_t.W
        |vpiActual:
        \_parameter: (work@top.W), line:2:28, endln:2:29
      |vpiRightRange:
      \_constant: , line:4:28, endln:4:29
        |vpiParent:
        \_range: , line:4:25, endln:4:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:rand_i
    |vpiFullName:work@top.rand_i
  |vpiNet:
  \_logic_net: (work@top.c0), line:6:28, endln:6:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c0)
      |vpiParent:
      \_logic_net: (work@top.c0), line:6:28, endln:6:30
      |vpiFullName:work@top.c0
      |vpiActual:
      \_logic_typespec: , line:6:1, endln:6:27
    |vpiName:c0
    |vpiFullName:work@top.c0
    |vpiNetType:36
  |vpiPort:
  \_port: (rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:rand_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.rand_i.rand_i), line:2:49, endln:2:55
      |vpiParent:
      \_port: (rand_i), line:2:49, endln:2:55
      |vpiName:rand_i
      |vpiFullName:work@top.rand_i.rand_i
      |vpiActual:
      \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
    |vpiTypedef:
    \_ref_typespec: (work@top.rand_i)
      |vpiParent:
      \_port: (rand_i), line:2:49, endln:2:55
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_logic_typespec: , line:2:42, endln:2:48
  |vpiContAssign:
  \_cont_assign: , line:7:8, endln:7:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_indexed_part_select: rand_i (work@top.rand_i), line:7:20, endln:7:52
      |vpiParent:
      \_cont_assign: , line:7:8, endln:7:53
      |vpiName:rand_i
      |vpiFullName:work@top.rand_i
      |vpiDefName:rand_i
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:7:20, endln:7:36
        |vpiParent:
        \_indexed_part_select: rand_i (work@top.rand_i), line:7:20, endln:7:52
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:7:20, endln:7:21
          |vpiParent:
          \_operation: , line:7:20, endln:7:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_sys_func_call: ($bits), line:7:22, endln:7:36
          |vpiParent:
          \_operation: , line:7:20, endln:7:36
          |vpiArgument:
          \_ref_obj: (work@top.rand_i.sheet_t), line:7:28, endln:7:35
            |vpiParent:
            \_sys_func_call: ($bits), line:7:22, endln:7:36
            |vpiName:sheet_t
            |vpiFullName:work@top.rand_i.sheet_t
          |vpiName:$bits
      |vpiWidthExpr:
      \_sys_func_call: ($bits), line:7:38, endln:7:52
        |vpiParent:
        \_indexed_part_select: rand_i (work@top.rand_i), line:7:20, endln:7:52
        |vpiArgument:
        \_ref_obj: (work@top.rand_i.sheet_t), line:7:44, endln:7:51
          |vpiParent:
          \_sys_func_call: ($bits), line:7:38, endln:7:52
          |vpiName:sheet_t
          |vpiFullName:work@top.rand_i.sheet_t
        |vpiName:$bits
    |vpiLhs:
    \_ref_obj: (work@top.c0), line:7:8, endln:7:10
      |vpiParent:
      \_cont_assign: , line:7:8, endln:7:53
      |vpiName:c0
      |vpiFullName:work@top.c0
      |vpiActual:
      \_logic_net: (work@top.c0), line:6:28, endln:6:30
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.c0), line:6:28, endln:6:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c0)
      |vpiParent:
      \_logic_var: (work@top.c0), line:6:28, endln:6:30
      |vpiFullName:work@top.c0
      |vpiActual:
      \_logic_typespec: , line:6:1, endln:6:27
    |vpiName:c0
    |vpiFullName:work@top.c0
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.W), line:2:28, endln:2:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@top.W)
      |vpiParent:
      \_parameter: (work@top.W), line:2:28, endln:2:29
      |vpiFullName:work@top.W
      |vpiActual:
      \_int_typespec: , line:2:24, endln:2:27
    |vpiSigned:1
    |vpiName:W
    |vpiFullName:work@top.W
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_constant: , line:2:32, endln:2:33
      |vpiParent:
      \_param_assign: , line:2:28, endln:2:33
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:32, endln:2:33
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:24, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.W), line:2:28, endln:2:29
  |vpiTypedef:
  \_logic_typespec: (sheet_t), line:4:9, endln:4:30
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@top.rand_i)
      |vpiParent:
      \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_logic_typespec: , line:2:42, endln:2:48
    |vpiName:rand_i
    |vpiFullName:work@top.rand_i
  |vpiTopModule:1
  |vpiPort:
  \_port: (rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:rand_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.rand_i), line:2:49, endln:2:55
      |vpiParent:
      \_port: (rand_i), line:2:49, endln:2:55
      |vpiName:rand_i
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
    |vpiTypedef:
    \_ref_typespec: (work@top.rand_i)
      |vpiParent:
      \_port: (rand_i), line:2:49, endln:2:55
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_logic_typespec: , line:2:42, endln:2:48
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
  |vpiContAssign:
  \_cont_assign: , line:7:8, endln:7:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_indexed_part_select: rand_i (work@top.rand_i), line:7:20, endln:7:52
      |vpiParent:
      \_cont_assign: , line:7:8, endln:7:53
      |vpiName:rand_i
      |vpiFullName:work@top.rand_i
      |vpiDefName:rand_i
      |vpiActual:
      \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_constant: , line:7:20, endln:7:36
        |vpiDecompile:25
        |vpiSize:64
        |INT:25
        |vpiConstType:7
      |vpiWidthExpr:
      \_constant: , line:7:38, endln:7:52
        |vpiDecompile:25
        |vpiSize:64
        |UINT:25
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.c0), line:7:8, endln:7:10
      |vpiParent:
      \_cont_assign: , line:7:8, endln:7:53
      |vpiName:c0
      |vpiFullName:work@top.c0
      |vpiActual:
      \_logic_var: (work@top.c0), line:6:28, endln:6:30
\_weaklyReferenced:
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_parameter: (work@top.W), line:2:28, endln:2:29
  |vpiSigned:1
\_logic_typespec: , line:2:42, endln:2:48
  |vpiRange:
  \_range: , line:2:42, endln:2:48
    |vpiParent:
    \_logic_typespec: , line:2:42, endln:2:48
    |vpiLeftRange:
    \_constant: , line:2:43, endln:2:45
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:46, endln:2:47
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:42, endln:2:48
  |vpiParent:
  \_logic_net: (work@top.rand_i), line:2:49, endln:2:55
  |vpiRange:
  \_range: , line:2:42, endln:2:48
    |vpiParent:
    \_logic_typespec: , line:2:42, endln:2:48
    |vpiLeftRange:
    \_constant: , line:2:43, endln:2:45
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:46, endln:2:47
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:1, endln:6:27
  |vpiRange:
  \_range: , line:6:7, endln:6:27
    |vpiParent:
    \_logic_typespec: , line:6:1, endln:6:27
    |vpiLeftRange:
    \_constant: , line:6:8, endln:6:22
      |vpiParent:
      \_range: , line:6:7, endln:6:27
      |vpiDecompile:24
      |vpiSize:64
      |INT:24
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:25, endln:6:26
      |vpiParent:
      \_range: , line:6:7, endln:6:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:42, endln:2:48
  |vpiRange:
  \_range: , line:2:42, endln:2:48
    |vpiParent:
    \_logic_typespec: , line:2:42, endln:2:48
    |vpiLeftRange:
    \_constant: , line:2:43, endln:2:45
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:46, endln:2:47
      |vpiParent:
      \_range: , line:2:42, endln:2:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:1, endln:6:27
  |vpiRange:
  \_range: , line:6:7, endln:6:27
    |vpiParent:
    \_logic_typespec: , line:6:1, endln:6:27
    |vpiLeftRange:
    \_operation: , line:6:8, endln:6:24
      |vpiParent:
      \_range: , line:6:7, endln:6:27
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($bits), line:6:8, endln:6:22
        |vpiParent:
        \_operation: , line:6:8, endln:6:24
        |vpiArgument:
        \_ref_obj: (sheet_t), line:6:14, endln:6:21
          |vpiParent:
          \_sys_func_call: ($bits), line:6:8, endln:6:22
          |vpiName:sheet_t
        |vpiName:$bits
      |vpiOperand:
      \_constant: , line:6:23, endln:6:24
        |vpiParent:
        \_operation: , line:6:8, endln:6:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:25, endln:6:26
      |vpiParent:
      \_range: , line:6:7, endln:6:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:24, endln:2:27
  |vpiParent:
  \_ref_typespec: (work@top.W)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypespecBits/dut.sv | ${SURELOG_DIR}/build/regression/TypespecBits/roundtrip/dut_000.sv | 2 | 9 |
============================== End RoundTrip Results ==============================
