// Seed: 1409079439
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_2.id_2 = 0;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_4 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input supply0 _id_0,
    input tri0 id_1,
    input supply0 id_2
);
  logic [id_0 : 1] id_4 = id_0;
  wire id_5;
  assign id_4 = !id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wire id_5,
    input wor id_6
    , id_9,
    output wand id_7
);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
