Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_DDR.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_DDR --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_DDR: "Transforming system: KBandIPsubPro_DDR"
Info: KBandIPsubPro_DDR: "Naming system components in system: KBandIPsubPro_DDR"
Info: KBandIPsubPro_DDR: "Processing generation queue"
Info: KBandIPsubPro_DDR: "Generating: KBandIPsubPro_DDR"
Info: KBandIPsubPro_DDR: "Generating: KBandIPsubPro_DDR_altera_avalon_mm_bridge_191_45tnyma"
Info: KBandIPsubPro_DDR: Done "KBandIPsubPro_DDR" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
