// Seed: 2887012518
module module_0 (
    input wand id_0,
    inout supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    output wire id_8,
    input wand id_9
);
  assign id_8 = 1;
  wire id_11, id_12;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output wand id_3,
    output wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10
);
  supply1 id_12 = id_2;
  wire id_13;
  and primCall (id_3, id_12, id_2, id_10, id_0, id_7, id_13);
  wire module_1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_12,
      id_9,
      id_4,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.type_17 = 0;
endmodule
