LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY Lab2Q2 IS
		PORT (a, b, c, d : IN STD_LOGIC;
					f, g : OUT STD_LOGIC);
END Lab2Q2;
ARCHITECTURE LogicFunc OF Lab2Q1 IS
BEGIN
		f <= (a AND c)) OR
					((NOT a) AND (NOT c)) OR 
					(b AND d) OR
					((NOT b) AND (NOT d);
		g <= (a OR (NOT c)) AND
					(a OR b OR (NOT d)) AND
					(b OR (NOT c) OR (NOT d));
END LogicFunc;