--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238867 paths analyzed, 2156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.350ns.
--------------------------------------------------------------------------------
Slack:                  6.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.312ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.B1      net (fanout=5)        1.093   Mmux__n0655153
    SLICE_X19Y32.B       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655204
    SLICE_X19Y32.A3      net (fanout=1)        0.564   Mmux__n0655203
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655205
                                                       M_score_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.312ns (2.856ns logic, 10.456ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  6.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A4      net (fanout=15)       1.447   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A       Tilo                  0.259   N140
                                                       Mmux__n06554021_SW0
    SLICE_X19Y30.D2      net (fanout=1)        0.944   N140
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (2.549ns logic, 10.580ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.079ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.602 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.B1      net (fanout=5)        1.093   Mmux__n0655153
    SLICE_X19Y32.B       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655204
    SLICE_X19Y32.A3      net (fanout=1)        0.564   Mmux__n0655203
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655205
                                                       M_score_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.079ns (2.951ns logic, 10.128ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_5_2 (FF)
  Destination:          M_score_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.069ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.602 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_5_2 to M_score_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AMUX     Tshcko                0.518   M_mycounter_q_2_5
                                                       M_mycounter_q_5_2
    SLICE_X5Y25.A2       net (fanout=13)       1.820   M_mycounter_q_5_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.B1      net (fanout=5)        1.093   Mmux__n0655153
    SLICE_X19Y32.B       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655204
    SLICE_X19Y32.A3      net (fanout=1)        0.564   Mmux__n0655203
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655205
                                                       M_score_q_3
    -------------------------------------------------  ---------------------------
    Total                                     13.069ns (2.944ns logic, 10.125ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C5      net (fanout=15)       1.045   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C       Tilo                  0.259   _n1909_inv3
                                                       Mmux__n065554
    SLICE_X16Y31.B3      net (fanout=1)        1.558   Mmux__n065554
    SLICE_X16Y31.B       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065558
    SLICE_X16Y31.A5      net (fanout=1)        0.247   Mmux__n065558
    SLICE_X16Y31.A       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065559
    SLICE_X15Y30.AX      net (fanout=1)        0.497   _n0655[0]
    SLICE_X15Y30.CLK     Tdick                 0.114   M_score_q_0_1
                                                       M_score_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (2.592ns logic, 10.485ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.896ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.690 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A4      net (fanout=15)       1.447   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A       Tilo                  0.259   N140
                                                       Mmux__n06554021_SW0
    SLICE_X19Y30.D2      net (fanout=1)        0.944   N140
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.896ns (2.644ns logic, 10.252ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_5_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.886ns (Levels of Logic = 8)
  Clock Path Skew:      -0.046ns (0.690 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_5_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AMUX     Tshcko                0.518   M_mycounter_q_2_5
                                                       M_mycounter_q_5_2
    SLICE_X5Y25.A2       net (fanout=13)       1.820   M_mycounter_q_5_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A4      net (fanout=15)       1.447   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y30.A       Tilo                  0.259   N140
                                                       Mmux__n06554021_SW0
    SLICE_X19Y30.D2      net (fanout=1)        0.944   N140
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.886ns (2.637ns logic, 10.249ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.844ns (Levels of Logic = 8)
  Clock Path Skew:      -0.049ns (0.688 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C5      net (fanout=15)       1.045   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C       Tilo                  0.259   _n1909_inv3
                                                       Mmux__n065554
    SLICE_X16Y31.B3      net (fanout=1)        1.558   Mmux__n065554
    SLICE_X16Y31.B       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065558
    SLICE_X16Y31.A5      net (fanout=1)        0.247   Mmux__n065558
    SLICE_X16Y31.A       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065559
    SLICE_X15Y30.AX      net (fanout=1)        0.497   _n0655[0]
    SLICE_X15Y30.CLK     Tdick                 0.114   M_score_q_0_1
                                                       M_score_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.844ns (2.687ns logic, 10.157ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  7.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_5_2 (FF)
  Destination:          M_score_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.834ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_5_2 to M_score_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AMUX     Tshcko                0.518   M_mycounter_q_2_5
                                                       M_mycounter_q_5_2
    SLICE_X5Y25.A2       net (fanout=13)       1.820   M_mycounter_q_5_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C5      net (fanout=15)       1.045   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C       Tilo                  0.259   _n1909_inv3
                                                       Mmux__n065554
    SLICE_X16Y31.B3      net (fanout=1)        1.558   Mmux__n065554
    SLICE_X16Y31.B       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065558
    SLICE_X16Y31.A5      net (fanout=1)        0.247   Mmux__n065558
    SLICE_X16Y31.A       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065559
    SLICE_X15Y30.AX      net (fanout=1)        0.497   _n0655[0]
    SLICE_X15Y30.CLK     Tdick                 0.114   M_score_q_0_1
                                                       M_score_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.834ns (2.680ns logic, 10.154ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  7.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.766ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X18Y32.C4      net (fanout=4)        0.594   Mmux__n0655152
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655356
                                                       M_score_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.766ns (2.823ns logic, 9.943ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.761ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.D3      net (fanout=5)        0.963   Mmux__n0655153
    SLICE_X19Y32.D       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655255
    SLICE_X19Y32.C6      net (fanout=1)        0.143   Mmux__n0655254
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655256
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.761ns (2.856ns logic, 9.905ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.739ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X19Y32.C4      net (fanout=4)        0.543   Mmux__n0655152
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655256
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.739ns (2.847ns logic, 9.892ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.699ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X17Y33.C2      net (fanout=15)       0.745   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X17Y33.C       Tilo                  0.259   N409
                                                       Mmux__n0655103
    SLICE_X19Y30.D4      net (fanout=1)        1.216   Mmux__n0655102
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (2.549ns logic, 10.150ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  7.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.691ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.D3      net (fanout=15)       0.392   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.D       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n06551031
    SLICE_X20Y31.CX      net (fanout=6)        1.313   Mmux__n0655103
    SLICE_X20Y31.CMUX    Tcxc                  0.182   _n1909_inv2
                                                       Mmux__n06551541_SW3
    SLICE_X18Y32.B5      net (fanout=1)        0.921   N356
    SLICE_X18Y32.B       Tilo                  0.235   M_score_q[6]
                                                       Mmux__n0655305
    SLICE_X18Y32.A5      net (fanout=1)        0.196   Mmux__n0655304
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655306
                                                       M_score_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.691ns (2.731ns logic, 9.960ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.664ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X18Y32.D3      net (fanout=5)        0.914   Mmux__n0655153
    SLICE_X18Y32.D       Tilo                  0.235   M_score_q[6]
                                                       Mmux__n0655355
    SLICE_X18Y32.C6      net (fanout=1)        0.143   Mmux__n0655354
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655356
                                                       M_score_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.664ns (2.808ns logic, 9.856ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.631ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X17Y36.D3      net (fanout=15)       0.635   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X17Y36.D       Tilo                  0.259   Mmux__n06554012
                                                       Mmux__n065540121
    SLICE_X19Y30.D3      net (fanout=2)        1.258   Mmux__n06554012
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.631ns (2.549ns logic, 10.082ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.603ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X16Y31.C5      net (fanout=4)        0.441   Mmux__n0655152
    SLICE_X16Y31.CLK     Tas                   0.339   M_score_q[2]
                                                       Mmux__n0655157
                                                       M_score_q_2
    -------------------------------------------------  ---------------------------
    Total                                     12.603ns (2.813ns logic, 9.790ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.587ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X17Y36.A1      net (fanout=4)        1.501   Sh31682
    SLICE_X17Y36.A       Tilo                  0.259   Mmux__n06554012
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o_SW0_SW0
    SLICE_X17Y34.D5      net (fanout=2)        0.863   N248
    SLICE_X17Y34.D       Tilo                  0.259   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o
    SLICE_X18Y29.D6      net (fanout=9)        1.065   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o
    SLICE_X18Y29.D       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655373
    SLICE_X18Y29.B1      net (fanout=1)        0.543   Mmux__n0655373
    SLICE_X18Y29.B       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655102
    SLICE_X18Y29.A4      net (fanout=1)        0.492   Mmux__n0655101
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.587ns (2.510ns logic, 10.077ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  7.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X17Y36.A1      net (fanout=4)        1.501   Sh31682
    SLICE_X17Y36.A       Tilo                  0.259   Mmux__n06554012
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o_SW0_SW0
    SLICE_X17Y36.B6      net (fanout=2)        0.151   N248
    SLICE_X17Y36.B       Tilo                  0.259   Mmux__n06554012
                                                       M_detector4_out6111
    SLICE_X21Y32.D3      net (fanout=7)        1.598   M_detector4_out611
    SLICE_X21Y32.D       Tilo                  0.259   M_detector4_out63
                                                       M_detector4_out631
    SLICE_X19Y31.C2      net (fanout=2)        1.209   M_detector4_out63
    SLICE_X19Y31.C       Tilo                  0.259   M_score_q[7]
                                                       _n1909_inv4
    SLICE_X19Y32.CE      net (fanout=6)        0.597   _n1909_inv
    SLICE_X19Y32.CLK     Tceck                 0.408   M_score_q[4]
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.591ns (2.646ns logic, 9.945ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  7.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.561ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X17Y36.A1      net (fanout=4)        1.501   Sh31682
    SLICE_X17Y36.A       Tilo                  0.259   Mmux__n06554012
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o_SW0_SW0
    SLICE_X17Y36.B6      net (fanout=2)        0.151   N248
    SLICE_X17Y36.B       Tilo                  0.259   Mmux__n06554012
                                                       M_detector4_out6111
    SLICE_X21Y32.D3      net (fanout=7)        1.598   M_detector4_out611
    SLICE_X21Y32.D       Tilo                  0.259   M_detector4_out63
                                                       M_detector4_out631
    SLICE_X19Y31.C2      net (fanout=2)        1.209   M_detector4_out63
    SLICE_X19Y31.C       Tilo                  0.259   M_score_q[7]
                                                       _n1909_inv4
    SLICE_X15Y30.CE      net (fanout=6)        0.610   _n1909_inv
    SLICE_X15Y30.CLK     Tceck                 0.365   M_score_q_0_1
                                                       M_score_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.561ns (2.603ns logic, 9.958ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.533ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.602 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X18Y32.C4      net (fanout=4)        0.594   Mmux__n0655152
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655356
                                                       M_score_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.533ns (2.918ns logic, 9.615ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.528ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.602 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.D3      net (fanout=5)        0.963   Mmux__n0655153
    SLICE_X19Y32.D       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655255
    SLICE_X19Y32.C6      net (fanout=1)        0.143   Mmux__n0655254
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655256
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.528ns (2.951ns logic, 9.577ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  7.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.551ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C5      net (fanout=15)       1.045   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X21Y35.C       Tilo                  0.259   _n1909_inv3
                                                       Mmux__n065554
    SLICE_X16Y31.B3      net (fanout=1)        1.558   Mmux__n065554
    SLICE_X16Y31.B       Tilo                  0.254   M_score_q[2]
                                                       Mmux__n065558
    SLICE_X16Y31.A5      net (fanout=1)        0.247   Mmux__n065558
    SLICE_X16Y31.CLK     Tas                   0.339   M_score_q[2]
                                                       Mmux__n065559
                                                       M_score_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.551ns (2.563ns logic, 9.988ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_5_2 (FF)
  Destination:          M_score_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.523ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.602 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_5_2 to M_score_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AMUX     Tshcko                0.518   M_mycounter_q_2_5
                                                       M_mycounter_q_5_2
    SLICE_X5Y25.A2       net (fanout=13)       1.820   M_mycounter_q_5_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X18Y32.C4      net (fanout=4)        0.594   Mmux__n0655152
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655356
                                                       M_score_q_6
    -------------------------------------------------  ---------------------------
    Total                                     12.523ns (2.911ns logic, 9.612ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_4 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.549ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_4 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.CQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_4
    SLICE_X3Y27.D5       net (fanout=13)       2.680   M_mycounter_q_3_4
    SLICE_X3Y27.D        Tilo                  0.259   Mmux_M_display_cr201
                                                       Mmux_M_display_cr2011
    SLICE_X11Y30.C4      net (fanout=7)        1.447   Mmux_M_display_cr201
    SLICE_X11Y30.C       Tilo                  0.259   M_mysong_song11[1375]_M_mysong_song11[1375]_OR_1934_o8
                                                       Sh646934
    SLICE_X11Y30.A2      net (fanout=4)        0.561   Sh64693
    SLICE_X11Y30.A       Tilo                  0.259   M_mysong_song11[1375]_M_mysong_song11[1375]_OR_1934_o8
                                                       M_mysong_song11[1375]_M_mysong_song11[1375]_OR_1935_o21_SW0
    SLICE_X11Y30.B5      net (fanout=1)        0.440   N226
    SLICE_X11Y30.B       Tilo                  0.259   M_mysong_song11[1375]_M_mysong_song11[1375]_OR_1934_o8
                                                       M_mysong_song11[1375]_M_mysong_song11[1375]_OR_1936_o_SW0
    SLICE_X17Y34.B1      net (fanout=5)        1.782   N153
    SLICE_X17Y34.B       Tilo                  0.259   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o
                                                       Mmux__n0655372_SW2
    SLICE_X17Y34.A2      net (fanout=1)        1.198   N220
    SLICE_X17Y34.A       Tilo                  0.259   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o
                                                       Mmux__n0655372
    SLICE_X18Y29.A2      net (fanout=2)        1.413   Mmux__n0655372
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (2.304ns logic, 10.245ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  7.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_5_2 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.602 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_5_2 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.AMUX     Tshcko                0.518   M_mycounter_q_2_5
                                                       M_mycounter_q_5_2
    SLICE_X5Y25.A2       net (fanout=13)       1.820   M_mycounter_q_5_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B4      net (fanout=15)       0.498   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y34.B       Tilo                  0.254   Mmux__n0655103
                                                       Mmux__n0655531
    SLICE_X17Y30.D1      net (fanout=5)        1.163   Mmux__n065553
    SLICE_X17Y30.D       Tilo                  0.259   Mmux__n0655153
                                                       Mmux__n06551531
    SLICE_X19Y32.D3      net (fanout=5)        0.963   Mmux__n0655153
    SLICE_X19Y32.D       Tilo                  0.259   M_score_q[4]
                                                       Mmux__n0655255
    SLICE_X19Y32.C6      net (fanout=1)        0.143   Mmux__n0655254
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655256
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (2.944ns logic, 9.574ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  7.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.540ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.690 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X16Y36.B5      net (fanout=4)        1.173   Sh31682
    SLICE_X16Y36.B       Tilo                  0.254   Mmux__n06551521
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1939_o_SW0
    SLICE_X16Y36.A5      net (fanout=2)        0.254   N10
    SLICE_X16Y36.A       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06555111
    SLICE_X21Y30.A1      net (fanout=9)        1.681   Mmux__n0655511
    SLICE_X21Y30.A       Tilo                  0.259   N140
                                                       Mmux__n06554021_SW0
    SLICE_X19Y30.D2      net (fanout=1)        0.944   N140
    SLICE_X19Y30.D       Tilo                  0.259   Mmux__n0655105
                                                       Mmux__n0655104
    SLICE_X18Y29.A6      net (fanout=1)        0.327   Mmux__n0655105
    SLICE_X18Y29.A       Tilo                  0.235   M_score_q_1_1
                                                       Mmux__n0655105
    SLICE_X16Y31.BX      net (fanout=1)        0.724   _n0655[1]
    SLICE_X16Y31.CLK     Tdick                 0.085   M_score_q[2]
                                                       M_score_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.540ns (2.548ns logic, 9.992ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.548ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X17Y36.A1      net (fanout=4)        1.501   Sh31682
    SLICE_X17Y36.A       Tilo                  0.259   Mmux__n06554012
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1938_o_SW0_SW0
    SLICE_X17Y36.B6      net (fanout=2)        0.151   N248
    SLICE_X17Y36.B       Tilo                  0.259   Mmux__n06554012
                                                       M_detector4_out6111
    SLICE_X21Y32.D3      net (fanout=7)        1.598   M_detector4_out611
    SLICE_X21Y32.D       Tilo                  0.259   M_detector4_out63
                                                       M_detector4_out631
    SLICE_X19Y31.C2      net (fanout=2)        1.209   M_detector4_out63
    SLICE_X19Y31.C       Tilo                  0.259   M_score_q[7]
                                                       _n1909_inv4
    SLICE_X19Y32.CE      net (fanout=6)        0.597   _n1909_inv
    SLICE_X19Y32.CLK     Tceck                 0.365   M_score_q[4]
                                                       M_score_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.548ns (2.603ns logic, 9.945ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_4_1 (FF)
  Destination:          M_score_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.506ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.602 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_4_1 to M_score_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_mycounter_q_7_1
                                                       M_mycounter_q_4_1
    SLICE_X5Y25.A4       net (fanout=14)       1.823   M_mycounter_q_4_1
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X19Y32.C4      net (fanout=4)        0.543   Mmux__n0655152
    SLICE_X19Y32.CLK     Tas                   0.373   M_score_q[4]
                                                       Mmux__n0655256
                                                       M_score_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.506ns (2.942ns logic, 9.564ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  7.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_mycounter_q_3_2 (FF)
  Destination:          M_score_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.538ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_mycounter_q_3_2 to M_score_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_mycounter_q_3_5
                                                       M_mycounter_q_3_2
    SLICE_X5Y25.A6       net (fanout=16)       2.151   M_mycounter_q_3_2
    SLICE_X5Y25.A        Tilo                  0.259   n0406[25:0][6]
                                                       Mmux_M_display2_cr59421
    SLICE_X12Y40.B6      net (fanout=9)        1.985   Mmux_M_display2_cr5942
    SLICE_X12Y40.B       Tilo                  0.254   Sh31684
                                                       Sh316824
    SLICE_X11Y41.B6      net (fanout=2)        0.753   Sh316824
    SLICE_X11Y41.B       Tilo                  0.259   display2/c[0]
                                                       Sh316827
    SLICE_X12Y40.C2      net (fanout=4)        1.210   Sh31682
    SLICE_X12Y40.C       Tilo                  0.255   Sh31684
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o_SW0
    SLICE_X16Y34.A4      net (fanout=1)        1.039   N37
    SLICE_X16Y34.A       Tilo                  0.254   Mmux__n0655103
                                                       M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D5      net (fanout=15)       0.647   M_mysong_song12[1375]_M_mysong_song12[1375]_OR_1940_o
    SLICE_X16Y36.D       Tilo                  0.254   Mmux__n06551521
                                                       Mmux__n06551521
    SLICE_X16Y32.A4      net (fanout=1)        1.017   Mmux__n06551521
    SLICE_X16Y32.A       Tilo                  0.254   Mmux__n0655152
                                                       Mmux__n06551522_SW0
    SLICE_X16Y32.C1      net (fanout=2)        0.547   N244
    SLICE_X16Y32.C       Tilo                  0.255   Mmux__n0655152
                                                       Mmux__n06551523
    SLICE_X18Y32.A6      net (fanout=4)        0.366   Mmux__n0655152
    SLICE_X18Y32.CLK     Tas                   0.349   M_score_q[6]
                                                       Mmux__n0655306
                                                       M_score_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.538ns (2.823ns logic, 9.715ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: cond_center/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: songandspeed/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: cond0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: songandspeed/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: songandspeed/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond2/M_sync_out/CLK
  Logical resource: cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond6/M_sync_out/CLK
  Logical resource: cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond6/M_sync_out/CLK
  Logical resource: cond5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cond6/M_sync_out/CLK
  Logical resource: cond6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[3]/CLK
  Logical resource: cond1/M_ctr_q_0/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[3]/CLK
  Logical resource: cond1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[3]/CLK
  Logical resource: cond1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[3]/CLK
  Logical resource: cond1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[7]/CLK
  Logical resource: cond1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[7]/CLK
  Logical resource: cond1/M_ctr_q_5/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[7]/CLK
  Logical resource: cond1/M_ctr_q_6/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[7]/CLK
  Logical resource: cond1/M_ctr_q_7/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[11]/CLK
  Logical resource: cond1/M_ctr_q_8/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[11]/CLK
  Logical resource: cond1/M_ctr_q_9/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[11]/CLK
  Logical resource: cond1/M_ctr_q_10/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[11]/CLK
  Logical resource: cond1/M_ctr_q_11/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[15]/CLK
  Logical resource: cond1/M_ctr_q_12/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[15]/CLK
  Logical resource: cond1/M_ctr_q_13/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[15]/CLK
  Logical resource: cond1/M_ctr_q_14/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[15]/CLK
  Logical resource: cond1/M_ctr_q_15/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[19]/CLK
  Logical resource: cond1/M_ctr_q_16/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cond1/M_ctr_q[19]/CLK
  Logical resource: cond1/M_ctr_q_17/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.350|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 238867 paths, 0 nets, and 4048 connections

Design statistics:
   Minimum period:  13.350ns{1}   (Maximum frequency:  74.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 11 13:20:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



