#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001ca12dc4020 .scope module, "mux3" "mux3" 2 41;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 8 "y";
P_000001ca12e6c6b0 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000001000>;
o000001ca12e9a2f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ca12e8ac50_0 .net "d0", 7 0, o000001ca12e9a2f8;  0 drivers
o000001ca12e9a328 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ca12e8acf0_0 .net "d1", 7 0, o000001ca12e9a328;  0 drivers
o000001ca12e9a358 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ca12e890d0_0 .net "d2", 7 0, o000001ca12e9a358;  0 drivers
o000001ca12e9a388 .functor BUFZ 2, C4<zz>; HiZ drive
v000001ca12e8a1b0_0 .net "s", 1 0, o000001ca12e9a388;  0 drivers
v000001ca12e89cb0_0 .var "y", 7 0;
E_000001ca12e6c4b0 .event anyedge, v000001ca12e8a1b0_0, v000001ca12e8ac50_0, v000001ca12e8acf0_0, v000001ca12e890d0_0;
S_000001ca12dc41b0 .scope module, "testbench1" "testbench1" 3 12;
 .timescale 0 0;
P_000001ca12d8d210 .param/l "REGBITS" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001ca12d8d248 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v000001ca12f022e0_0 .net "adr", 7 0, L_000001ca12efe960;  1 drivers
v000001ca12f01f20_0 .var "clk", 0 0;
v000001ca12f01020_0 .net "kraj", 0 0, v000001ca12f01840_0;  1 drivers
v000001ca12f00c60_0 .net "memdata", 7 0, v000001ca12f01660_0;  1 drivers
v000001ca12f01ac0_0 .net "memread", 0 0, v000001ca12e8a6b0_0;  1 drivers
v000001ca12f00e40_0 .net "memwrite", 0 0, v000001ca12e8abb0_0;  1 drivers
v000001ca12f010c0_0 .var "reset", 0 0;
o000001ca12e9e3d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ca12f01de0_0 .net "writedata", 7 0, o000001ca12e9e3d8;  0 drivers
E_000001ca12e6cdf0 .event negedge, v000001ca12e7a200_0;
S_000001ca12dc4340 .scope module, "dut" "mips" 3 21, 4 38 0, S_000001ca12dc41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "adr";
    .port_info 6 /OUTPUT 8 "writedata";
P_000001ca12d8c590 .param/l "REGBITS" 0 4 38, +C4<00000000000000000000000000000011>;
P_000001ca12d8c5c8 .param/l "WIDTH" 0 4 38, +C4<00000000000000000000000000001000>;
v000001ca12efe060_0 .net "adr", 7 0, L_000001ca12efe960;  alias, 1 drivers
v000001ca12efdb60_0 .net "adrend", 1 0, v000001ca12e89e90_0;  1 drivers
v000001ca12efcee0_0 .net "adrsrc", 1 0, v000001ca12e8ab10_0;  1 drivers
v000001ca12efe100_0 .net "alucontrol", 2 0, v000001ca12e89850_0;  1 drivers
v000001ca12efdc00_0 .net "alusrca", 1 0, v000001ca12e88f90_0;  1 drivers
v000001ca12efd020_0 .net "alusrcb", 1 0, v000001ca12e8aa70_0;  1 drivers
v000001ca12efd0c0_0 .net "bckAB", 0 0, v000001ca12e8a7f0_0;  1 drivers
v000001ca12efd160_0 .net "carry", 0 0, v000001ca12ef01a0_0;  1 drivers
v000001ca12efc620_0 .net "clk", 0 0, v000001ca12f01f20_0;  1 drivers
v000001ca12efe1a0_0 .net "funct", 2 0, L_000001ca12f018e0;  1 drivers
v000001ca12efd200_0 .net "instr", 31 0, L_000001ca12f01700;  1 drivers
v000001ca12efc4e0_0 .net "iord", 0 0, v000001ca12e88e50_0;  1 drivers
v000001ca12efdd40_0 .net "irwrite", 3 0, v000001ca12e89b70_0;  1 drivers
v000001ca12efdde0_0 .net "ldAB", 0 0, v000001ca12e89c10_0;  1 drivers
v000001ca12efcbc0_0 .net "ldBB", 0 0, v000001ca12e8a390_0;  1 drivers
v000001ca12efd3e0_0 .net "memdata", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12efd700_0 .net "memread", 0 0, v000001ca12e8a6b0_0;  alias, 1 drivers
v000001ca12efd480_0 .net "memtoreg", 0 0, v000001ca12e8a430_0;  1 drivers
v000001ca12efd2a0_0 .net "memwrite", 0 0, v000001ca12e8abb0_0;  alias, 1 drivers
v000001ca12efe240_0 .net "op", 5 0, L_000001ca12f00ee0;  1 drivers
v000001ca12efc760_0 .net "pcen", 0 0, L_000001ca12e7e550;  1 drivers
v000001ca12efd340_0 .net "pcsrc", 1 0, v000001ca12e8a570_0;  1 drivers
v000001ca12efd520_0 .net "regdst", 0 0, v000001ca12e89030_0;  1 drivers
v000001ca12efd5c0_0 .net "regwrite", 0 0, v000001ca12e89170_0;  1 drivers
v000001ca12efd660_0 .net "reset", 0 0, v000001ca12f010c0_0;  1 drivers
v000001ca12efd7a0_0 .net "shiftsrc", 2 0, v000001ca12e8a890_0;  1 drivers
v000001ca12efd840_0 .net "stekSRC", 1 0, v000001ca12e789a0_0;  1 drivers
v000001ca12f01d40_0 .net "writedata", 7 0, o000001ca12e9e3d8;  alias, 0 drivers
v000001ca12f01a20_0 .net "zero", 0 0, L_000001ca12eff360;  1 drivers
L_000001ca12f00ee0 .part L_000001ca12f01700, 26, 6;
L_000001ca12f018e0 .part L_000001ca12f01700, 21, 3;
S_000001ca12ddc400 .scope module, "cont" "controller" 4 55, 5 10 0, S_000001ca12dc4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "memtoreg";
    .port_info 8 /OUTPUT 1 "iord";
    .port_info 9 /OUTPUT 1 "bckAB";
    .port_info 10 /OUTPUT 1 "pcen";
    .port_info 11 /OUTPUT 1 "regwrite";
    .port_info 12 /OUTPUT 1 "regdst";
    .port_info 13 /OUTPUT 1 "ldAB";
    .port_info 14 /OUTPUT 1 "ldBB";
    .port_info 15 /OUTPUT 2 "adrend";
    .port_info 16 /OUTPUT 2 "adrsrc";
    .port_info 17 /OUTPUT 2 "pcsrc";
    .port_info 18 /OUTPUT 2 "alusrca";
    .port_info 19 /OUTPUT 2 "alusrcb";
    .port_info 20 /OUTPUT 2 "stekSRC";
    .port_info 21 /OUTPUT 3 "shiftsrc";
    .port_info 22 /OUTPUT 3 "alucontrol";
    .port_info 23 /OUTPUT 4 "irwrite";
L_000001ca12e7e400 .functor AND 1, L_000001ca12f00f80, L_000001ca12eff360, C4<1>, C4<1>;
L_000001ca12e7e4e0 .functor OR 1, v000001ca12e8a610_0, L_000001ca12e7e400, C4<0>, C4<0>;
L_000001ca12e7e240 .functor AND 1, L_000001ca12f01200, L_000001ca12f01520, C4<1>, C4<1>;
L_000001ca12e7e550 .functor OR 1, L_000001ca12e7e4e0, L_000001ca12e7e240, C4<0>, C4<0>;
v000001ca12e798a0_0 .net *"_ivl_1", 0 0, L_000001ca12f00f80;  1 drivers
L_000001ca12f02418 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca12df94d0_0 .net *"_ivl_11", 30 0, L_000001ca12f02418;  1 drivers
L_000001ca12f02460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca12df87b0_0 .net/2u *"_ivl_12", 31 0, L_000001ca12f02460;  1 drivers
v000001ca12eea810_0 .net *"_ivl_14", 0 0, L_000001ca12f01520;  1 drivers
v000001ca12eeb490_0 .net *"_ivl_16", 0 0, L_000001ca12e7e240;  1 drivers
v000001ca12eebfd0_0 .net *"_ivl_2", 0 0, L_000001ca12e7e400;  1 drivers
v000001ca12eea590_0 .net *"_ivl_4", 0 0, L_000001ca12e7e4e0;  1 drivers
v000001ca12eebc10_0 .net *"_ivl_7", 0 0, L_000001ca12f01200;  1 drivers
v000001ca12eeaf90_0 .net *"_ivl_8", 31 0, L_000001ca12f012a0;  1 drivers
v000001ca12eea8b0_0 .net "adrend", 1 0, v000001ca12e89e90_0;  alias, 1 drivers
v000001ca12eea950_0 .net "adrsrc", 1 0, v000001ca12e8ab10_0;  alias, 1 drivers
v000001ca12eec1b0_0 .net "alucontrol", 2 0, v000001ca12e89850_0;  alias, 1 drivers
v000001ca12eea450_0 .net "aluop", 1 0, v000001ca12e89a30_0;  1 drivers
v000001ca12eeb7b0_0 .net "alusrca", 1 0, v000001ca12e88f90_0;  alias, 1 drivers
v000001ca12eeaa90_0 .net "alusrcb", 1 0, v000001ca12e8aa70_0;  alias, 1 drivers
v000001ca12eec110_0 .net "bckAB", 0 0, v000001ca12e8a7f0_0;  alias, 1 drivers
v000001ca12eec250_0 .net "branch", 1 0, v000001ca12e89ad0_0;  1 drivers
v000001ca12eebb70_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12eea3b0_0 .net "funct", 2 0, L_000001ca12f018e0;  alias, 1 drivers
v000001ca12eeb990_0 .net "iord", 0 0, v000001ca12e88e50_0;  alias, 1 drivers
v000001ca12eeb670_0 .net "irwrite", 3 0, v000001ca12e89b70_0;  alias, 1 drivers
v000001ca12eeba30_0 .net "ldAB", 0 0, v000001ca12e89c10_0;  alias, 1 drivers
v000001ca12eea9f0_0 .net "ldBB", 0 0, v000001ca12e8a390_0;  alias, 1 drivers
v000001ca12eeb8f0_0 .net "memread", 0 0, v000001ca12e8a6b0_0;  alias, 1 drivers
v000001ca12eea4f0_0 .net "memtoreg", 0 0, v000001ca12e8a430_0;  alias, 1 drivers
v000001ca12eeb710_0 .net "memwrite", 0 0, v000001ca12e8abb0_0;  alias, 1 drivers
v000001ca12eeaef0_0 .net "op", 5 0, L_000001ca12f00ee0;  alias, 1 drivers
v000001ca12eeab30_0 .net "pcen", 0 0, L_000001ca12e7e550;  alias, 1 drivers
v000001ca12eeabd0_0 .net "pcsrc", 1 0, v000001ca12e8a570_0;  alias, 1 drivers
v000001ca12eea630_0 .net "pcwrite", 0 0, v000001ca12e8a610_0;  1 drivers
v000001ca12eeb530_0 .net "regdst", 0 0, v000001ca12e89030_0;  alias, 1 drivers
v000001ca12eeb2b0_0 .net "regwrite", 0 0, v000001ca12e89170_0;  alias, 1 drivers
v000001ca12eebdf0_0 .net "reset", 0 0, v000001ca12f010c0_0;  alias, 1 drivers
v000001ca12eebd50_0 .net "shiftsrc", 2 0, v000001ca12e8a890_0;  alias, 1 drivers
v000001ca12eeac70_0 .net "state", 5 0, v000001ca12e79580_0;  1 drivers
v000001ca12eebe90_0 .net "stekSRC", 1 0, v000001ca12e789a0_0;  alias, 1 drivers
v000001ca12eeb850_0 .net "zero", 0 0, L_000001ca12eff360;  alias, 1 drivers
L_000001ca12f00f80 .part v000001ca12e89ad0_0, 0, 1;
L_000001ca12f01200 .part v000001ca12e89ad0_0, 1, 1;
L_000001ca12f012a0 .concat [ 1 31 0 0], L_000001ca12eff360, L_000001ca12f02418;
L_000001ca12f01520 .cmp/eq 32, L_000001ca12f012a0, L_000001ca12f02460;
S_000001ca12ddc720 .scope module, "ac" "aludec" 5 34, 6 10 0, S_000001ca12ddc400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001ca12e89850_0 .var "alucontrol", 2 0;
v000001ca12e895d0_0 .net "aluop", 1 0, v000001ca12e89a30_0;  alias, 1 drivers
v000001ca12e89990_0 .net "funct", 5 0, L_000001ca12f00ee0;  alias, 1 drivers
E_000001ca12e6cf70 .event anyedge, v000001ca12e895d0_0, v000001ca12e89990_0;
S_000001ca12ddae80 .scope module, "outputlog" "outputlogic" 5 28, 7 10 0, S_000001ca12ddc400;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "state";
    .port_info 1 /OUTPUT 1 "memread";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "iord";
    .port_info 5 /OUTPUT 1 "bckAB";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "ldAB";
    .port_info 9 /OUTPUT 1 "ldBB";
    .port_info 10 /OUTPUT 2 "adrend";
    .port_info 11 /OUTPUT 2 "adrsrc";
    .port_info 12 /OUTPUT 2 "pcsrc";
    .port_info 13 /OUTPUT 2 "alusrca";
    .port_info 14 /OUTPUT 2 "alusrcb";
    .port_info 15 /OUTPUT 2 "stekSRC";
    .port_info 16 /OUTPUT 4 "irwrite";
    .port_info 17 /OUTPUT 1 "pcwrite";
    .port_info 18 /OUTPUT 2 "aluop";
    .port_info 19 /OUTPUT 2 "branch";
    .port_info 20 /OUTPUT 3 "shiftsrc";
v000001ca12e89e90_0 .var "adrend", 1 0;
v000001ca12e8ab10_0 .var "adrsrc", 1 0;
v000001ca12e89a30_0 .var "aluop", 1 0;
v000001ca12e88f90_0 .var "alusrca", 1 0;
v000001ca12e8aa70_0 .var "alusrcb", 1 0;
v000001ca12e8a7f0_0 .var "bckAB", 0 0;
v000001ca12e89ad0_0 .var "branch", 1 0;
v000001ca12e88e50_0 .var "iord", 0 0;
v000001ca12e89b70_0 .var "irwrite", 3 0;
v000001ca12e89c10_0 .var "ldAB", 0 0;
v000001ca12e8a390_0 .var "ldBB", 0 0;
v000001ca12e8a6b0_0 .var "memread", 0 0;
v000001ca12e8a430_0 .var "memtoreg", 0 0;
v000001ca12e8abb0_0 .var "memwrite", 0 0;
v000001ca12e8a570_0 .var "pcsrc", 1 0;
v000001ca12e8a610_0 .var "pcwrite", 0 0;
v000001ca12e89030_0 .var "regdst", 0 0;
v000001ca12e89170_0 .var "regwrite", 0 0;
v000001ca12e8a890_0 .var "shiftsrc", 2 0;
v000001ca12e8a930_0 .net "state", 5 0, v000001ca12e79580_0;  alias, 1 drivers
v000001ca12e789a0_0 .var "stekSRC", 1 0;
E_000001ca12e6c1f0 .event anyedge, v000001ca12e8a930_0;
S_000001ca12ddb120 .scope module, "statelog" "statelogic" 5 26, 8 10 0, S_000001ca12ddc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 6 "state";
v000001ca12e7a200_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12e78a40_0 .net "funct", 2 0, L_000001ca12f018e0;  alias, 1 drivers
v000001ca12e78cc0_0 .var "nextstate", 5 0;
v000001ca12e78540_0 .net "op", 5 0, L_000001ca12f00ee0;  alias, 1 drivers
v000001ca12e79300_0 .net "reset", 0 0, v000001ca12f010c0_0;  alias, 1 drivers
v000001ca12e79580_0 .var "state", 5 0;
v000001ca12e79760_0 .net "zero", 0 0, L_000001ca12eff360;  alias, 1 drivers
E_000001ca12e6d830 .event posedge, v000001ca12e7a200_0;
S_000001ca12dd2f70 .scope module, "dp" "datapath" 4 59, 9 11 0, S_000001ca12dc4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /INPUT 1 "memtoreg";
    .port_info 4 /INPUT 1 "iord";
    .port_info 5 /INPUT 1 "bckAB";
    .port_info 6 /INPUT 1 "pcen";
    .port_info 7 /INPUT 1 "regwrite";
    .port_info 8 /INPUT 1 "regdst";
    .port_info 9 /INPUT 1 "ldAB";
    .port_info 10 /INPUT 1 "ldBB";
    .port_info 11 /INPUT 2 "adrend";
    .port_info 12 /INPUT 2 "adrsrc";
    .port_info 13 /INPUT 2 "pcsrc";
    .port_info 14 /INPUT 2 "alusrca";
    .port_info 15 /INPUT 2 "alusrcb";
    .port_info 16 /INPUT 2 "stekSRC";
    .port_info 17 /INPUT 4 "irwrite";
    .port_info 18 /INPUT 3 "shiftsrc";
    .port_info 19 /INPUT 3 "alucontrol";
    .port_info 20 /OUTPUT 1 "zero";
    .port_info 21 /OUTPUT 1 "carry";
    .port_info 22 /OUTPUT 32 "instr";
    .port_info 23 /OUTPUT 8 "adr";
    .port_info 24 /OUTPUT 8 "writedata";
P_000001ca12d8cf10 .param/l "REGBITS" 0 9 11, +C4<00000000000000000000000000000011>;
P_000001ca12d8cf48 .param/l "WIDTH" 0 9 11, +C4<00000000000000000000000000001000>;
L_000001ca12e7e710 .functor AND 1, v000001ca12e89c10_0, L_000001ca12eff040, C4<1>, C4<1>;
v000001ca12efa430_0 .var "CONST_ONE", 7 0;
v000001ca12efae30_0 .var "CONST_ZERO", 7 0;
v000001ca12efbd30_0 .net *"_ivl_3", 4 0, L_000001ca12f01c00;  1 drivers
L_000001ca12f02a90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ca12efb650_0 .net/2u *"_ivl_56", 1 0, L_000001ca12f02a90;  1 drivers
v000001ca12efabb0_0 .net *"_ivl_58", 0 0, L_000001ca12eff040;  1 drivers
v000001ca12efbdd0_0 .net "acumulatorAB", 7 0, v000001ca12eef840_0;  1 drivers
v000001ca12efbe70_0 .net "acumulatorBB", 7 0, v000001ca12eef8e0_0;  1 drivers
v000001ca12efb010_0 .net "adr", 7 0, L_000001ca12efe960;  alias, 1 drivers
v000001ca12efbfb0_0 .net "adrend", 1 0, v000001ca12e89e90_0;  alias, 1 drivers
v000001ca12efc230_0 .net "adrsrc", 1 0, v000001ca12e8ab10_0;  alias, 1 drivers
v000001ca12efa570_0 .net "alterAB", 7 0, L_000001ca12eff0e0;  1 drivers
v000001ca12efa6b0_0 .net "alucontrol", 2 0, v000001ca12e89850_0;  alias, 1 drivers
v000001ca12efb3d0_0 .net "aluout", 7 0, v000001ca12ef8630_0;  1 drivers
v000001ca12efb0b0_0 .net "aluresult", 7 0, v000001ca12eec5a0_0;  1 drivers
v000001ca12efb6f0_0 .net "alusrca", 1 0, v000001ca12e88f90_0;  alias, 1 drivers
v000001ca12efa9d0_0 .net "alusrcb", 1 0, v000001ca12e8aa70_0;  alias, 1 drivers
v000001ca12efac50_0 .net "backupAB", 7 0, v000001ca12eef7a0_0;  1 drivers
v000001ca12efa750_0 .net "bckAB", 0 0, v000001ca12e8a7f0_0;  alias, 1 drivers
v000001ca12efaa70_0 .net "carry", 0 0, v000001ca12ef01a0_0;  alias, 1 drivers
v000001ca12efab10_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12efacf0_0 .net "cout", 0 0, L_000001ca12f006c0;  1 drivers
v000001ca12efad90_0 .var "immx4", 7 0;
v000001ca12efb150_0 .net "incpc", 7 0, v000001ca12ef9210_0;  1 drivers
v000001ca12efb1f0_0 .net "instr", 31 0, L_000001ca12f01700;  alias, 1 drivers
v000001ca12efb290_0 .net "instrValue", 7 0, L_000001ca12e7d8a0;  1 drivers
v000001ca12efb330_0 .net "iord", 0 0, v000001ca12e88e50_0;  alias, 1 drivers
v000001ca12efb470_0 .net "irwrite", 3 0, v000001ca12e89b70_0;  alias, 1 drivers
v000001ca12efb510_0 .net "ldAB", 0 0, v000001ca12e89c10_0;  alias, 1 drivers
v000001ca12efb790_0 .net "ldBB", 0 0, v000001ca12e8a390_0;  alias, 1 drivers
v000001ca12efb830_0 .net "ldcarry", 0 0, L_000001ca12e7e710;  1 drivers
v000001ca12efdac0_0 .net "memdata", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12efc580_0 .net "memtoreg", 0 0, v000001ca12e8a430_0;  alias, 1 drivers
v000001ca12efc6c0_0 .net "mxAB", 7 0, v000001ca12efa890_0;  1 drivers
v000001ca12efcb20_0 .net "mxBB", 7 0, v000001ca12efc0f0_0;  1 drivers
v000001ca12efdf20_0 .net "nextpc", 7 0, v000001ca12ef92b0_0;  1 drivers
v000001ca12efd8e0_0 .net "pc", 7 0, v000001ca12ef7730_0;  1 drivers
v000001ca12efe2e0_0 .net "pcen", 0 0, L_000001ca12e7e550;  alias, 1 drivers
v000001ca12efc440_0 .net "pcsrc", 1 0, v000001ca12e8a570_0;  alias, 1 drivers
v000001ca12efcc60_0 .net "ra1", 2 0, L_000001ca12f01e80;  1 drivers
v000001ca12efde80_0 .net "ra2", 2 0, L_000001ca12f013e0;  1 drivers
v000001ca12efcda0_0 .net "rd1", 7 0, L_000001ca12effcc0;  1 drivers
v000001ca12efdca0_0 .net "rd2", 7 0, L_000001ca12eff2c0;  1 drivers
v000001ca12efdfc0_0 .net "regdst", 0 0, v000001ca12e89030_0;  alias, 1 drivers
v000001ca12efc9e0_0 .net "regwrite", 0 0, v000001ca12e89170_0;  alias, 1 drivers
v000001ca12efd980_0 .net "reset", 0 0, v000001ca12f010c0_0;  alias, 1 drivers
v000001ca12efc800_0 .net "shiftAB", 7 0, v000001ca12ef9030_0;  1 drivers
v000001ca12efcd00_0 .net "shiftsrc", 2 0, v000001ca12e8a890_0;  alias, 1 drivers
v000001ca12efca80_0 .net "stekSRC", 1 0, v000001ca12e789a0_0;  alias, 1 drivers
v000001ca12efcf80_0 .net "stekVAL", 7 0, v000001ca12efc2d0_0;  1 drivers
v000001ca12efda20_0 .net "wa", 2 0, v000001ca12eef980_0;  1 drivers
v000001ca12efc8a0_0 .net "wd", 7 0, v000001ca12ef0a60_0;  1 drivers
v000001ca12efce40_0 .net "writedata", 7 0, o000001ca12e9e3d8;  alias, 0 drivers
v000001ca12efc940_0 .net "zero", 0 0, L_000001ca12eff360;  alias, 1 drivers
L_000001ca12f01e80 .part L_000001ca12f01700, 21, 3;
L_000001ca12f01c00 .part L_000001ca12f01700, 16, 5;
L_000001ca12f013e0 .part L_000001ca12f01c00, 0, 3;
L_000001ca12f015c0 .part v000001ca12e89b70_0, 0, 1;
L_000001ca12f01b60 .part v000001ca12e89b70_0, 1, 1;
L_000001ca12f01ca0 .part v000001ca12e89b70_0, 2, 1;
L_000001ca12f01fc0 .part v000001ca12e89b70_0, 3, 1;
L_000001ca12f01700 .concat8 [ 8 8 8 8], v000001ca12ef0600_0, v000001ca12ef1000_0, v000001ca12ef06a0_0, v000001ca12ef0ec0_0;
L_000001ca12f00bc0 .part L_000001ca12f01700, 8, 8;
L_000001ca12efefa0 .part L_000001ca12f01700, 16, 8;
L_000001ca12eff5e0 .part v000001ca12ef7730_0, 0, 6;
L_000001ca12efeb40 .part L_000001ca12e7d8a0, 2, 6;
L_000001ca12efe500 .part v000001ca12eef840_0, 2, 6;
L_000001ca12f00760 .part L_000001ca12e7d8a0, 0, 2;
L_000001ca12eff180 .part v000001ca12eef840_0, 0, 2;
L_000001ca12efe960 .concat8 [ 2 6 0 0], v000001ca12eef520_0, v000001ca12ef0920_0;
L_000001ca12eff220 .part v000001ca12e789a0_0, 1, 1;
L_000001ca12f00a80 .part L_000001ca12f01700, 16, 3;
L_000001ca12eff040 .cmp/eq 2, v000001ca12e88f90_0, L_000001ca12f02a90;
S_000001ca12dd1170 .scope module, "alunit" "alu" 9 72, 10 10 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "cout";
P_000001ca12e6d6f0 .param/l "WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
v000001ca12eee1c0_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eec6e0_0 .net "addresult", 7 0, L_000001ca12effe00;  1 drivers
v000001ca12eedcc0_0 .net "alucontrol", 2 0, v000001ca12e89850_0;  alias, 1 drivers
v000001ca12eece60_0 .net "andresult", 7 0, L_000001ca12e7de50;  1 drivers
v000001ca12eecf00_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
v000001ca12eed0e0_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12eeca00_0 .net "cout", 0 0, L_000001ca12f006c0;  alias, 1 drivers
v000001ca12eec820_0 .net "decresult", 7 0, L_000001ca12eff720;  1 drivers
v000001ca12eecfa0_0 .net "incresult", 7 0, L_000001ca12effea0;  1 drivers
v000001ca12eed180_0 .net "notresult", 7 0, L_000001ca12e7e080;  1 drivers
v000001ca12eed360_0 .net "orresult", 7 0, L_000001ca12e7e6a0;  1 drivers
v000001ca12eed680_0 .net "result", 7 0, v000001ca12eec5a0_0;  alias, 1 drivers
v000001ca12eed720_0 .net "rs", 7 0, v000001ca12eed9a0_0;  1 drivers
v000001ca12eed7c0_0 .net "subresult", 7 0, L_000001ca12f00300;  1 drivers
v000001ca12eedc20_0 .net "xorresult", 7 0, L_000001ca12e7df30;  1 drivers
S_000001ca12dd1300 .scope module, "addblock" "adder" 10 24, 2 129 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "cout";
P_000001ca12e6de70 .param/l "WIDTH" 0 2 129, +C4<00000000000000000000000000001000>;
v000001ca12eead10_0 .net *"_ivl_0", 8 0, L_000001ca12f00120;  1 drivers
L_000001ca12f02b20 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000001ca12eec070_0 .net *"_ivl_10", 8 0, L_000001ca12f02b20;  1 drivers
L_000001ca12f02610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eeadb0_0 .net *"_ivl_3", 0 0, L_000001ca12f02610;  1 drivers
v000001ca12eebcb0_0 .net *"_ivl_4", 8 0, L_000001ca12efe460;  1 drivers
L_000001ca12f02658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eebf30_0 .net *"_ivl_7", 0 0, L_000001ca12f02658;  1 drivers
v000001ca12eeae50_0 .net *"_ivl_8", 8 0, L_000001ca12eff680;  1 drivers
v000001ca12eeb030_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eea6d0_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
L_000001ca12f026a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eeb0d0_0 .net "cin", 0 0, L_000001ca12f026a0;  1 drivers
v000001ca12eeb170_0 .net "cout", 0 0, L_000001ca12f006c0;  alias, 1 drivers
v000001ca12eea770_0 .net "tmp", 8 0, L_000001ca12efe640;  1 drivers
v000001ca12eeb210_0 .net "y", 7 0, L_000001ca12effe00;  alias, 1 drivers
L_000001ca12f00120 .concat [ 8 1 0 0], v000001ca12eef840_0, L_000001ca12f02610;
L_000001ca12efe460 .concat [ 8 1 0 0], v000001ca12eef8e0_0, L_000001ca12f02658;
L_000001ca12eff680 .arith/sum 9, L_000001ca12f00120, L_000001ca12efe460;
L_000001ca12efe640 .arith/sum 9, L_000001ca12eff680, L_000001ca12f02b20;
L_000001ca12effe00 .part L_000001ca12efe640, 0, 8;
L_000001ca12f006c0 .part L_000001ca12efe640, 8, 1;
S_000001ca12dcc1e0 .scope module, "andblock" "andN" 10 20, 2 101 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6df70 .param/l "WIDTH" 0 2 101, +C4<00000000000000000000000000001000>;
L_000001ca12e7de50 .functor AND 8, v000001ca12eef840_0, v000001ca12eef8e0_0, C4<11111111>, C4<11111111>;
v000001ca12eeb350_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eeb3f0_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
v000001ca12eeb5d0_0 .net "y", 7 0, L_000001ca12e7de50;  alias, 1 drivers
S_000001ca12dcc370 .scope module, "decblock" "dec" 10 26, 2 149 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6d2f0 .param/l "WIDTH" 0 2 149, +C4<00000000000000000000000000001000>;
L_000001ca12f02730 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ca12eebad0_0 .net/2u *"_ivl_0", 7 0, L_000001ca12f02730;  1 drivers
v000001ca12eed220_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eedf40_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
L_000001ca12f02778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eec3c0_0 .net "cin", 0 0, L_000001ca12f02778;  1 drivers
v000001ca12eed540_0 .net "y", 7 0, L_000001ca12eff720;  alias, 1 drivers
L_000001ca12eff720 .arith/sub 8, v000001ca12eef840_0, L_000001ca12f02730;
S_000001ca12dcc500 .scope module, "f1" "flop" 10 33, 2 16 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000001ca12e6d7b0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000001ca12eec500_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12eec8c0_0 .net "d", 7 0, v000001ca12eed9a0_0;  alias, 1 drivers
v000001ca12eec5a0_0 .var "q", 7 0;
S_000001ca12dcca50 .scope module, "incblock" "inc" 10 27, 2 157 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6d1f0 .param/l "WIDTH" 0 2 157, +C4<00000000000000000000000000001000>;
L_000001ca12f027c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ca12eee260_0 .net/2u *"_ivl_0", 7 0, L_000001ca12f027c0;  1 drivers
v000001ca12eeda40_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eed400_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
L_000001ca12f02808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eec960_0 .net "cin", 0 0, L_000001ca12f02808;  1 drivers
v000001ca12eed860_0 .net "y", 7 0, L_000001ca12effea0;  alias, 1 drivers
L_000001ca12effea0 .arith/sum 8, v000001ca12eef840_0, L_000001ca12f027c0;
S_000001ca12dccbe0 .scope module, "invblock" "inv" 10 23, 2 122 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_000001ca12e6db30 .param/l "WIDTH" 0 2 122, +C4<00000000000000000000000000001000>;
L_000001ca12e7e080 .functor NOT 8, v000001ca12eef840_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ca12eed2c0_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eedb80_0 .net "y", 7 0, L_000001ca12e7e080;  alias, 1 drivers
S_000001ca12eee560 .scope module, "orblock" "orN" 10 21, 2 108 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6dd70 .param/l "WIDTH" 0 2 108, +C4<00000000000000000000000000001000>;
L_000001ca12e7e6a0 .functor OR 8, v000001ca12eef840_0, v000001ca12eef8e0_0, C4<00000000>, C4<00000000>;
v000001ca12eed040_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eee120_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
v000001ca12eecaa0_0 .net "y", 7 0, L_000001ca12e7e6a0;  alias, 1 drivers
S_000001ca12eeed30 .scope module, "resultmux" "mux8" 10 29, 2 81 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 3 "s";
    .port_info 9 /OUTPUT 8 "y";
P_000001ca12e6dd30 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v000001ca12eed4a0_0 .net "d0", 7 0, L_000001ca12e7de50;  alias, 1 drivers
v000001ca12eee080_0 .net "d1", 7 0, L_000001ca12e7e6a0;  alias, 1 drivers
v000001ca12eed900_0 .net "d2", 7 0, L_000001ca12e7df30;  alias, 1 drivers
v000001ca12eec640_0 .net "d3", 7 0, L_000001ca12e7e080;  alias, 1 drivers
v000001ca12eec460_0 .net "d4", 7 0, L_000001ca12effe00;  alias, 1 drivers
v000001ca12eede00_0 .net "d5", 7 0, L_000001ca12f00300;  alias, 1 drivers
v000001ca12eecb40_0 .net "d6", 7 0, L_000001ca12eff720;  alias, 1 drivers
v000001ca12eedfe0_0 .net "d7", 7 0, L_000001ca12effea0;  alias, 1 drivers
v000001ca12eecdc0_0 .net "s", 2 0, v000001ca12e89850_0;  alias, 1 drivers
v000001ca12eed9a0_0 .var "y", 7 0;
E_000001ca12e6dcf0/0 .event anyedge, v000001ca12e89850_0, v000001ca12eeb5d0_0, v000001ca12eecaa0_0, v000001ca12eed900_0;
E_000001ca12e6dcf0/1 .event anyedge, v000001ca12eedb80_0, v000001ca12eeb210_0, v000001ca12eede00_0, v000001ca12eed540_0;
E_000001ca12e6dcf0/2 .event anyedge, v000001ca12eed860_0;
E_000001ca12e6dcf0 .event/or E_000001ca12e6dcf0/0, E_000001ca12e6dcf0/1, E_000001ca12e6dcf0/2;
S_000001ca12eee6f0 .scope module, "subblock" "sub" 10 25, 2 141 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6d3f0 .param/l "WIDTH" 0 2 141, +C4<00000000000000000000000000001000>;
v000001ca12eedae0_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eecbe0_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
L_000001ca12f026e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12eecd20_0 .net "cin", 0 0, L_000001ca12f026e8;  1 drivers
v000001ca12eec780_0 .net "y", 7 0, L_000001ca12f00300;  alias, 1 drivers
L_000001ca12f00300 .arith/sub 8, v000001ca12eef840_0, v000001ca12eef8e0_0;
S_000001ca12eee880 .scope module, "xorblock" "xorN" 10 22, 2 115 0, S_000001ca12dd1170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6d730 .param/l "WIDTH" 0 2 115, +C4<00000000000000000000000000001000>;
L_000001ca12e7df30 .functor XOR 8, v000001ca12eef840_0, v000001ca12eef8e0_0, C4<00000000>, C4<00000000>;
v000001ca12eed5e0_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12eedd60_0 .net "b", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
v000001ca12eecc80_0 .net "y", 7 0, L_000001ca12e7df30;  alias, 1 drivers
S_000001ca12eef1e0 .scope module, "b23" "buffer" 9 92, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "y";
P_000001ca12e6d8b0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000001>;
v000001ca12eedea0_0 .net "d0", 0 0, L_000001ca12f006c0;  alias, 1 drivers
v000001ca12ef0100_0 .net "s", 0 0, L_000001ca12e7e710;  alias, 1 drivers
v000001ca12ef01a0_0 .var "y", 0 0;
E_000001ca12e6d2b0 .event anyedge, v000001ca12ef0100_0, v000001ca12eeb170_0;
S_000001ca12eeeec0 .scope module, "b3" "buffer" 9 62, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6d8f0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001ca12ef0420_0 .net "d0", 7 0, v000001ca12efa890_0;  alias, 1 drivers
v000001ca12ef0240_0 .net "s", 0 0, v000001ca12e89c10_0;  alias, 1 drivers
v000001ca12eef840_0 .var "y", 7 0;
E_000001ca12e6d270 .event anyedge, v000001ca12e89c10_0, v000001ca12ef0420_0;
S_000001ca12eeea10 .scope module, "b4" "buffer" 9 69, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6dcb0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001ca12ef10a0_0 .net "d0", 7 0, v000001ca12efc0f0_0;  alias, 1 drivers
v000001ca12eef3e0_0 .net "s", 0 0, v000001ca12e8a390_0;  alias, 1 drivers
v000001ca12eef8e0_0 .var "y", 7 0;
E_000001ca12e6d7f0 .event anyedge, v000001ca12e8a390_0, v000001ca12ef10a0_0;
S_000001ca12eeeba0 .scope module, "b5" "buffer" 9 76, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6d370 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001ca12ef0380_0 .net "d0", 7 0, L_000001ca12e7d8a0;  alias, 1 drivers
v000001ca12ef0060_0 .net "s", 0 0, v000001ca12e89170_0;  alias, 1 drivers
v000001ca12ef0a60_0 .var "y", 7 0;
E_000001ca12e6ddb0 .event anyedge, v000001ca12e89170_0, v000001ca12ef0380_0;
S_000001ca12eef050 .scope module, "b6" "buffer" 9 77, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 3 "y";
P_000001ca12e6d3b0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000011>;
v000001ca12eef660_0 .net "d0", 2 0, L_000001ca12f00a80;  1 drivers
v000001ca12ef0e20_0 .net "s", 0 0, v000001ca12e89170_0;  alias, 1 drivers
v000001ca12eef980_0 .var "y", 2 0;
E_000001ca12e6d930 .event anyedge, v000001ca12e89170_0, v000001ca12eef660_0;
S_000001ca12eee3d0 .scope module, "b7" "buffer" 9 63, 2 165 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001ca12e6d9b0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001ca12ef02e0_0 .net "d0", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12ef0ba0_0 .net "s", 0 0, v000001ca12e8a7f0_0;  alias, 1 drivers
v000001ca12eef7a0_0 .var "y", 7 0;
E_000001ca12e6d470 .event anyedge, v000001ca12e8a7f0_0, v000001ca12eeb030_0;
S_000001ca12ef5d60 .scope module, "ir0" "flopen" 9 41, 2 24 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001ca12e6da70 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001ca12eefa20_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef04c0_0 .net "d", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12ef1140_0 .net "en", 0 0, L_000001ca12f015c0;  1 drivers
v000001ca12ef0600_0 .var "q", 7 0;
S_000001ca12ef5400 .scope module, "ir1" "flopen" 9 42, 2 24 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001ca12e6d4b0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001ca12ef0560_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12eefac0_0 .net "d", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12eeffc0_0 .net "en", 0 0, L_000001ca12f01b60;  1 drivers
v000001ca12ef1000_0 .var "q", 7 0;
S_000001ca12ef69e0 .scope module, "ir2" "flopen" 9 43, 2 24 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001ca12e6d9f0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001ca12eefb60_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12eef700_0 .net "d", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12eefc00_0 .net "en", 0 0, L_000001ca12f01ca0;  1 drivers
v000001ca12ef06a0_0 .var "q", 7 0;
S_000001ca12ef63a0 .scope module, "ir3" "flopen" 9 44, 2 24 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001ca12e6d870 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001ca12eefde0_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef0740_0 .net "d", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12ef11e0_0 .net "en", 0 0, L_000001ca12f01fc0;  1 drivers
v000001ca12ef0ec0_0 .var "q", 7 0;
S_000001ca12ef6530 .scope module, "m21" "mux2" 9 64, 2 57 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6d4f0 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
v000001ca12eefca0_0 .net "d0", 7 0, v000001ca12eef7a0_0;  alias, 1 drivers
v000001ca12ef0880_0 .net "d1", 7 0, v000001ca12efc2d0_0;  alias, 1 drivers
v000001ca12ef07e0_0 .net "s", 0 0, L_000001ca12eff220;  1 drivers
v000001ca12ef0c40_0 .net "y", 7 0, L_000001ca12eff0e0;  alias, 1 drivers
L_000001ca12eff0e0 .functor MUXZ 8, v000001ca12eef7a0_0, v000001ca12efc2d0_0, L_000001ca12eff220, C4<>;
S_000001ca12ef5590 .scope module, "mxADR1" "mux4" 9 56, 2 65 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "d0";
    .port_info 1 /INPUT 6 "d1";
    .port_info 2 /INPUT 6 "d2";
    .port_info 3 /INPUT 6 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 6 "y";
P_000001ca12e6dab0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000000110>;
v000001ca12eefd40_0 .net "d0", 5 0, L_000001ca12eff5e0;  1 drivers
v000001ca12eefe80_0 .net "d1", 5 0, L_000001ca12efeb40;  1 drivers
v000001ca12ef0f60_0 .net "d2", 5 0, L_000001ca12efe500;  1 drivers
L_000001ca12f02580 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001ca12eeff20_0 .net "d3", 5 0, L_000001ca12f02580;  1 drivers
v000001ca12eef480_0 .net "s", 1 0, v000001ca12e8ab10_0;  alias, 1 drivers
v000001ca12ef0920_0 .var "y", 5 0;
E_000001ca12e6d570/0 .event anyedge, v000001ca12e8ab10_0, v000001ca12eefd40_0, v000001ca12eefe80_0, v000001ca12ef0f60_0;
E_000001ca12e6d570/1 .event anyedge, v000001ca12eeff20_0;
E_000001ca12e6d570 .event/or E_000001ca12e6d570/0, E_000001ca12e6d570/1;
S_000001ca12ef66c0 .scope module, "mxADR2" "mux4" 9 57, 2 65 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 2 "d2";
    .port_info 3 /INPUT 2 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 2 "y";
P_000001ca12e6de30 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000000010>;
v000001ca12ef09c0_0 .net "d0", 1 0, v000001ca12e89e90_0;  alias, 1 drivers
v000001ca12ef0b00_0 .net "d1", 1 0, L_000001ca12f00760;  1 drivers
v000001ca12ef0ce0_0 .net "d2", 1 0, L_000001ca12eff180;  1 drivers
L_000001ca12f025c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ca12ef0d80_0 .net "d3", 1 0, L_000001ca12f025c8;  1 drivers
v000001ca12ef1280_0 .net "s", 1 0, v000001ca12e8ab10_0;  alias, 1 drivers
v000001ca12eef520_0 .var "y", 1 0;
E_000001ca12e6d5f0/0 .event anyedge, v000001ca12e8ab10_0, v000001ca12e89e90_0, v000001ca12ef0b00_0, v000001ca12ef0ce0_0;
E_000001ca12e6d5f0/1 .event anyedge, v000001ca12ef0d80_0;
E_000001ca12e6d5f0 .event/or E_000001ca12e6d5f0/0, E_000001ca12e6d5f0/1;
S_000001ca12ef7020 .scope module, "mxVALUE" "mux2" 9 47, 2 57 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6dbf0 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
L_000001ca12e7d8a0 .functor BUFT 8, L_000001ca12f00bc0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ca12eef5c0_0 .net "d0", 7 0, L_000001ca12f00bc0;  1 drivers
v000001ca12ef8090_0 .net "d1", 7 0, v000001ca12f01660_0;  alias, 1 drivers
L_000001ca12f024a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca12ef8b30_0 .net "s", 0 0, L_000001ca12f024a8;  1 drivers
v000001ca12ef7cd0_0 .net "y", 7 0, L_000001ca12e7d8a0;  alias, 1 drivers
S_000001ca12ef5ef0 .scope module, "pcCounter" "incen" 9 50, 2 177 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6dc30 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v000001ca12ef7910_0 .net "a", 7 0, v000001ca12ef7730_0;  alias, 1 drivers
L_000001ca12f024f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef75f0_0 .net "b", 7 0, L_000001ca12f024f0;  1 drivers
v000001ca12ef8d10_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef9210_0 .var "y", 7 0;
S_000001ca12ef71b0 .scope module, "pcmux" "mux4" 9 51, 2 65 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001ca12e6dc70 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000001ca12f02538 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef83b0_0 .net "d0", 7 0, L_000001ca12f02538;  1 drivers
v000001ca12ef7d70_0 .net "d1", 7 0, v000001ca12ef9210_0;  alias, 1 drivers
v000001ca12ef7690_0 .net "d2", 7 0, L_000001ca12efefa0;  1 drivers
v000001ca12ef8590_0 .net "d3", 7 0, v000001ca12efad90_0;  1 drivers
v000001ca12ef88b0_0 .net "s", 1 0, v000001ca12e8a570_0;  alias, 1 drivers
v000001ca12ef92b0_0 .var "y", 7 0;
E_000001ca12e6def0/0 .event anyedge, v000001ca12e8a570_0, v000001ca12ef83b0_0, v000001ca12ef9210_0, v000001ca12ef7690_0;
E_000001ca12e6def0/1 .event anyedge, v000001ca12ef8590_0;
E_000001ca12e6def0 .event/or E_000001ca12e6def0/0, E_000001ca12e6def0/1;
S_000001ca12ef6d00 .scope module, "pcreg" "flopenr" 9 53, 2 32 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000001ca12e6daf0 .param/l "WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
v000001ca12ef8c70_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef90d0_0 .net "d", 7 0, v000001ca12ef92b0_0;  alias, 1 drivers
v000001ca12ef8950_0 .net "en", 0 0, L_000001ca12e7e550;  alias, 1 drivers
v000001ca12ef7730_0 .var "q", 7 0;
v000001ca12ef79b0_0 .net "reset", 0 0, v000001ca12f010c0_0;  alias, 1 drivers
S_000001ca12ef6b70 .scope module, "resreg" "flop" 9 73, 2 16 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000001ca12e6d530 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000001ca12ef8f90_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef7410_0 .net "d", 7 0, v000001ca12eec5a0_0;  alias, 1 drivers
v000001ca12ef8630_0 .var "q", 7 0;
S_000001ca12ef6850 .scope module, "rf" "regfile" 9 78, 11 10 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_000001ca12d8c290 .param/l "REGBITS" 0 11 10, +C4<00000000000000000000000000000011>;
P_000001ca12d8c2c8 .param/l "WIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
v000001ca12ef7a50 .array "RAM", 0 7, 7 0;
L_000001ca12f02850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef7870_0 .net/2u *"_ivl_0", 2 0, L_000001ca12f02850;  1 drivers
L_000001ca12f028e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef89f0_0 .net/2u *"_ivl_10", 7 0, L_000001ca12f028e0;  1 drivers
L_000001ca12f02928 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef8450_0 .net/2u *"_ivl_14", 2 0, L_000001ca12f02928;  1 drivers
v000001ca12ef8db0_0 .net *"_ivl_16", 0 0, L_000001ca12efe5a0;  1 drivers
v000001ca12ef7c30_0 .net *"_ivl_18", 7 0, L_000001ca12efe820;  1 drivers
v000001ca12ef74b0_0 .net *"_ivl_2", 0 0, L_000001ca12efea00;  1 drivers
v000001ca12ef7ff0_0 .net *"_ivl_20", 4 0, L_000001ca12efff40;  1 drivers
L_000001ca12f02970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca12ef86d0_0 .net *"_ivl_23", 1 0, L_000001ca12f02970;  1 drivers
L_000001ca12f029b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ca12ef8ef0_0 .net/2u *"_ivl_24", 7 0, L_000001ca12f029b8;  1 drivers
v000001ca12ef8a90_0 .net *"_ivl_4", 7 0, L_000001ca12efebe0;  1 drivers
v000001ca12ef77d0_0 .net *"_ivl_6", 4 0, L_000001ca12eff4a0;  1 drivers
L_000001ca12f02898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca12ef7e10_0 .net *"_ivl_9", 1 0, L_000001ca12f02898;  1 drivers
v000001ca12ef7af0_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef8bd0_0 .var/i "i", 31 0;
v000001ca12ef7f50_0 .net "ra1", 2 0, L_000001ca12f01e80;  alias, 1 drivers
v000001ca12ef8310_0 .net "ra2", 2 0, L_000001ca12f013e0;  alias, 1 drivers
v000001ca12ef8130_0 .net "rd1", 7 0, L_000001ca12effcc0;  alias, 1 drivers
v000001ca12ef7eb0_0 .net "rd2", 7 0, L_000001ca12eff2c0;  alias, 1 drivers
v000001ca12ef8e50_0 .net "regwrite", 0 0, v000001ca12e89170_0;  alias, 1 drivers
v000001ca12ef7550_0 .net "wa", 2 0, v000001ca12eef980_0;  alias, 1 drivers
v000001ca12ef7b90_0 .net "wd", 7 0, v000001ca12ef0a60_0;  alias, 1 drivers
L_000001ca12efea00 .cmp/ne 3, L_000001ca12f01e80, L_000001ca12f02850;
L_000001ca12efebe0 .array/port v000001ca12ef7a50, L_000001ca12eff4a0;
L_000001ca12eff4a0 .concat [ 3 2 0 0], L_000001ca12f01e80, L_000001ca12f02898;
L_000001ca12effcc0 .functor MUXZ 8, L_000001ca12f028e0, L_000001ca12efebe0, L_000001ca12efea00, C4<>;
L_000001ca12efe5a0 .cmp/ne 3, L_000001ca12f013e0, L_000001ca12f02928;
L_000001ca12efe820 .array/port v000001ca12ef7a50, L_000001ca12efff40;
L_000001ca12efff40 .concat [ 3 2 0 0], L_000001ca12f013e0, L_000001ca12f02970;
L_000001ca12eff2c0 .functor MUXZ 8, L_000001ca12f029b8, L_000001ca12efe820, L_000001ca12efe5a0, C4<>;
S_000001ca12ef6e90 .scope module, "s1" "shift" 9 85, 2 188 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "con";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6d670 .param/l "WIDTH" 0 2 188, +C4<00000000000000000000000000001000>;
v000001ca12ef81d0_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12ef8270_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12ef84f0_0 .net "con", 2 0, v000001ca12e8a890_0;  alias, 1 drivers
v000001ca12ef9030_0 .var "y", 7 0;
S_000001ca12ef5720 .scope module, "s2" "stek" 9 82, 2 222 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 2 "con";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001ca12e6dff0 .param/l "WIDTH" 0 2 222, +C4<00000000000000000000000000001000>;
v000001ca12ef8770 .array "ARR", 0 7, 7 0;
v000001ca12ef8810_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12ef9170_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12efbb50_0 .net "con", 1 0, v000001ca12e789a0_0;  alias, 1 drivers
v000001ca12efa930_0 .var/i "i", 31 0;
v000001ca12efc2d0_0 .var "y", 7 0;
S_000001ca12ef6080 .scope module, "src1mux" "mux4" 9 61, 2 65 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001ca12e6e030 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001ca12efb8d0_0 .net "d0", 7 0, v000001ca12eef8e0_0;  alias, 1 drivers
v000001ca12efa4d0_0 .net "d1", 7 0, v000001ca12ef8630_0;  alias, 1 drivers
v000001ca12efbf10_0 .net "d2", 7 0, v000001ca12ef9030_0;  alias, 1 drivers
v000001ca12efb970_0 .net "d3", 7 0, L_000001ca12eff0e0;  alias, 1 drivers
v000001ca12efa7f0_0 .net "s", 1 0, v000001ca12e88f90_0;  alias, 1 drivers
v000001ca12efa890_0 .var "y", 7 0;
E_000001ca12e6d170/0 .event anyedge, v000001ca12e88f90_0, v000001ca12eea6d0_0, v000001ca12ef8630_0, v000001ca12ef9030_0;
E_000001ca12e6d170/1 .event anyedge, v000001ca12ef0c40_0;
E_000001ca12e6d170 .event/or E_000001ca12e6d170/0, E_000001ca12e6d170/1;
S_000001ca12ef58b0 .scope module, "src2mux" "mux4" 9 67, 2 65 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001ca12e6e070 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001ca12efba10_0 .net "d0", 7 0, L_000001ca12eff2c0;  alias, 1 drivers
v000001ca12efc050_0 .net "d1", 7 0, v000001ca12f01660_0;  alias, 1 drivers
v000001ca12efa610_0 .net "d2", 7 0, v000001ca12ef7730_0;  alias, 1 drivers
v000001ca12efb5b0_0 .net "d3", 7 0, L_000001ca12e7d8a0;  alias, 1 drivers
v000001ca12efbbf0_0 .net "s", 1 0, v000001ca12e8aa70_0;  alias, 1 drivers
v000001ca12efc0f0_0 .var "y", 7 0;
E_000001ca12e66fb0/0 .event anyedge, v000001ca12e8aa70_0, v000001ca12ef7eb0_0, v000001ca12ef04c0_0, v000001ca12ef7910_0;
E_000001ca12e66fb0/1 .event anyedge, v000001ca12ef0380_0;
E_000001ca12e66fb0 .event/or E_000001ca12e66fb0/0, E_000001ca12e66fb0/1;
S_000001ca12ef5a40 .scope module, "zd" "zerodetect" 9 88, 2 10 0, S_000001ca12dd2f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "y";
P_000001ca12e66370 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
v000001ca12efbc90_0 .net *"_ivl_0", 31 0, L_000001ca12efeaa0;  1 drivers
L_000001ca12f02a00 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca12efaf70_0 .net *"_ivl_3", 23 0, L_000001ca12f02a00;  1 drivers
L_000001ca12f02a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca12efaed0_0 .net/2u *"_ivl_4", 31 0, L_000001ca12f02a48;  1 drivers
v000001ca12efc190_0 .net "a", 7 0, v000001ca12eef840_0;  alias, 1 drivers
v000001ca12efbab0_0 .net "y", 0 0, L_000001ca12eff360;  alias, 1 drivers
L_000001ca12efeaa0 .concat [ 8 24 0 0], v000001ca12eef840_0, L_000001ca12f02a00;
L_000001ca12eff360 .cmp/eq 32, L_000001ca12efeaa0, L_000001ca12f02a48;
S_000001ca12ef5bd0 .scope module, "exmem" "exmemory" 3 25, 12 11 0, S_000001ca12dc41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memread";
    .port_info 2 /INPUT 1 "memwrite";
    .port_info 3 /INPUT 8 "adr";
    .port_info 4 /INPUT 8 "writedata";
    .port_info 5 /OUTPUT 8 "memdata";
    .port_info 6 /OUTPUT 1 "kraj";
P_000001ca12e6c1b0 .param/l "WIDTH" 0 12 11, +C4<00000000000000000000000000001000>;
L_000001ca12e7d830 .functor BUFZ 32, L_000001ca12efec80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca12f02100_0 .net *"_ivl_0", 31 0, L_000001ca12efec80;  1 drivers
v000001ca12f021a0_0 .net *"_ivl_3", 5 0, L_000001ca12eff400;  1 drivers
v000001ca12f01980_0 .net *"_ivl_4", 7 0, L_000001ca12eff540;  1 drivers
L_000001ca12f02ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca12f01340_0 .net *"_ivl_7", 1 0, L_000001ca12f02ad8;  1 drivers
v000001ca12f00d00_0 .net "adr", 7 0, L_000001ca12efe960;  alias, 1 drivers
v000001ca12f02240_0 .net "clk", 0 0, v000001ca12f01f20_0;  alias, 1 drivers
v000001ca12f01840_0 .var "kraj", 0 0;
v000001ca12f00da0 .array "mem", 0 63, 31 0;
v000001ca12f01660_0 .var "memdata", 7 0;
v000001ca12f01160_0 .net "memread", 0 0, v000001ca12e8a6b0_0;  alias, 1 drivers
v000001ca12f017a0_0 .net "memwrite", 0 0, v000001ca12e8abb0_0;  alias, 1 drivers
v000001ca12f01480_0 .net "word", 31 0, L_000001ca12e7d830;  1 drivers
v000001ca12f02060_0 .net "writedata", 7 0, o000001ca12e9e3d8;  alias, 0 drivers
L_000001ca12efec80 .array/port v000001ca12f00da0, L_000001ca12eff540;
L_000001ca12eff400 .part L_000001ca12efe960, 2, 6;
L_000001ca12eff540 .concat [ 6 2 0 0], L_000001ca12eff400, L_000001ca12f02ad8;
    .scope S_000001ca12dc4020;
T_0 ;
    %wait E_000001ca12e6c4b0;
    %load/vec4 v000001ca12e8a1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 1, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001ca12e8ac50_0;
    %store/vec4 v000001ca12e89cb0_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001ca12e8acf0_0;
    %store/vec4 v000001ca12e89cb0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ca12e890d0_0;
    %store/vec4 v000001ca12e89cb0_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ca12ddb120;
T_1 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12e79300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001ca12e79580_0, 0;
    %vpi_call 8 21 "$display", "State = FETCH1r" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ca12e78cc0_0;
    %assign/vec4 v000001ca12e79580_0, 0;
    %load/vec4 v000001ca12e79580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %vpi_call 8 47 "$display", "NEW STATE = UNKNOWN" {0 0 0};
    %jmp T_1.24;
T_1.2 ;
    %vpi_call 8 26 "$display", "NEW STATE = FETCH1" {0 0 0};
    %jmp T_1.24;
T_1.3 ;
    %vpi_call 8 27 "$display", "NEW STATE = FETCH2" {0 0 0};
    %jmp T_1.24;
T_1.4 ;
    %vpi_call 8 28 "$display", "NEW STATE = FETCH3" {0 0 0};
    %jmp T_1.24;
T_1.5 ;
    %vpi_call 8 29 "$display", "NEW STATE = FETCH4" {0 0 0};
    %jmp T_1.24;
T_1.6 ;
    %vpi_call 8 30 "$display", "NEW STATE = DEKODIRANJE OPERACIJE" {0 0 0};
    %jmp T_1.24;
T_1.7 ;
    %vpi_call 8 31 "$display", "NEW STATE = DEKODIRANJE ADRESE" {0 0 0};
    %jmp T_1.24;
T_1.8 ;
    %vpi_call 8 32 "$display", "NEW STATE = LOAD" {0 0 0};
    %jmp T_1.24;
T_1.9 ;
    %vpi_call 8 33 "$display", "NEW STATE = IMMED" {0 0 0};
    %jmp T_1.24;
T_1.10 ;
    %vpi_call 8 34 "$display", "NEW STATE = REGDIR" {0 0 0};
    %jmp T_1.24;
T_1.11 ;
    %vpi_call 8 35 "$display", "NEW STATE = MEMDIR" {0 0 0};
    %jmp T_1.24;
T_1.12 ;
    %vpi_call 8 36 "$display", "NEW STATE = PC REL" {0 0 0};
    %jmp T_1.24;
T_1.13 ;
    %vpi_call 8 37 "$display", "NEW STATE = ASR" {0 0 0};
    %jmp T_1.24;
T_1.14 ;
    %vpi_call 8 38 "$display", "NEW STATE = LSR" {0 0 0};
    %jmp T_1.24;
T_1.15 ;
    %vpi_call 8 39 "$display", "NEW STATE = ASL" {0 0 0};
    %jmp T_1.24;
T_1.16 ;
    %vpi_call 8 40 "$display", "NEW STATE = LSL" {0 0 0};
    %jmp T_1.24;
T_1.17 ;
    %vpi_call 8 41 "$display", "NEW STATE = JMP" {0 0 0};
    %jmp T_1.24;
T_1.18 ;
    %vpi_call 8 42 "$display", "NEW STATE = JMP IF ZERO" {0 0 0};
    %jmp T_1.24;
T_1.19 ;
    %vpi_call 8 43 "$display", "NEW STATE = JMP IF NOT ZERO" {0 0 0};
    %jmp T_1.24;
T_1.20 ;
    %vpi_call 8 44 "$display", "NEW STATE = POP" {0 0 0};
    %jmp T_1.24;
T_1.21 ;
    %vpi_call 8 45 "$display", "NEW STATE = PUSH" {0 0 0};
    %jmp T_1.24;
T_1.22 ;
    %vpi_call 8 46 "$display", "NEW STATE = END OF PROGRAM" {0 0 0};
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ca12ddb120;
T_2 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12e79580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.0 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.1 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.2 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.3 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.5 ;
    %load/vec4 v000001ca12e78540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_2.48, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.33 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.34 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.35 ;
    %load/vec4 v000001ca12e79760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %jmp T_2.58;
T_2.56 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.58;
T_2.58 ;
    %pop/vec4 1;
    %jmp T_2.55;
T_2.36 ;
    %load/vec4 v000001ca12e79760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.59, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.60, 6;
    %jmp T_2.61;
T_2.59 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.61;
T_2.61 ;
    %pop/vec4 1;
    %jmp T_2.55;
T_2.37 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.38 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.39 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.40 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.41 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.42 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.43 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.44 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.45 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.46 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.47 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.48 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.49 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.50 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.51 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.52 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.53 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.55;
T_2.55 ;
    %pop/vec4 1;
    %jmp T_2.32;
T_2.6 ;
    %load/vec4 v000001ca12e78a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.63, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.64, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.65, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.67;
T_2.62 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.67;
T_2.63 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.67;
T_2.64 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.67;
T_2.65 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.67;
T_2.67 ;
    %pop/vec4 1;
    %jmp T_2.32;
T_2.7 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.8 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.9 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.10 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.11 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.12 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.13 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.14 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.15 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.16 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.17 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.18 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.19 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.20 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.22 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.23 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.24 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.26 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.27 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.28 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.29 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.30 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ca12e78cc0_0, 0, 6;
    %jmp T_2.32;
T_2.32 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ca12ddae80;
T_3 ;
    %wait E_000001ca12e6c1f0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca12e89b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8a610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e89ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e89170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e89030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8abb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e89a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e8a570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e88e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8a430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e8ab10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e89e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ca12e8a890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca12e8a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca12e789a0_0, 0, 2;
    %load/vec4 v000001ca12e8a930_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ca12e89b70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %jmp T_3.30;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ca12e89b70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e89e90_0, 0, 2;
    %jmp T_3.30;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ca12e89b70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e89e90_0, 0, 2;
    %jmp T_3.30;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ca12e89b70_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e89e90_0, 0, 2;
    %jmp T_3.30;
T_3.4 ;
    %jmp T_3.30;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a7f0_0, 0, 1;
    %jmp T_3.30;
T_3.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %jmp T_3.30;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %jmp T_3.30;
T_3.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8ab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %jmp T_3.30;
T_3.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %jmp T_3.30;
T_3.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e89a30_0, 0, 2;
    %jmp T_3.30;
T_3.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e8ab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a6b0_0, 0, 1;
    %jmp T_3.30;
T_3.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8aa70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a390_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ca12e8a890_0, 0, 3;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ca12e8a890_0, 0, 3;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ca12e8a890_0, 0, 3;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ca12e8a890_0, 0, 3;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e8a570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a610_0, 0, 1;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e8a570_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e89ad0_0, 0, 2;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e8a570_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e89ad0_0, 0, 2;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e789a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e789a0_0, 0, 2;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89170_0, 0, 1;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e88f90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e89c10_0, 0, 1;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8abb0_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca12e8a570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca12e8a610_0, 0, 1;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ca12ddc720;
T_4 ;
    %wait E_000001ca12e6cf70;
    %load/vec4 v000001ca12e895d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v000001ca12e89990_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ca12e89850_0, 0, 3;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ca12ef5d60;
T_5 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ca12ef04c0_0;
    %assign/vec4 v000001ca12ef0600_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ca12ef5400;
T_6 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12eeffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001ca12eefac0_0;
    %assign/vec4 v000001ca12ef1000_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ca12ef69e0;
T_7 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12eefc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ca12eef700_0;
    %assign/vec4 v000001ca12ef06a0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ca12ef63a0;
T_8 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ca12ef0740_0;
    %assign/vec4 v000001ca12ef0ec0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ca12ef5ef0;
T_9 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef7910_0;
    %addi 1, 0, 8;
    %store/vec4 v000001ca12ef9210_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ca12ef71b0;
T_10 ;
    %wait E_000001ca12e6def0;
    %load/vec4 v000001ca12ef88b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001ca12ef83b0_0;
    %store/vec4 v000001ca12ef92b0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001ca12ef7d70_0;
    %store/vec4 v000001ca12ef92b0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001ca12ef7690_0;
    %store/vec4 v000001ca12ef92b0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000001ca12ef8590_0;
    %store/vec4 v000001ca12ef92b0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ca12ef6d00;
T_11 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca12ef7730_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ca12ef8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ca12ef90d0_0;
    %assign/vec4 v000001ca12ef7730_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ca12ef5590;
T_12 ;
    %wait E_000001ca12e6d570;
    %load/vec4 v000001ca12eef480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001ca12eefd40_0;
    %store/vec4 v000001ca12ef0920_0, 0, 6;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001ca12eefe80_0;
    %store/vec4 v000001ca12ef0920_0, 0, 6;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001ca12ef0f60_0;
    %store/vec4 v000001ca12ef0920_0, 0, 6;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001ca12eeff20_0;
    %store/vec4 v000001ca12ef0920_0, 0, 6;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ca12ef66c0;
T_13 ;
    %wait E_000001ca12e6d5f0;
    %load/vec4 v000001ca12ef1280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001ca12ef09c0_0;
    %store/vec4 v000001ca12eef520_0, 0, 2;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001ca12ef0b00_0;
    %store/vec4 v000001ca12eef520_0, 0, 2;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001ca12ef0ce0_0;
    %store/vec4 v000001ca12eef520_0, 0, 2;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v000001ca12ef0d80_0;
    %store/vec4 v000001ca12eef520_0, 0, 2;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ca12ef6080;
T_14 ;
    %wait E_000001ca12e6d170;
    %load/vec4 v000001ca12efa7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000001ca12efb8d0_0;
    %store/vec4 v000001ca12efa890_0, 0, 8;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000001ca12efa4d0_0;
    %store/vec4 v000001ca12efa890_0, 0, 8;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000001ca12efbf10_0;
    %store/vec4 v000001ca12efa890_0, 0, 8;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v000001ca12efb970_0;
    %store/vec4 v000001ca12efa890_0, 0, 8;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ca12eeeec0;
T_15 ;
    %wait E_000001ca12e6d270;
    %load/vec4 v000001ca12ef0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001ca12ef0420_0;
    %assign/vec4 v000001ca12eef840_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ca12eee3d0;
T_16 ;
    %wait E_000001ca12e6d470;
    %load/vec4 v000001ca12ef0ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001ca12ef02e0_0;
    %assign/vec4 v000001ca12eef7a0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ca12ef58b0;
T_17 ;
    %wait E_000001ca12e66fb0;
    %load/vec4 v000001ca12efbbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001ca12efba10_0;
    %store/vec4 v000001ca12efc0f0_0, 0, 8;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000001ca12efc050_0;
    %store/vec4 v000001ca12efc0f0_0, 0, 8;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001ca12efa610_0;
    %store/vec4 v000001ca12efc0f0_0, 0, 8;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001ca12efb5b0_0;
    %store/vec4 v000001ca12efc0f0_0, 0, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ca12eeea10;
T_18 ;
    %wait E_000001ca12e6d7f0;
    %load/vec4 v000001ca12eef3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001ca12ef10a0_0;
    %assign/vec4 v000001ca12eef8e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001ca12eeed30;
T_19 ;
    %wait E_000001ca12e6dcf0;
    %load/vec4 v000001ca12eecdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.0 ;
    %load/vec4 v000001ca12eed4a0_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.1 ;
    %load/vec4 v000001ca12eee080_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.2 ;
    %load/vec4 v000001ca12eed900_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.3 ;
    %load/vec4 v000001ca12eec640_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.4 ;
    %load/vec4 v000001ca12eec460_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.5 ;
    %load/vec4 v000001ca12eede00_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.6 ;
    %load/vec4 v000001ca12eecb40_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v000001ca12eedfe0_0;
    %store/vec4 v000001ca12eed9a0_0, 0, 8;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001ca12dcc500;
T_20 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12eec8c0_0;
    %assign/vec4 v000001ca12eec5a0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ca12ef6b70;
T_21 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef7410_0;
    %assign/vec4 v000001ca12ef8630_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ca12eeeba0;
T_22 ;
    %wait E_000001ca12e6ddb0;
    %load/vec4 v000001ca12ef0060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001ca12ef0380_0;
    %assign/vec4 v000001ca12ef0a60_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001ca12eef050;
T_23 ;
    %wait E_000001ca12e6d930;
    %load/vec4 v000001ca12ef0e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001ca12eef660_0;
    %assign/vec4 v000001ca12eef980_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001ca12ef6850;
T_24 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef8e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001ca12ef7b90_0;
    %load/vec4 v000001ca12ef7550_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca12ef7a50, 0, 4;
    %delay 1, 0;
    %vpi_call 11 27 "$display", "UPISAN U RAM registar %d:%d", v000001ca12ef7550_0, v000001ca12ef7b90_0 {0 0 0};
    %vpi_call 11 28 "$display", "REGFILE STANJE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca12ef8bd0_0, 0, 32;
T_24.2 ;
    %load/vec4 v000001ca12ef8bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %vpi_call 11 30 "$display", "Reg %d:%d", v000001ca12ef8bd0_0, &A<v000001ca12ef7a50, v000001ca12ef8bd0_0 > {0 0 0};
    %load/vec4 v000001ca12ef8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca12ef8bd0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ca12ef5720;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca12efa930_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_000001ca12ef5720;
T_26 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12efbb50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v000001ca12ef8810_0;
    %ix/getv/s 4, v000001ca12efa930_0;
    %store/vec4a v000001ca12ef8770, 4, 0;
    %vpi_call 2 236 "$display", "i : %d , vrednost : %d", v000001ca12efa930_0, &A<v000001ca12ef8770, v000001ca12efa930_0 > {0 0 0};
    %load/vec4 v000001ca12efa930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca12efa930_0, 0, 32;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v000001ca12efa930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.3, 4;
    %vpi_call 2 243 "$display", "Stek je prazan!" {0 0 0};
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v000001ca12efa930_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ca12efa930_0, 0, 32;
    %ix/getv/s 4, v000001ca12efa930_0;
    %load/vec4a v000001ca12ef8770, 4;
    %store/vec4 v000001ca12efc2d0_0, 0, 8;
    %vpi_call 2 248 "$display", "i : %d , vrednost : %d", v000001ca12efa930_0, &A<v000001ca12ef8770, v000001ca12efa930_0 > {0 0 0};
T_26.4 ;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ca12ef6e90;
T_27 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12ef84f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 7;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 1;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 1;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 7;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 1;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v000001ca12ef81d0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca12ef9030_0, 4, 1;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ca12eef1e0;
T_28 ;
    %wait E_000001ca12e6d2b0;
    %load/vec4 v000001ca12ef0100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001ca12eedea0_0;
    %assign/vec4 v000001ca12ef01a0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001ca12dd2f70;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ca12efae30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001ca12efa430_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_000001ca12dd2f70;
T_30 ;
    %wait E_000001ca12e6d830;
    %vpi_call 9 96 "$display", "TRENUTNA INSTUKCIJA JE : -> %h <- , PC je: %h, AB je %h , BB je %h, zero flag: %h", v000001ca12efb1f0_0, v000001ca12efd8e0_0, v000001ca12efbdd0_0, v000001ca12efbe70_0, v000001ca12efc940_0 {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_000001ca12ef5bd0;
T_31 ;
    %vpi_call 12 24 "$readmemh", "memfile.dat", v000001ca12f00da0 {0 0 0};
    %vpi_call 12 25 "$display", "%h", &A<v000001ca12f00da0, 1> {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001ca12ef5bd0;
T_32 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12f017a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v000001ca12f02060_0;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca12f00da0, 0, 4;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v000001ca12f02060_0;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca12f00da0, 4, 5;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v000001ca12f02060_0;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca12f00da0, 4, 5;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v000001ca12f02060_0;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca12f00da0, 4, 5;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001ca12ef5bd0;
T_33 ;
    %wait E_000001ca12e6d830;
    %load/vec4 v000001ca12f01160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001ca12f00d00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.2 ;
    %load/vec4 v000001ca12f01480_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ca12f01660_0, 0, 8;
    %jmp T_33.6;
T_33.3 ;
    %load/vec4 v000001ca12f01480_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001ca12f01660_0, 0, 8;
    %jmp T_33.6;
T_33.4 ;
    %load/vec4 v000001ca12f01480_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001ca12f01660_0, 0, 8;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v000001ca12f01480_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001ca12f01660_0, 0, 8;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %vpi_call 12 52 "$display", "MemRead: Adr= %h, ByteSel=%h, MemData=%h", &PV<v000001ca12f00d00_0, 2, 6>, &PV<v000001ca12f00d00_0, 0, 2>, v000001ca12f01660_0 {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ca12dc41b0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca12f010c0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca12f010c0_0, 0;
    %end;
    .thread T_34;
    .scope S_000001ca12dc41b0;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca12f01f20_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca12f01f20_0, 0;
    %delay 5, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ca12dc41b0;
T_36 ;
    %wait E_000001ca12e6cdf0;
    %load/vec4 v000001ca12f01ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
T_36.0 ;
    %load/vec4 v000001ca12f00e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call 3 48 "$display", "Write: Adr=%d:Data=%d", v000001ca12f022e0_0, v000001ca12f01de0_0 {0 0 0};
    %vpi_call 3 49 "$display", "Simulation completely successful" {0 0 0};
    %vpi_call 3 50 "$finish" {0 0 0};
T_36.2 ;
    %load/vec4 v000001ca12f00e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
T_36.4 ;
    %load/vec4 v000001ca12f01020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.6, 4;
    %vpi_call 3 59 "$finish" {0 0 0};
T_36.6 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "logic_components.v";
    "testbench1.sv";
    "mips.sv";
    "controller.sv";
    "aludec.sv";
    "outputlogic.sv";
    "statelogic.sv";
    "datapath.sv";
    "alu.sv";
    "regfile.sv";
    "exmemory.sv";
