--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf clk.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y65.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.823ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.823ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.646   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.400   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y65.G4      net (fanout=2)        0.376   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y65.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X28Y64.G2      net (fanout=1)        0.340   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X28Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X29Y65.F1      net (fanout=1)        0.673   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (4.034ns logic, 1.789ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y63.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.422ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.646   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.400   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y63.BY      net (fanout=2)        0.402   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y63.CLK     Tdick                 0.314   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.620ns logic, 0.802ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y62.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.822ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.646   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.400   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.CLK     Tfck                  0.776   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.422ns logic, 0.400ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y62.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.324ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.517   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.320   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.CLK     Tckf        (-Th)    -0.487   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.004ns logic, 0.320ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y63.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.804ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.517   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.320   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.X       Tilo                  0.528   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y63.BY      net (fanout=2)        0.322   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y63.CLK     Tckdi       (-Th)    -0.117   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (1.162ns logic, 0.642ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y65.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.523ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.523ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.YQ      Tcklo                 0.517   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y62.F1      net (fanout=1)        0.320   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y62.X       Tilo                  0.528   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y65.G4      net (fanout=2)        0.300   ila_instance/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y65.X       Tif5x                 0.800   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X28Y64.G2      net (fanout=1)        0.272   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X28Y64.X       Tif5x                 0.800   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X29Y65.F1      net (fanout=1)        0.538   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X29Y65.CLK     Tckf        (-Th)    -0.448   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (3.093ns logic, 1.430ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y63.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.806ns (data path)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X32Y60.F2      net (fanout=17)       1.604   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X32Y60.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X32Y66.G1      net (fanout=1)        0.577   icon_instance/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X32Y66.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X32Y63.CLK     net (fanout=5)        0.790   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.835ns logic, 2.971ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.549ns (data path)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.549ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X38Y65.F2      net (fanout=5)        1.030   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X38Y65.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X32Y66.G4      net (fanout=29)       0.895   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X32Y66.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X32Y63.CLK     net (fanout=5)        0.790   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.834ns logic, 2.715ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.419ns (data path)
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.419ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X32Y66.G3      net (fanout=33)       0.922   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X32Y66.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X32Y63.CLK     net (fanout=5)        0.790   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.839ns logic, 2.580ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.209ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X38Y67.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y72.G1      net (fanout=7)        1.676   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X46Y72.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_STAT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y67.CE      net (fanout=5)        1.879   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y67.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.654ns logic, 3.555ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X38Y67.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y72.G1      net (fanout=7)        1.676   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X46Y72.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_STAT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y67.CE      net (fanout=5)        1.879   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y67.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.654ns logic, 3.555ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X36Y63.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.997ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y72.G1      net (fanout=7)        1.676   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X46Y72.Y       Tilo                  0.660   icon_instance/U0/U_ICON/U_STAT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y63.CE      net (fanout=5)        1.667   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y63.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (1.654ns logic, 3.343ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X50Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y80.SR      net (fanout=7)        0.670   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X50Y80.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.900ns logic, 0.670ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X50Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y80.SR      net (fanout=7)        0.670   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X50Y80.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.900ns logic, 0.670ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X51Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y81.SR      net (fanout=7)        0.689   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X51Y81.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.900ns logic, 0.689ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.566ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.BY      net (fanout=7)        0.741   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tdick                 0.314   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.825ns logic, 0.741ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.YQ      Tcko                  0.409   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.BY      net (fanout=7)        0.593   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tckdi       (-Th)    -0.117   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.526ns logic, 0.593ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1165 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_F (SLICE_X37Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.934ns (data path - clock path skew + uncertainty)
  Source:               vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_F (FF)
  Data Path Delay:      8.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT to vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.YQ      Tcko                  0.567   vio_instance/U0/I_VIO/RESET
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT
    SLICE_X0Y0.G3        net (fanout=256)      3.160   vio_instance/U0/I_VIO/RESET
    SLICE_X0Y0.Y         Tilo                  0.660   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
                                                       vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X37Y79.SR      net (fanout=257)      3.753   vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT_1
    SLICE_X37Y79.CLK     Tsrck                 0.794   vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_F
    -------------------------------------------------  ---------------------------
    Total                                      8.934ns (2.021ns logic, 6.913ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X58Y3.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.916ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.916ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y62.G4      net (fanout=33)       1.730   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (2.633ns logic, 6.283ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.249ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.249ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X35Y61.G3      net (fanout=3)        0.663   icon_instance/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X35Y61.Y       Tilo                  0.612   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X44Y62.G1      net (fanout=20)       1.268   icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (2.633ns logic, 5.616ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.230ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y62.G1      net (fanout=17)       1.358   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X33Y62.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<14>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X44Y62.G3      net (fanout=3)        0.610   icon_instance/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[200].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (2.577ns logic, 5.653ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X58Y3.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.916ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.916ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y62.G4      net (fanout=33)       1.730   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (2.633ns logic, 6.283ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.249ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.249ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X35Y61.G3      net (fanout=3)        0.663   icon_instance/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X35Y61.Y       Tilo                  0.612   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X44Y62.G1      net (fanout=20)       1.268   icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (2.633ns logic, 5.616ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.230ns (data path - clock path skew + uncertainty)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      8.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y62.G1      net (fanout=17)       1.358   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X33Y62.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<14>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X44Y62.G3      net (fanout=3)        0.610   icon_instance/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y3.SR       net (fanout=391)      3.685   vio_control<5>
    SLICE_X58Y3.CLK      Tsrck                 0.794   vio_instance/U0/I_VIO/UPDATE<55>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[199].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (2.577ns logic, 5.653ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X20Y57.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.194ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.XQ      Tcko                  0.411   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X20Y57.F4      net (fanout=2)        0.296   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X20Y57.CLK     Tckf        (-Th)    -0.487   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.898ns logic, 0.296ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X32Y65.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.871ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y64.YQ      Tcko                  0.409   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X32Y65.BY      net (fanout=1)        0.330   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X32Y65.CLK     Tckdi       (-Th)    -0.132   ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/GEN_CLK.USER_REG (SLICE_X54Y29.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.874ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/SHIFT_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/SHIFT_REG to vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y30.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/OUTPUT_SHIFT<221>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/SHIFT_REG
    SLICE_X54Y29.BY      net (fanout=2)        0.333   vio_instance/U0/I_VIO/OUTPUT_SHIFT<220>
    SLICE_X54Y29.CLK     Tckdi       (-Th)    -0.132   vio_instance/U0/I_VIO/UPDATE<75>
                                                       vio_instance/U0/I_VIO/GEN_UPDATE_OUT[219].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.541ns logic, 0.333ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 1415 paths analyzed, 1400 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y65.F1), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.811ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.YQ      Tcko                  0.567   ila_instance/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X26Y71.F2      net (fanout=1)        0.376   ila_instance/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X26Y71.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X26Y64.F4      net (fanout=1)        0.458   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X26Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X28Y64.G4      net (fanout=1)        0.349   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X28Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X29Y65.F1      net (fanout=1)        0.673   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (3.955ns logic, 1.856ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.700ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.700ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.XQ      Tcko                  0.515   ila_instance/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X26Y71.F4      net (fanout=1)        0.317   ila_instance/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X26Y71.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X26Y64.F4      net (fanout=1)        0.458   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X26Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X28Y64.G4      net (fanout=1)        0.349   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X28Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X29Y65.F1      net (fanout=1)        0.673   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (3.903ns logic, 1.797ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.184ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.184ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.YQ      Tcko                  0.567   ila_instance/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X25Y67.F1      net (fanout=1)        0.433   ila_instance/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X25Y67.F5      Tif5                  0.759   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X25Y66.FXINB   net (fanout=1)        0.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X25Y66.Y       Tif6y                 0.451   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X28Y64.F2      net (fanout=1)        0.573   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X28Y64.X       Tif5x                 1.000   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X29Y65.F1      net (fanout=1)        0.673   ila_instance/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (3.505ns logic, 1.679ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_OUT[35].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X64Y75.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.421ns (data path)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[35].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Data Path Delay:      5.421ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE to vio_instance/U0/I_VIO/GEN_SYNC_OUT[35].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.YQ      Tcko                  0.511   vio_instance/U0/I_VIO/addr<0>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE
    SLICE_X64Y75.G2      net (fanout=147)      4.910   vio_instance/U0/I_VIO/addr<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (0.511ns logic, 4.910ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X60Y1.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.222ns (data path)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Data Path Delay:      5.222ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE to vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.XQ      Tcko                  0.514   vio_instance/U0/I_VIO/addr<2>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE
    SLICE_X60Y1.G3       net (fanout=147)      4.708   vio_instance/U0/I_VIO/addr<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (0.514ns logic, 4.708ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/S_SYNC_F_REG (SLICE_X28Y28.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/U_SYNC_F (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/U_SYNC_F to vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/S_SYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/U_SYNC_F
    SLICE_X28Y28.G3      net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/sync_f_out
    SLICE_X28Y28.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/SYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[66].SYNC_IN_CELL/S_SYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_REG (SLICE_X32Y71.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y69.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/clocked
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X32Y71.G3      net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/clocked
    SLICE_X32Y71.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/fd1_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[127].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/S_SYNC_F_REG (SLICE_X44Y64.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_SYNC_F (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_SYNC_F to vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/S_SYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y63.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_SYNC_F
    SLICE_X44Y64.G3      net (fanout=1)        0.243   vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_out
    SLICE_X44Y64.CLK     Tckg        (-Th)    -0.487   vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/SYNC_F_MUX
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/S_SYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16286 paths analyzed, 2439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.465ns.
--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X42Y0.BY), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.465ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y62.G4      net (fanout=33)       1.730   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X25Y0.F4       net (fanout=391)      4.382   vio_control<5>
    SLICE_X25Y0.X        Tilo                  0.612   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[86].SYNC_OUT_CELL/LUT_OUT
    SLICE_X42Y0.BY       net (fanout=1)        1.649   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
    SLICE_X42Y0.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                     11.465ns (2.836ns logic, 8.629ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X35Y61.G3      net (fanout=3)        0.663   icon_instance/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X35Y61.Y       Tilo                  0.612   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X44Y62.G1      net (fanout=20)       1.268   icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X25Y0.F4       net (fanout=391)      4.382   vio_control<5>
    SLICE_X25Y0.X        Tilo                  0.612   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[86].SYNC_OUT_CELL/LUT_OUT
    SLICE_X42Y0.BY       net (fanout=1)        1.649   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
    SLICE_X42Y0.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (2.836ns logic, 7.962ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.779ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y62.G1      net (fanout=17)       1.358   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X33Y62.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<14>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X44Y62.G3      net (fanout=3)        0.610   icon_instance/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X25Y0.F4       net (fanout=391)      4.382   vio_control<5>
    SLICE_X25Y0.X        Tilo                  0.612   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[86].SYNC_OUT_CELL/LUT_OUT
    SLICE_X42Y0.BY       net (fanout=1)        1.649   vio_instance/U0/I_VIO/OUTPUT_SHIFT<87>
    SLICE_X42Y0.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[87].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                     10.779ns (2.780ns logic, 7.999ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X29Y65.F4), 409 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.244ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X14Y50.G1      net (fanout=33)       3.106   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X14Y50.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X31Y57.G3      net (fanout=9)        0.915   ila_control<14>
    SLICE_X31Y57.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.F2      net (fanout=2)        0.680   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.G2      net (fanout=1)        0.284   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.Y       Tilo                  0.612   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X29Y65.F4      net (fanout=1)        0.020   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.244ns (5.371ns logic, 5.873ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X38Y65.F2      net (fanout=5)        1.030   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X38Y65.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X14Y50.G2      net (fanout=29)       2.685   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X14Y50.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X31Y57.G3      net (fanout=9)        0.915   ila_control<14>
    SLICE_X31Y57.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.F2      net (fanout=2)        0.680   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.G2      net (fanout=1)        0.284   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.Y       Tilo                  0.612   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X29Y65.F4      net (fanout=1)        0.020   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (5.366ns logic, 5.614ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.820ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X38Y65.F1      net (fanout=6)        0.873   icon_instance/U0/U_ICON/iCORE_ID<2>
    SLICE_X38Y65.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X14Y50.G2      net (fanout=29)       2.685   icon_instance/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X14Y50.Y       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE
    SLICE_X31Y57.G3      net (fanout=9)        0.915   ila_control<14>
    SLICE_X31Y57.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X31Y58.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X31Y59.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X31Y60.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X31Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.F2      net (fanout=2)        0.680   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X28Y61.X       Tilo                  0.660   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.G2      net (fanout=1)        0.284   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36
    SLICE_X29Y65.Y       Tilo                  0.612   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82
    SLICE_X29Y65.F4      net (fanout=1)        0.020   ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O82/O
    SLICE_X29Y65.CLK     Tfck                  0.728   ila_instance/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O129
                                                       ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.820ns (5.363ns logic, 5.457ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (SLICE_X60Y1.BY), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.657ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X49Y73.F2      net (fanout=2)        0.868   icon_instance/U0/U_ICON/iSYNC
    SLICE_X49Y73.X       Tilo                  0.612   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X44Y62.G4      net (fanout=33)       1.730   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y1.F4       net (fanout=391)      4.791   vio_control<5>
    SLICE_X58Y1.X        Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[55].SYNC_OUT_CELL/LUT_OUT
    SLICE_X60Y1.BY       net (fanout=1)        0.384   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
    SLICE_X60Y1.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                     10.657ns (2.884ns logic, 7.773ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.990ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X35Y61.G3      net (fanout=3)        0.663   icon_instance/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X35Y61.Y       Tilo                  0.612   vio_instance/U0/I_VIO/reset_f_edge/iDOUT<0>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X44Y62.G1      net (fanout=20)       1.268   icon_instance/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y1.F4       net (fanout=391)      4.791   vio_control<5>
    SLICE_X58Y1.X        Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[55].SYNC_OUT_CELL/LUT_OUT
    SLICE_X60Y1.BY       net (fanout=1)        0.384   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
    SLICE_X60Y1.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      9.990ns (2.884ns logic, 7.106ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.971ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.YQ      Tcko                  0.511   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y62.G1      net (fanout=17)       1.358   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X33Y62.Y       Tilo                  0.612   icon_instance/U0/U_ICON/iCOMMAND_SEL<14>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X44Y62.G3      net (fanout=3)        0.610   icon_instance/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X44Y62.Y       Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X58Y1.F4       net (fanout=391)      4.791   vio_control<5>
    SLICE_X58Y1.X        Tilo                  0.660   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[55].SYNC_OUT_CELL/LUT_OUT
    SLICE_X60Y1.BY       net (fanout=1)        0.384   vio_instance/U0/I_VIO/OUTPUT_SHIFT<56>
    SLICE_X60Y1.CLK      Tds                   0.385   vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/out_temp
                                                       vio_instance/U0/I_VIO/GEN_SYNC_OUT[56].SYNC_OUT_CELL/I_SRL_T2.U_SRL
    -------------------------------------------------  ---------------------------
    Total                                      9.971ns (2.828ns logic, 7.143ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X24Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.XQ      Tcko                  0.411   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X24Y69.BY      net (fanout=1)        0.330   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X24Y69.CLK     Tdh         (-Th)     0.110   ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_instance/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.301ns logic, 0.330ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/SHIFT_REG (SLICE_X47Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/S_SYNC_F_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y4.YQ       Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X47Y7.BX       net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/fd5_out
    SLICE_X47Y7.CLK      Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<52>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/SHIFT_REG (SLICE_X37Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/S_SYNC_F_REG to vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y10.YQ      Tcko                  0.409   vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/fd5_out
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X37Y12.BX      net (fanout=1)        0.310   vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/fd5_out
    SLICE_X37Y12.CLK     Tckdi       (-Th)    -0.080   vio_instance/U0/I_VIO/INPUT_SHIFT<84>
                                                       vio_instance/U0/I_VIO/GEN_SYNC_IN[83].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/SR
  Location pin: SLICE_X39Y66.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/SR
  Location pin: SLICE_X39Y66.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_instance/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_instance/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/SR
  Location pin: SLICE_X39Y66.SR
  Clock network: icon_instance/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18899 paths, 0 nets, and 5662 connections

Design statistics:
   Minimum period:  11.465ns{1}   (Maximum frequency:  87.222MHz)
   Maximum path delay from/to any node:   5.209ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  3 22:26:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



