<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_rstc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_rstc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__rstc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_RSTC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_RSTC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_rstc.html#a1ec1afa0b82a52026edc3d409fb8c47d">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_rstc.html#a1ec1afa0b82a52026edc3d409fb8c47d">RSTC_CR</a>; </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_rstc.html#aa2b9db58a865961db7f38ef999005504">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_rstc.html#aa2b9db58a865961db7f38ef999005504">RSTC_SR</a>; </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_rstc.html#aae70d15a52bae03451d78237d3dc6da4">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_rstc.html#aae70d15a52bae03451d78237d3dc6da4">RSTC_MR</a>; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="struct_rstc.html">Rstc</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* -------- RSTC_CR : (RSTC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga37208a4a7a421db4a5cebb9f256a56af">   53</a></span>&#160;<span class="preprocessor">#define RSTC_CR_PROCRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gaa237b7ffacfcdcbcf46b82cae5e3c725">   54</a></span>&#160;<span class="preprocessor">#define RSTC_CR_PERRST (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gac7bc64228e30520c5fbffc0ad8069c90">   55</a></span>&#160;<span class="preprocessor">#define RSTC_CR_EXTRST (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga6a0878dbc1933c42036fb0117a69cf10">   56</a></span>&#160;<span class="preprocessor">#define RSTC_CR_KEY_Pos 24</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gaab608e71c0fb3b4cde64b81355c83013">   57</a></span>&#160;<span class="preprocessor">#define RSTC_CR_KEY_Msk (0xffu &lt;&lt; RSTC_CR_KEY_Pos) </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gad42eef3aafd1e7c055a388721c45bb97">   58</a></span>&#160;<span class="preprocessor">#define RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_CR_KEY_Pos)))</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* -------- RSTC_SR : (RSTC Offset: 0x04) Status Register -------- */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gaa99d06bb610c2ef78ff8c7fc03c67c20">   60</a></span>&#160;<span class="preprocessor">#define RSTC_SR_URSTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gadb1e730c89b15f8638bd28186a4bdabb">   61</a></span>&#160;<span class="preprocessor">#define RSTC_SR_RSTTYP_Pos 8</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gac180bb18f181de10f0f235c14288d9a5">   62</a></span>&#160;<span class="preprocessor">#define RSTC_SR_RSTTYP_Msk (0x7u &lt;&lt; RSTC_SR_RSTTYP_Pos) </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga791295340c9c371953e8f9536d9e6da5">   63</a></span>&#160;<span class="preprocessor">#define RSTC_SR_NRSTL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gaafacff8f3434d699399335e4b6599f2e">   64</a></span>&#160;<span class="preprocessor">#define RSTC_SR_SRCMP (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_MR : (RSTC Offset: 0x08) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga6eda59f6793cbb37ce454ac6dd71ca26">   66</a></span>&#160;<span class="preprocessor">#define RSTC_MR_URSTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga33603fff3772d2456da10ab3f4334102">   67</a></span>&#160;<span class="preprocessor">#define RSTC_MR_URSTIEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga8b142ab32aeab550130ab78eaf3fd535">   68</a></span>&#160;<span class="preprocessor">#define RSTC_MR_ERSTL_Pos 8</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gad5a3762a7655d1b41170979bb63f4edc">   69</a></span>&#160;<span class="preprocessor">#define RSTC_MR_ERSTL_Msk (0xfu &lt;&lt; RSTC_MR_ERSTL_Pos) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga329232d2920b72bb6c687d14ebc28e22">   70</a></span>&#160;<span class="preprocessor">#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk &amp; ((value) &lt;&lt; RSTC_MR_ERSTL_Pos)))</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga9f94389700fecd165206a23e6b1c0de2">   71</a></span>&#160;<span class="preprocessor">#define RSTC_MR_KEY_Pos 24</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#gac5e5771325516ac6e56378302387b4c0">   72</a></span>&#160;<span class="preprocessor">#define RSTC_MR_KEY_Msk (0xffu &lt;&lt; RSTC_MR_KEY_Pos) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_s_t_c.html#ga7ab12fde66aeb0084d16378a7d84244c">   73</a></span>&#160;<span class="preprocessor">#define RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_MR_KEY_Pos)))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_RSTC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_rstc_html_a1ec1afa0b82a52026edc3d409fb8c47d"><div class="ttname"><a href="struct_rstc.html#a1ec1afa0b82a52026edc3d409fb8c47d">Rstc::RSTC_CR</a></div><div class="ttdeci">WoReg RSTC_CR</div><div class="ttdoc">(Rstc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rstc_8h_source.html#l00047">component_rstc.h:47</a></div></div>
<div class="ttc" id="struct_rstc_html_aae70d15a52bae03451d78237d3dc6da4"><div class="ttname"><a href="struct_rstc.html#aae70d15a52bae03451d78237d3dc6da4">Rstc::RSTC_MR</a></div><div class="ttdeci">RwReg RSTC_MR</div><div class="ttdoc">(Rstc Offset: 0x08) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rstc_8h_source.html#l00049">component_rstc.h:49</a></div></div>
<div class="ttc" id="struct_rstc_html"><div class="ttname"><a href="struct_rstc.html">Rstc</a></div><div class="ttdoc">RSTC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00203">rstc_100.h:203</a></div></div>
<div class="ttc" id="struct_rstc_html_aa2b9db58a865961db7f38ef999005504"><div class="ttname"><a href="struct_rstc.html#aa2b9db58a865961db7f38ef999005504">Rstc::RSTC_SR</a></div><div class="ttdeci">RoReg RSTC_SR</div><div class="ttdoc">(Rstc Offset: 0x04) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rstc_8h_source.html#l00048">component_rstc.h:48</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
