Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/jgmann/CENG450/count_mem_sch/count_mem_tb_vhdl_vhd_isim_beh.exe -prj C:/Users/jgmann/CENG450/count_mem_sch/count_mem_tb_vhdl_vhd_beh.prj work.count_mem_tb_vhdl_vhd 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/jgmann/CENG450/count_mem_sch/Memory.vhd" into library work
Parsing VHDL file "C:/Users/jgmann/CENG450/count_mem_sch/count_mem.vhf" into library work
Parsing VHDL file "C:/Users/jgmann/CENG450/count_mem_sch/count_mem_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package prog_mem
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity FTRSE_MXILINX_count_mem [\FTRSE_MXILINX_count_mem('0')\]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and5_v of entity AND5 [and5_default]
Compiling architecture behavioral of entity CB8RE_MXILINX_count_mem [cb8re_mxilinx_count_mem_default]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture cfg of entity Memory [memory_default]
Compiling architecture obuf_v of entity OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture behavioral of entity OBUF8_MXILINX_count_mem [obuf8_mxilinx_count_mem_default]
Compiling architecture behavioral of entity count_mem [count_mem_default]
Compiling architecture behavior of entity count_mem_tb_vhdl_vhd
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 44 VHDL Units
Built simulation executable C:/Users/jgmann/CENG450/count_mem_sch/count_mem_tb_vhdl_vhd_isim_beh.exe
Fuse Memory Usage: 49668 KB
Fuse CPU Usage: 576 ms
