
10_SPI1_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011d0  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001368  08001368  00003018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001368  08001368  00003018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001368  08001368  00003018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001368  08001368  00003018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001368  08001368  00002368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800136c  0800136c  0000236c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08001370  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000018  08001388  00003018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08001388  000030e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000626a  00000000  00000000  00003048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000126f  00000000  00000000  000092b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000670  00000000  00000000  0000a528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004cd  00000000  00000000  0000ab98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000101b  00000000  00000000  0000b065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007fb7  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008923c  00000000  00000000  00014037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009d273  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001998  00000000  00000000  0009d2b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0009ec50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000018 	.word	0x20000018
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001350 	.word	0x08001350

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000001c 	.word	0x2000001c
 80001d4:	08001350 	.word	0x08001350

080001d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80001dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <HAL_Init+0x40>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000218 <HAL_Init+0x40>)
 80001e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80001e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000218 <HAL_Init+0x40>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000218 <HAL_Init+0x40>)
 80001ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001f4:	4b08      	ldr	r3, [pc, #32]	@ (8000218 <HAL_Init+0x40>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a07      	ldr	r2, [pc, #28]	@ (8000218 <HAL_Init+0x40>)
 80001fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80001fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000200:	2003      	movs	r0, #3
 8000202:	f000 fa3d 	bl	8000680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000206:	200f      	movs	r0, #15
 8000208:	f000 f810 	bl	800022c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800020c:	f000 f806 	bl	800021c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000210:	2300      	movs	r3, #0
}
 8000212:	4618      	mov	r0, r3
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40023c00 	.word	0x40023c00

0800021c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
	...

0800022c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000234:	4b12      	ldr	r3, [pc, #72]	@ (8000280 <HAL_InitTick+0x54>)
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	4b12      	ldr	r3, [pc, #72]	@ (8000284 <HAL_InitTick+0x58>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	4619      	mov	r1, r3
 800023e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000242:	fbb3 f3f1 	udiv	r3, r3, r1
 8000246:	fbb2 f3f3 	udiv	r3, r2, r3
 800024a:	4618      	mov	r0, r3
 800024c:	f000 fa3f 	bl	80006ce <HAL_SYSTICK_Config>
 8000250:	4603      	mov	r3, r0
 8000252:	2b00      	cmp	r3, #0
 8000254:	d001      	beq.n	800025a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000256:	2301      	movs	r3, #1
 8000258:	e00e      	b.n	8000278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	2b0f      	cmp	r3, #15
 800025e:	d80a      	bhi.n	8000276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000260:	2200      	movs	r2, #0
 8000262:	6879      	ldr	r1, [r7, #4]
 8000264:	f04f 30ff 	mov.w	r0, #4294967295
 8000268:	f000 fa15 	bl	8000696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800026c:	4a06      	ldr	r2, [pc, #24]	@ (8000288 <HAL_InitTick+0x5c>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000272:	2300      	movs	r3, #0
 8000274:	e000      	b.n	8000278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000276:	2301      	movs	r3, #1
}
 8000278:	4618      	mov	r0, r3
 800027a:	3708      	adds	r7, #8
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000014 	.word	0x20000014
 8000284:	20000004 	.word	0x20000004
 8000288:	20000000 	.word	0x20000000

0800028c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  return uwTick;
 8000290:	4b03      	ldr	r3, [pc, #12]	@ (80002a0 <HAL_GetTick+0x14>)
 8000292:	681b      	ldr	r3, [r3, #0]
}
 8000294:	4618      	mov	r0, r3
 8000296:	46bd      	mov	sp, r7
 8000298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000034 	.word	0x20000034

080002a4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b086      	sub	sp, #24
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80002ac:	2300      	movs	r3, #0
 80002ae:	617b      	str	r3, [r7, #20]
 80002b0:	2300      	movs	r3, #0
 80002b2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	685b      	ldr	r3, [r3, #4]
 80002c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	f003 0302 	and.w	r3, r3, #2
 80002ca:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	f003 0320 	and.w	r3, r3, #32
 80002d2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d049      	beq.n	800036e <HAL_ADC_IRQHandler+0xca>
 80002da:	693b      	ldr	r3, [r7, #16]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d046      	beq.n	800036e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002e4:	f003 0310 	and.w	r3, r3, #16
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d105      	bne.n	80002f8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	689b      	ldr	r3, [r3, #8]
 80002fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000302:	2b00      	cmp	r3, #0
 8000304:	d12b      	bne.n	800035e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800030a:	2b00      	cmp	r3, #0
 800030c:	d127      	bne.n	800035e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000314:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000318:	2b00      	cmp	r3, #0
 800031a:	d006      	beq.n	800032a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	689b      	ldr	r3, [r3, #8]
 8000322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000326:	2b00      	cmp	r3, #0
 8000328:	d119      	bne.n	800035e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	685a      	ldr	r2, [r3, #4]
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	f022 0220 	bic.w	r2, r2, #32
 8000338:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800033e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800034a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800034e:	2b00      	cmp	r3, #0
 8000350:	d105      	bne.n	800035e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000356:	f043 0201 	orr.w	r2, r3, #1
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800035e:	6878      	ldr	r0, [r7, #4]
 8000360:	f000 ff04 	bl	800116c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	f06f 0212 	mvn.w	r2, #18
 800036c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	f003 0304 	and.w	r3, r3, #4
 8000374:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800037c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800037e:	697b      	ldr	r3, [r7, #20]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d057      	beq.n	8000434 <HAL_ADC_IRQHandler+0x190>
 8000384:	693b      	ldr	r3, [r7, #16]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d054      	beq.n	8000434 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800038e:	f003 0310 	and.w	r3, r3, #16
 8000392:	2b00      	cmp	r3, #0
 8000394:	d105      	bne.n	80003a2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800039a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d139      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003b6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d006      	beq.n	80003cc <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	689b      	ldr	r3, [r3, #8]
 80003c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d12b      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d124      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d11d      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d119      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	685a      	ldr	r2, [r3, #4]
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80003fe:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000404:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000414:	2b00      	cmp	r3, #0
 8000416:	d105      	bne.n	8000424 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800041c:	f043 0201 	orr.w	r2, r3, #1
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f000 f86e 	bl	8000506 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f06f 020c 	mvn.w	r2, #12
 8000432:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f003 0301 	and.w	r3, r3, #1
 800043a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800043c:	68bb      	ldr	r3, [r7, #8]
 800043e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000442:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8000444:	697b      	ldr	r3, [r7, #20]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d017      	beq.n	800047a <HAL_ADC_IRQHandler+0x1d6>
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d014      	beq.n	800047a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	2b01      	cmp	r3, #1
 800045c:	d10d      	bne.n	800047a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000462:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f837 	bl	80004de <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	f06f 0201 	mvn.w	r2, #1
 8000478:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	f003 0320 	and.w	r3, r3, #32
 8000480:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8000482:	68bb      	ldr	r3, [r7, #8]
 8000484:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000488:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d015      	beq.n	80004bc <HAL_ADC_IRQHandler+0x218>
 8000490:	693b      	ldr	r3, [r7, #16]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d012      	beq.n	80004bc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800049a:	f043 0202 	orr.w	r2, r3, #2
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f06f 0220 	mvn.w	r2, #32
 80004aa:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80004ac:	6878      	ldr	r0, [r7, #4]
 80004ae:	f000 f820 	bl	80004f2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	f06f 0220 	mvn.w	r2, #32
 80004ba:	601a      	str	r2, [r3, #0]
  }
}
 80004bc:	bf00      	nop
 80004be:	3718      	adds	r7, #24
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr

080004de <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80004de:	b480      	push	{r7}
 80004e0:	b083      	sub	sp, #12
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr

080004f2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80004f2:	b480      	push	{r7}
 80004f4:	b083      	sub	sp, #12
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80004fa:	bf00      	nop
 80004fc:	370c      	adds	r7, #12
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr

08000506 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000506:	b480      	push	{r7}
 8000508:	b083      	sub	sp, #12
 800050a:	af00      	add	r7, sp, #0
 800050c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
	...

0800051c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	f003 0307 	and.w	r3, r3, #7
 800052a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800052c:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <__NVIC_SetPriorityGrouping+0x44>)
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000532:	68ba      	ldr	r2, [r7, #8]
 8000534:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000538:	4013      	ands	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000544:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800054c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800054e:	4a04      	ldr	r2, [pc, #16]	@ (8000560 <__NVIC_SetPriorityGrouping+0x44>)
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	60d3      	str	r3, [r2, #12]
}
 8000554:	bf00      	nop
 8000556:	3714      	adds	r7, #20
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000ed00 	.word	0xe000ed00

08000564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000568:	4b04      	ldr	r3, [pc, #16]	@ (800057c <__NVIC_GetPriorityGrouping+0x18>)
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	0a1b      	lsrs	r3, r3, #8
 800056e:	f003 0307 	and.w	r3, r3, #7
}
 8000572:	4618      	mov	r0, r3
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	6039      	str	r1, [r7, #0]
 800058a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800058c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000590:	2b00      	cmp	r3, #0
 8000592:	db0a      	blt.n	80005aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	b2da      	uxtb	r2, r3
 8000598:	490c      	ldr	r1, [pc, #48]	@ (80005cc <__NVIC_SetPriority+0x4c>)
 800059a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059e:	0112      	lsls	r2, r2, #4
 80005a0:	b2d2      	uxtb	r2, r2
 80005a2:	440b      	add	r3, r1
 80005a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a8:	e00a      	b.n	80005c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4908      	ldr	r1, [pc, #32]	@ (80005d0 <__NVIC_SetPriority+0x50>)
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	f003 030f 	and.w	r3, r3, #15
 80005b6:	3b04      	subs	r3, #4
 80005b8:	0112      	lsls	r2, r2, #4
 80005ba:	b2d2      	uxtb	r2, r2
 80005bc:	440b      	add	r3, r1
 80005be:	761a      	strb	r2, [r3, #24]
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	e000e100 	.word	0xe000e100
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b089      	sub	sp, #36	@ 0x24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	f003 0307 	and.w	r3, r3, #7
 80005e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005e8:	69fb      	ldr	r3, [r7, #28]
 80005ea:	f1c3 0307 	rsb	r3, r3, #7
 80005ee:	2b04      	cmp	r3, #4
 80005f0:	bf28      	it	cs
 80005f2:	2304      	movcs	r3, #4
 80005f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	3304      	adds	r3, #4
 80005fa:	2b06      	cmp	r3, #6
 80005fc:	d902      	bls.n	8000604 <NVIC_EncodePriority+0x30>
 80005fe:	69fb      	ldr	r3, [r7, #28]
 8000600:	3b03      	subs	r3, #3
 8000602:	e000      	b.n	8000606 <NVIC_EncodePriority+0x32>
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000608:	f04f 32ff 	mov.w	r2, #4294967295
 800060c:	69bb      	ldr	r3, [r7, #24]
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	43da      	mvns	r2, r3
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	401a      	ands	r2, r3
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800061c:	f04f 31ff 	mov.w	r1, #4294967295
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	fa01 f303 	lsl.w	r3, r1, r3
 8000626:	43d9      	mvns	r1, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	4313      	orrs	r3, r2
         );
}
 800062e:	4618      	mov	r0, r3
 8000630:	3724      	adds	r7, #36	@ 0x24
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3b01      	subs	r3, #1
 8000648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800064c:	d301      	bcc.n	8000652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800064e:	2301      	movs	r3, #1
 8000650:	e00f      	b.n	8000672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000652:	4a0a      	ldr	r2, [pc, #40]	@ (800067c <SysTick_Config+0x40>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3b01      	subs	r3, #1
 8000658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800065a:	210f      	movs	r1, #15
 800065c:	f04f 30ff 	mov.w	r0, #4294967295
 8000660:	f7ff ff8e 	bl	8000580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000664:	4b05      	ldr	r3, [pc, #20]	@ (800067c <SysTick_Config+0x40>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066a:	4b04      	ldr	r3, [pc, #16]	@ (800067c <SysTick_Config+0x40>)
 800066c:	2207      	movs	r2, #7
 800066e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	e000e010 	.word	0xe000e010

08000680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f7ff ff47 	bl	800051c <__NVIC_SetPriorityGrouping>
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}

08000696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000696:	b580      	push	{r7, lr}
 8000698:	b086      	sub	sp, #24
 800069a:	af00      	add	r7, sp, #0
 800069c:	4603      	mov	r3, r0
 800069e:	60b9      	str	r1, [r7, #8]
 80006a0:	607a      	str	r2, [r7, #4]
 80006a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006a8:	f7ff ff5c 	bl	8000564 <__NVIC_GetPriorityGrouping>
 80006ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	68b9      	ldr	r1, [r7, #8]
 80006b2:	6978      	ldr	r0, [r7, #20]
 80006b4:	f7ff ff8e 	bl	80005d4 <NVIC_EncodePriority>
 80006b8:	4602      	mov	r2, r0
 80006ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006be:	4611      	mov	r1, r2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ff5d 	bl	8000580 <__NVIC_SetPriority>
}
 80006c6:	bf00      	nop
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b082      	sub	sp, #8
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f7ff ffb0 	bl	800063c <SysTick_Config>
 80006dc:	4603      	mov	r3, r0
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
	...

080006e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b089      	sub	sp, #36	@ 0x24
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]
 8000702:	e159      	b.n	80009b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000704:	2201      	movs	r2, #1
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	697a      	ldr	r2, [r7, #20]
 8000714:	4013      	ands	r3, r2
 8000716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000718:	693a      	ldr	r2, [r7, #16]
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	429a      	cmp	r2, r3
 800071e:	f040 8148 	bne.w	80009b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	f003 0303 	and.w	r3, r3, #3
 800072a:	2b01      	cmp	r3, #1
 800072c:	d005      	beq.n	800073a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000736:	2b02      	cmp	r3, #2
 8000738:	d130      	bne.n	800079c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	689b      	ldr	r3, [r3, #8]
 800073e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	2203      	movs	r2, #3
 8000746:	fa02 f303 	lsl.w	r3, r2, r3
 800074a:	43db      	mvns	r3, r3
 800074c:	69ba      	ldr	r2, [r7, #24]
 800074e:	4013      	ands	r3, r2
 8000750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	68da      	ldr	r2, [r3, #12]
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	fa02 f303 	lsl.w	r3, r2, r3
 800075e:	69ba      	ldr	r2, [r7, #24]
 8000760:	4313      	orrs	r3, r2
 8000762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	69ba      	ldr	r2, [r7, #24]
 8000768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000770:	2201      	movs	r2, #1
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	43db      	mvns	r3, r3
 800077a:	69ba      	ldr	r2, [r7, #24]
 800077c:	4013      	ands	r3, r2
 800077e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	091b      	lsrs	r3, r3, #4
 8000786:	f003 0201 	and.w	r2, r3, #1
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	fa02 f303 	lsl.w	r3, r2, r3
 8000790:	69ba      	ldr	r2, [r7, #24]
 8000792:	4313      	orrs	r3, r2
 8000794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	69ba      	ldr	r2, [r7, #24]
 800079a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f003 0303 	and.w	r3, r3, #3
 80007a4:	2b03      	cmp	r3, #3
 80007a6:	d017      	beq.n	80007d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	2203      	movs	r2, #3
 80007b4:	fa02 f303 	lsl.w	r3, r2, r3
 80007b8:	43db      	mvns	r3, r3
 80007ba:	69ba      	ldr	r2, [r7, #24]
 80007bc:	4013      	ands	r3, r2
 80007be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	689a      	ldr	r2, [r3, #8]
 80007c4:	69fb      	ldr	r3, [r7, #28]
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	fa02 f303 	lsl.w	r3, r2, r3
 80007cc:	69ba      	ldr	r2, [r7, #24]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	69ba      	ldr	r2, [r7, #24]
 80007d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f003 0303 	and.w	r3, r3, #3
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	d123      	bne.n	800082c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80007e4:	69fb      	ldr	r3, [r7, #28]
 80007e6:	08da      	lsrs	r2, r3, #3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3208      	adds	r2, #8
 80007ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	f003 0307 	and.w	r3, r3, #7
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	220f      	movs	r2, #15
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	43db      	mvns	r3, r3
 8000802:	69ba      	ldr	r2, [r7, #24]
 8000804:	4013      	ands	r3, r2
 8000806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	691a      	ldr	r2, [r3, #16]
 800080c:	69fb      	ldr	r3, [r7, #28]
 800080e:	f003 0307 	and.w	r3, r3, #7
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	fa02 f303 	lsl.w	r3, r2, r3
 8000818:	69ba      	ldr	r2, [r7, #24]
 800081a:	4313      	orrs	r3, r2
 800081c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	08da      	lsrs	r2, r3, #3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	3208      	adds	r2, #8
 8000826:	69b9      	ldr	r1, [r7, #24]
 8000828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	2203      	movs	r2, #3
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	43db      	mvns	r3, r3
 800083e:	69ba      	ldr	r2, [r7, #24]
 8000840:	4013      	ands	r3, r2
 8000842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	f003 0203 	and.w	r2, r3, #3
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	69ba      	ldr	r2, [r7, #24]
 8000856:	4313      	orrs	r3, r2
 8000858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	69ba      	ldr	r2, [r7, #24]
 800085e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000868:	2b00      	cmp	r3, #0
 800086a:	f000 80a2 	beq.w	80009b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b57      	ldr	r3, [pc, #348]	@ (80009d0 <HAL_GPIO_Init+0x2e8>)
 8000874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000876:	4a56      	ldr	r2, [pc, #344]	@ (80009d0 <HAL_GPIO_Init+0x2e8>)
 8000878:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800087c:	6453      	str	r3, [r2, #68]	@ 0x44
 800087e:	4b54      	ldr	r3, [pc, #336]	@ (80009d0 <HAL_GPIO_Init+0x2e8>)
 8000880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800088a:	4a52      	ldr	r2, [pc, #328]	@ (80009d4 <HAL_GPIO_Init+0x2ec>)
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	089b      	lsrs	r3, r3, #2
 8000890:	3302      	adds	r3, #2
 8000892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	f003 0303 	and.w	r3, r3, #3
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	220f      	movs	r2, #15
 80008a2:	fa02 f303 	lsl.w	r3, r2, r3
 80008a6:	43db      	mvns	r3, r3
 80008a8:	69ba      	ldr	r2, [r7, #24]
 80008aa:	4013      	ands	r3, r2
 80008ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a49      	ldr	r2, [pc, #292]	@ (80009d8 <HAL_GPIO_Init+0x2f0>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d019      	beq.n	80008ea <HAL_GPIO_Init+0x202>
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4a48      	ldr	r2, [pc, #288]	@ (80009dc <HAL_GPIO_Init+0x2f4>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d013      	beq.n	80008e6 <HAL_GPIO_Init+0x1fe>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a47      	ldr	r2, [pc, #284]	@ (80009e0 <HAL_GPIO_Init+0x2f8>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d00d      	beq.n	80008e2 <HAL_GPIO_Init+0x1fa>
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4a46      	ldr	r2, [pc, #280]	@ (80009e4 <HAL_GPIO_Init+0x2fc>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d007      	beq.n	80008de <HAL_GPIO_Init+0x1f6>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a45      	ldr	r2, [pc, #276]	@ (80009e8 <HAL_GPIO_Init+0x300>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d101      	bne.n	80008da <HAL_GPIO_Init+0x1f2>
 80008d6:	2304      	movs	r3, #4
 80008d8:	e008      	b.n	80008ec <HAL_GPIO_Init+0x204>
 80008da:	2307      	movs	r3, #7
 80008dc:	e006      	b.n	80008ec <HAL_GPIO_Init+0x204>
 80008de:	2303      	movs	r3, #3
 80008e0:	e004      	b.n	80008ec <HAL_GPIO_Init+0x204>
 80008e2:	2302      	movs	r3, #2
 80008e4:	e002      	b.n	80008ec <HAL_GPIO_Init+0x204>
 80008e6:	2301      	movs	r3, #1
 80008e8:	e000      	b.n	80008ec <HAL_GPIO_Init+0x204>
 80008ea:	2300      	movs	r3, #0
 80008ec:	69fa      	ldr	r2, [r7, #28]
 80008ee:	f002 0203 	and.w	r2, r2, #3
 80008f2:	0092      	lsls	r2, r2, #2
 80008f4:	4093      	lsls	r3, r2
 80008f6:	69ba      	ldr	r2, [r7, #24]
 80008f8:	4313      	orrs	r3, r2
 80008fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008fc:	4935      	ldr	r1, [pc, #212]	@ (80009d4 <HAL_GPIO_Init+0x2ec>)
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	089b      	lsrs	r3, r3, #2
 8000902:	3302      	adds	r3, #2
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800090a:	4b38      	ldr	r3, [pc, #224]	@ (80009ec <HAL_GPIO_Init+0x304>)
 800090c:	689b      	ldr	r3, [r3, #8]
 800090e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000910:	693b      	ldr	r3, [r7, #16]
 8000912:	43db      	mvns	r3, r3
 8000914:	69ba      	ldr	r2, [r7, #24]
 8000916:	4013      	ands	r3, r2
 8000918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000922:	2b00      	cmp	r3, #0
 8000924:	d003      	beq.n	800092e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000926:	69ba      	ldr	r2, [r7, #24]
 8000928:	693b      	ldr	r3, [r7, #16]
 800092a:	4313      	orrs	r3, r2
 800092c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800092e:	4a2f      	ldr	r2, [pc, #188]	@ (80009ec <HAL_GPIO_Init+0x304>)
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000934:	4b2d      	ldr	r3, [pc, #180]	@ (80009ec <HAL_GPIO_Init+0x304>)
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	43db      	mvns	r3, r3
 800093e:	69ba      	ldr	r2, [r7, #24]
 8000940:	4013      	ands	r3, r2
 8000942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800094c:	2b00      	cmp	r3, #0
 800094e:	d003      	beq.n	8000958 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000950:	69ba      	ldr	r2, [r7, #24]
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	4313      	orrs	r3, r2
 8000956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000958:	4a24      	ldr	r2, [pc, #144]	@ (80009ec <HAL_GPIO_Init+0x304>)
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800095e:	4b23      	ldr	r3, [pc, #140]	@ (80009ec <HAL_GPIO_Init+0x304>)
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	43db      	mvns	r3, r3
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	4013      	ands	r3, r2
 800096c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	4313      	orrs	r3, r2
 8000980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000982:	4a1a      	ldr	r2, [pc, #104]	@ (80009ec <HAL_GPIO_Init+0x304>)
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000988:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <HAL_GPIO_Init+0x304>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	43db      	mvns	r3, r3
 8000992:	69ba      	ldr	r2, [r7, #24]
 8000994:	4013      	ands	r3, r2
 8000996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d003      	beq.n	80009ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80009ac:	4a0f      	ldr	r2, [pc, #60]	@ (80009ec <HAL_GPIO_Init+0x304>)
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	3301      	adds	r3, #1
 80009b6:	61fb      	str	r3, [r7, #28]
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	2b0f      	cmp	r3, #15
 80009bc:	f67f aea2 	bls.w	8000704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80009c0:	bf00      	nop
 80009c2:	bf00      	nop
 80009c4:	3724      	adds	r7, #36	@ 0x24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40013800 	.word	0x40013800
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020400 	.word	0x40020400
 80009e0:	40020800 	.word	0x40020800
 80009e4:	40020c00 	.word	0x40020c00
 80009e8:	40021000 	.word	0x40021000
 80009ec:	40013c00 	.word	0x40013c00

080009f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e083      	b.n	8000b0a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d108      	bne.n	8000a1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000a12:	d009      	beq.n	8000a28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2200      	movs	r2, #0
 8000a18:	61da      	str	r2, [r3, #28]
 8000a1a:	e005      	b.n	8000a28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2200      	movs	r2, #0
 8000a26:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d106      	bne.n	8000a42 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f000 f868 	bl	8000b12 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2202      	movs	r2, #2
 8000a46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000a58:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8000a6a:	431a      	orrs	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a74:	431a      	orrs	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	691b      	ldr	r3, [r3, #16]
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	431a      	orrs	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	431a      	orrs	r2, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a92:	431a      	orrs	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69db      	ldr	r3, [r3, #28]
 8000a98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000a9c:	431a      	orrs	r2, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6a1b      	ldr	r3, [r3, #32]
 8000aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa6:	ea42 0103 	orr.w	r1, r2, r3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000aae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	0c1b      	lsrs	r3, r3, #16
 8000ac0:	f003 0104 	and.w	r1, r3, #4
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ac8:	f003 0210 	and.w	r2, r3, #16
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000adc:	d105      	bne.n	8000aea <HAL_SPI_Init+0xfa>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	b292      	uxth	r2, r2
 8000ae8:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	69da      	ldr	r2, [r3, #28]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000af8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2200      	movs	r2, #0
 8000afe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2201      	movs	r2, #1
 8000b04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b08e      	sub	sp, #56	@ 0x38
 8000b2a:	af02      	add	r7, sp, #8
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_TxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d101      	bne.n	8000b50 <HAL_SPI_TransmitReceive+0x2a>
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	e22c      	b.n	8000faa <HAL_SPI_TransmitReceive+0x484>
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2201      	movs	r2, #1
 8000b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000b58:	f7ff fb98 	bl	800028c <HAL_GetTick>
 8000b5c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8000b64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8000b6e:	887b      	ldrh	r3, [r7, #2]
 8000b70:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000b72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d00f      	beq.n	8000b9a <HAL_SPI_TransmitReceive+0x74>
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000b80:	d107      	bne.n	8000b92 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d103      	bne.n	8000b92 <HAL_SPI_TransmitReceive+0x6c>
 8000b8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b8e:	2b04      	cmp	r3, #4
 8000b90:	d003      	beq.n	8000b9a <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8000b92:	2302      	movs	r3, #2
 8000b94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8000b98:	e201      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d005      	beq.n	8000bac <HAL_SPI_TransmitReceive+0x86>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d002      	beq.n	8000bac <HAL_SPI_TransmitReceive+0x86>
 8000ba6:	887b      	ldrh	r3, [r7, #2]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d103      	bne.n	8000bb4 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
 8000bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8000bb2:	e1f4      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	d003      	beq.n	8000bc8 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2205      	movs	r2, #5
 8000bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	887a      	ldrh	r2, [r7, #2]
 8000bd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	887a      	ldrh	r2, [r7, #2]
 8000bde:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	887a      	ldrh	r2, [r7, #2]
 8000bea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	887a      	ldrh	r2, [r7, #2]
 8000bf0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c06:	d10f      	bne.n	8000c28 <HAL_SPI_TransmitReceive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000c26:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c32:	2b40      	cmp	r3, #64	@ 0x40
 8000c34:	d007      	beq.n	8000c46 <HAL_SPI_TransmitReceive+0x120>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000c4e:	f040 80a2 	bne.w	8000d96 <HAL_SPI_TransmitReceive+0x270>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d003      	beq.n	8000c62 <HAL_SPI_TransmitReceive+0x13c>
 8000c5a:	8b7b      	ldrh	r3, [r7, #26]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	f040 808f 	bne.w	8000d80 <HAL_SPI_TransmitReceive+0x25a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	881a      	ldrh	r2, [r3, #0]
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	1c9a      	adds	r2, r3, #2
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	86da      	strh	r2, [r3, #54]	@ 0x36

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d177      	bne.n	8000d80 <HAL_SPI_TransmitReceive+0x25a>
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c98:	d172      	bne.n	8000d80 <HAL_SPI_TransmitReceive+0x25a>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000ca8:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000caa:	e069      	b.n	8000d80 <HAL_SPI_TransmitReceive+0x25a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d12d      	bne.n	8000d16 <HAL_SPI_TransmitReceive+0x1f0>
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d028      	beq.n	8000d16 <HAL_SPI_TransmitReceive+0x1f0>
 8000cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d125      	bne.n	8000d16 <HAL_SPI_TransmitReceive+0x1f0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	881a      	ldrh	r2, [r3, #0]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	1c9a      	adds	r2, r3, #2
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d10c      	bne.n	8000d16 <HAL_SPI_TransmitReceive+0x1f0>
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d04:	d107      	bne.n	8000d16 <HAL_SPI_TransmitReceive+0x1f0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d14:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	f003 0301 	and.w	r3, r3, #1
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d119      	bne.n	8000d58 <HAL_SPI_TransmitReceive+0x232>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d014      	beq.n	8000d58 <HAL_SPI_TransmitReceive+0x232>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68da      	ldr	r2, [r3, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d38:	b292      	uxth	r2, r2
 8000d3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d40:	1c9a      	adds	r2, r3, #2
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000d54:	2301      	movs	r3, #1
 8000d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8000d58:	f7ff fa98 	bl	800028c <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d80b      	bhi.n	8000d80 <HAL_SPI_TransmitReceive+0x25a>
 8000d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d6e:	d007      	beq.n	8000d80 <HAL_SPI_TransmitReceive+0x25a>
      {
        errorcode = HAL_TIMEOUT;
 8000d70:	2303      	movs	r3, #3
 8000d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2201      	movs	r2, #1
 8000d7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8000d7e:	e10e      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d190      	bne.n	8000cac <HAL_SPI_TransmitReceive+0x186>
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d18b      	bne.n	8000cac <HAL_SPI_TransmitReceive+0x186>
 8000d94:	e0a5      	b.n	8000ee2 <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d003      	beq.n	8000da6 <HAL_SPI_TransmitReceive+0x280>
 8000d9e:	8b7b      	ldrh	r3, [r7, #26]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	f040 8094 	bne.w	8000ece <HAL_SPI_TransmitReceive+0x3a8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	330c      	adds	r3, #12
 8000db0:	7812      	ldrb	r2, [r2, #0]
 8000db2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db8:	1c5a      	adds	r2, r3, #1
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	86da      	strh	r2, [r3, #54]	@ 0x36

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d17b      	bne.n	8000ece <HAL_SPI_TransmitReceive+0x3a8>
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000dde:	d176      	bne.n	8000ece <HAL_SPI_TransmitReceive+0x3a8>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000dee:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000df0:	e06d      	b.n	8000ece <HAL_SPI_TransmitReceive+0x3a8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d12e      	bne.n	8000e5e <HAL_SPI_TransmitReceive+0x338>
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d029      	beq.n	8000e5e <HAL_SPI_TransmitReceive+0x338>
 8000e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d126      	bne.n	8000e5e <HAL_SPI_TransmitReceive+0x338>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	330c      	adds	r3, #12
 8000e1a:	7812      	ldrb	r2, [r2, #0]
 8000e1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	1c5a      	adds	r2, r3, #1
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d10c      	bne.n	8000e5e <HAL_SPI_TransmitReceive+0x338>
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e4c:	d107      	bne.n	8000e5e <HAL_SPI_TransmitReceive+0x338>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000e5c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d119      	bne.n	8000ea0 <HAL_SPI_TransmitReceive+0x37a>
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d014      	beq.n	8000ea0 <HAL_SPI_TransmitReceive+0x37a>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e88:	1c5a      	adds	r2, r3, #1
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	3b01      	subs	r3, #1
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8000ea0:	f7ff f9f4 	bl	800028c <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d803      	bhi.n	8000eb8 <HAL_SPI_TransmitReceive+0x392>
 8000eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb6:	d102      	bne.n	8000ebe <HAL_SPI_TransmitReceive+0x398>
 8000eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d107      	bne.n	8000ece <HAL_SPI_TransmitReceive+0x3a8>
      {
        errorcode = HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8000ecc:	e067      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d18c      	bne.n	8000df2 <HAL_SPI_TransmitReceive+0x2cc>
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d187      	bne.n	8000df2 <HAL_SPI_TransmitReceive+0x2cc>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ee6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000eea:	d119      	bne.n	8000f20 <HAL_SPI_TransmitReceive+0x3fa>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8000eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	68f8      	ldr	r0, [r7, #12]
 8000ef8:	f000 f85c 	bl	8000fb4 <SPI_WaitFlagStateUntilTimeout>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d009      	beq.n	8000f16 <HAL_SPI_TransmitReceive+0x3f0>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f06:	f043 0202 	orr.w	r2, r3, #2
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      goto error;
 8000f14:	e043      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
    }
    /* Read CRC */
    tmpreg = READ_REG(hspi->Instance->DR);
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	617b      	str	r3, [r7, #20]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8000f1e:	697b      	ldr	r3, [r7, #20]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	f003 0310 	and.w	r3, r3, #16
 8000f2a:	2b10      	cmp	r3, #16
 8000f2c:	d10d      	bne.n	8000f4a <HAL_SPI_TransmitReceive+0x424>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f32:	f043 0202 	orr.w	r2, r3, #2
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8000f42:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f000 f8b8 	bl	80010c4 <SPI_EndRxTxTransaction>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d006      	beq.n	8000f68 <HAL_SPI_TransmitReceive+0x442>
  {
    errorcode = HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2220      	movs	r2, #32
 8000f64:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8000f66:	e01a      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10a      	bne.n	8000f86 <HAL_SPI_TransmitReceive+0x460>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000f70:	2300      	movs	r3, #0
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_SPI_TransmitReceive+0x470>
  {
    errorcode = HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000f94:	e003      	b.n	8000f9e <HAL_SPI_TransmitReceive+0x478>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8000fa6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3730      	adds	r7, #48	@ 0x30
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8000fc4:	f7ff f962 	bl	800028c <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fcc:	1a9b      	subs	r3, r3, r2
 8000fce:	683a      	ldr	r2, [r7, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8000fd4:	f7ff f95a 	bl	800028c <HAL_GetTick>
 8000fd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8000fda:	4b39      	ldr	r3, [pc, #228]	@ (80010c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	015b      	lsls	r3, r3, #5
 8000fe0:	0d1b      	lsrs	r3, r3, #20
 8000fe2:	69fa      	ldr	r2, [r7, #28]
 8000fe4:	fb02 f303 	mul.w	r3, r2, r3
 8000fe8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000fea:	e054      	b.n	8001096 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff2:	d050      	beq.n	8001096 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8000ff4:	f7ff f94a 	bl	800028c <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	69fa      	ldr	r2, [r7, #28]
 8001000:	429a      	cmp	r2, r3
 8001002:	d902      	bls.n	800100a <SPI_WaitFlagStateUntilTimeout+0x56>
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d13d      	bne.n	8001086 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	685a      	ldr	r2, [r3, #4]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001018:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001022:	d111      	bne.n	8001048 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800102c:	d004      	beq.n	8001038 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001036:	d107      	bne.n	8001048 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001046:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800104c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001050:	d10f      	bne.n	8001072 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001070:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e017      	b.n	80010b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3b01      	subs	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	4013      	ands	r3, r2
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	bf0c      	ite	eq
 80010a6:	2301      	moveq	r3, #1
 80010a8:	2300      	movne	r3, #0
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d19b      	bne.n	8000fec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3720      	adds	r7, #32
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000014 	.word	0x20000014

080010c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af02      	add	r7, sp, #8
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	2201      	movs	r2, #1
 80010d8:	2102      	movs	r1, #2
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f7ff ff6a 	bl	8000fb4 <SPI_WaitFlagStateUntilTimeout>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d007      	beq.n	80010f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010ea:	f043 0220 	orr.w	r2, r3, #32
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e032      	b.n	800115c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80010f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <SPI_EndRxTxTransaction+0xa0>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001168 <SPI_EndRxTxTransaction+0xa4>)
 80010fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001100:	0d5b      	lsrs	r3, r3, #21
 8001102:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001106:	fb02 f303 	mul.w	r3, r2, r3
 800110a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001114:	d112      	bne.n	800113c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	2200      	movs	r2, #0
 800111e:	2180      	movs	r1, #128	@ 0x80
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff ff47 	bl	8000fb4 <SPI_WaitFlagStateUntilTimeout>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d016      	beq.n	800115a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001130:	f043 0220 	orr.w	r2, r3, #32
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e00f      	b.n	800115c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00a      	beq.n	8001158 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	3b01      	subs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001152:	2b80      	cmp	r3, #128	@ 0x80
 8001154:	d0f2      	beq.n	800113c <SPI_EndRxTxTransaction+0x78>
 8001156:	e000      	b.n	800115a <SPI_EndRxTxTransaction+0x96>
        break;
 8001158:	bf00      	nop
  }

  return HAL_OK;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000014 	.word	0x20000014
 8001168:	165e9f81 	.word	0x165e9f81

0800116c <HAL_ADC_ConvCpltCallback>:
    HAL_ADC_Start_IT(&hadc1);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a06      	ldr	r2, [pc, #24]	@ (8001194 <HAL_ADC_ConvCpltCallback+0x28>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d105      	bne.n	800118a <HAL_ADC_ConvCpltCallback+0x1e>
    {
        adc_value = HAL_ADC_GetValue(hadc);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff f9a0 	bl	80004c4 <HAL_ADC_GetValue>
 8001184:	4603      	mov	r3, r0
 8001186:	4a04      	ldr	r2, [pc, #16]	@ (8001198 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001188:	6013      	str	r3, [r2, #0]
        // Optional: You can toggle an LED or send data here
    }
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40012000 	.word	0x40012000
 8001198:	20000080 	.word	0x20000080

0800119c <ADC_IRQHandler>:


void ADC_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc1);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <ADC_IRQHandler+0x10>)
 80011a2:	f7ff f87f 	bl	80002a4 <HAL_ADC_IRQHandler>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000038 	.word	0x20000038

080011b0 <main>:
SPI_HandleTypeDef hspi1;

uint8_t tx_buffer[10] = {10,20,30,40,50,60,70,80,90,100};
uint8_t rx_buffer[10];
void spi1_init(void);
int main(){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af02      	add	r7, sp, #8
	HAL_Init();
 80011b6:	f7ff f80f 	bl	80001d8 <HAL_Init>
	spi1_init();
 80011ba:	f000 f811 	bl	80011e0 <spi1_init>

	HAL_SPI_TransmitReceive(&hspi1,tx_buffer,rx_buffer,10,100);
 80011be:	2364      	movs	r3, #100	@ 0x64
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	230a      	movs	r3, #10
 80011c4:	4a03      	ldr	r2, [pc, #12]	@ (80011d4 <main+0x24>)
 80011c6:	4904      	ldr	r1, [pc, #16]	@ (80011d8 <main+0x28>)
 80011c8:	4804      	ldr	r0, [pc, #16]	@ (80011dc <main+0x2c>)
 80011ca:	f7ff fcac 	bl	8000b26 <HAL_SPI_TransmitReceive>
	while(1){
 80011ce:	bf00      	nop
 80011d0:	e7fd      	b.n	80011ce <main+0x1e>
 80011d2:	bf00      	nop
 80011d4:	200000dc 	.word	0x200000dc
 80011d8:	20000008 	.word	0x20000008
 80011dc:	20000084 	.word	0x20000084

080011e0 <spi1_init>:

	}
}

void spi1_init(void){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e6:	f107 030c 	add.w	r3, r7, #12
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	611a      	str	r2, [r3, #16]
	__HAL_RCC_SPI1_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <spi1_init+0xc4>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	4a29      	ldr	r2, [pc, #164]	@ (80012a4 <spi1_init+0xc4>)
 8001200:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001204:	6453      	str	r3, [r2, #68]	@ 0x44
 8001206:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <spi1_init+0xc4>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <spi1_init+0xc4>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a22      	ldr	r2, [pc, #136]	@ (80012a4 <spi1_init+0xc4>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <spi1_init+0xc4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800122e:	23e0      	movs	r3, #224	@ 0xe0
 8001230:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001232:	2302      	movs	r3, #2
 8001234:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001236:	2305      	movs	r3, #5
 8001238:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	4619      	mov	r1, r3
 8001248:	4817      	ldr	r0, [pc, #92]	@ (80012a8 <spi1_init+0xc8>)
 800124a:	f7ff fa4d 	bl	80006e8 <HAL_GPIO_Init>

	//Configure SPI module
	hspi1.Instance = SPI1;
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <spi1_init+0xcc>)
 8001250:	4a17      	ldr	r2, [pc, #92]	@ (80012b0 <spi1_init+0xd0>)
 8001252:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <spi1_init+0xcc>)
 8001256:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800125a:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <spi1_init+0xcc>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <spi1_init+0xcc>)
 8001264:	2200      	movs	r2, #0
 8001266:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <spi1_init+0xcc>)
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800126e:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <spi1_init+0xcc>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001274:	4b0d      	ldr	r3, [pc, #52]	@ (80012ac <spi1_init+0xcc>)
 8001276:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800127a:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800127c:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <spi1_init+0xcc>)
 800127e:	2210      	movs	r2, #16
 8001280:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <spi1_init+0xcc>)
 8001284:	2200      	movs	r2, #0
 8001286:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001288:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <spi1_init+0xcc>)
 800128a:	2200      	movs	r2, #0
 800128c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800128e:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <spi1_init+0xcc>)
 8001290:	2200      	movs	r2, #0
 8001292:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_SPI_Init(&hspi1);
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <spi1_init+0xcc>)
 8001296:	f7ff fbab 	bl	80009f0 <HAL_SPI_Init>

}
 800129a:	bf00      	nop
 800129c:	3720      	adds	r7, #32
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020000 	.word	0x40020000
 80012ac:	20000084 	.word	0x20000084
 80012b0:	40013000 	.word	0x40013000

080012b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012b4:	480d      	ldr	r0, [pc, #52]	@ (80012ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012bc:	480c      	ldr	r0, [pc, #48]	@ (80012f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80012be:	490d      	ldr	r1, [pc, #52]	@ (80012f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012c0:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <LoopForever+0xe>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c4:	e002      	b.n	80012cc <LoopCopyDataInit>

080012c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ca:	3304      	adds	r3, #4

080012cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d0:	d3f9      	bcc.n	80012c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d2:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80012d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001300 <LoopForever+0x16>)
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d8:	e001      	b.n	80012de <LoopFillZerobss>

080012da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012dc:	3204      	adds	r2, #4

080012de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e0:	d3fb      	bcc.n	80012da <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80012e2:	f000 f811 	bl	8001308 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80012e6:	f7ff ff63 	bl	80011b0 <main>

080012ea <LoopForever>:

LoopForever:
  b LoopForever
 80012ea:	e7fe      	b.n	80012ea <LoopForever>
  ldr   r0, =_estack
 80012ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80012f8:	08001370 	.word	0x08001370
  ldr r2, =_sbss
 80012fc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001300:	200000e8 	.word	0x200000e8

08001304 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001304:	e7fe      	b.n	8001304 <BusFault_Handler>
	...

08001308 <__libc_init_array>:
 8001308:	b570      	push	{r4, r5, r6, lr}
 800130a:	4d0d      	ldr	r5, [pc, #52]	@ (8001340 <__libc_init_array+0x38>)
 800130c:	4c0d      	ldr	r4, [pc, #52]	@ (8001344 <__libc_init_array+0x3c>)
 800130e:	1b64      	subs	r4, r4, r5
 8001310:	10a4      	asrs	r4, r4, #2
 8001312:	2600      	movs	r6, #0
 8001314:	42a6      	cmp	r6, r4
 8001316:	d109      	bne.n	800132c <__libc_init_array+0x24>
 8001318:	4d0b      	ldr	r5, [pc, #44]	@ (8001348 <__libc_init_array+0x40>)
 800131a:	4c0c      	ldr	r4, [pc, #48]	@ (800134c <__libc_init_array+0x44>)
 800131c:	f000 f818 	bl	8001350 <_init>
 8001320:	1b64      	subs	r4, r4, r5
 8001322:	10a4      	asrs	r4, r4, #2
 8001324:	2600      	movs	r6, #0
 8001326:	42a6      	cmp	r6, r4
 8001328:	d105      	bne.n	8001336 <__libc_init_array+0x2e>
 800132a:	bd70      	pop	{r4, r5, r6, pc}
 800132c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001330:	4798      	blx	r3
 8001332:	3601      	adds	r6, #1
 8001334:	e7ee      	b.n	8001314 <__libc_init_array+0xc>
 8001336:	f855 3b04 	ldr.w	r3, [r5], #4
 800133a:	4798      	blx	r3
 800133c:	3601      	adds	r6, #1
 800133e:	e7f2      	b.n	8001326 <__libc_init_array+0x1e>
 8001340:	08001368 	.word	0x08001368
 8001344:	08001368 	.word	0x08001368
 8001348:	08001368 	.word	0x08001368
 800134c:	0800136c 	.word	0x0800136c

08001350 <_init>:
 8001350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001352:	bf00      	nop
 8001354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001356:	bc08      	pop	{r3}
 8001358:	469e      	mov	lr, r3
 800135a:	4770      	bx	lr

0800135c <_fini>:
 800135c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800135e:	bf00      	nop
 8001360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001362:	bc08      	pop	{r3}
 8001364:	469e      	mov	lr, r3
 8001366:	4770      	bx	lr
