# Dcache
=======================
## Getting Started
To run all tests in this design
```
make test
```
To generate Verilog
```
make verilog
```