Classic Timing Analyzer report for Register_5bits
Wed Oct 01 15:27:07 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                  ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.365 ns    ; register_in[2] ; out[2]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.293 ns    ; out[0]~reg0    ; out[0]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.971 ns    ; load           ; out[3]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+----------------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To          ; To Clock ;
+-------+--------------+------------+----------------+-------------+----------+
; N/A   ; None         ; 4.365 ns   ; register_in[2] ; out[2]~reg0 ; clock    ;
; N/A   ; None         ; 3.976 ns   ; register_in[1] ; out[1]~reg0 ; clock    ;
; N/A   ; None         ; 3.841 ns   ; register_in[3] ; out[3]~reg0 ; clock    ;
; N/A   ; None         ; 3.553 ns   ; register_in[4] ; out[4]~reg0 ; clock    ;
; N/A   ; None         ; 0.340 ns   ; load           ; out[0]~reg0 ; clock    ;
; N/A   ; None         ; 0.340 ns   ; load           ; out[1]~reg0 ; clock    ;
; N/A   ; None         ; 0.340 ns   ; load           ; out[2]~reg0 ; clock    ;
; N/A   ; None         ; 0.340 ns   ; load           ; out[3]~reg0 ; clock    ;
; N/A   ; None         ; 0.340 ns   ; load           ; out[4]~reg0 ; clock    ;
; N/A   ; None         ; 0.043 ns   ; clear          ; out[0]~reg0 ; clock    ;
; N/A   ; None         ; 0.043 ns   ; clear          ; out[1]~reg0 ; clock    ;
; N/A   ; None         ; 0.043 ns   ; clear          ; out[2]~reg0 ; clock    ;
; N/A   ; None         ; 0.043 ns   ; clear          ; out[3]~reg0 ; clock    ;
; N/A   ; None         ; 0.043 ns   ; clear          ; out[4]~reg0 ; clock    ;
; N/A   ; None         ; -0.574 ns  ; register_in[0] ; out[0]~reg0 ; clock    ;
+-------+--------------+------------+----------------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 7.293 ns   ; out[0]~reg0 ; out[0] ; clock      ;
; N/A   ; None         ; 6.334 ns   ; out[4]~reg0 ; out[4] ; clock      ;
; N/A   ; None         ; 6.067 ns   ; out[2]~reg0 ; out[2] ; clock      ;
; N/A   ; None         ; 6.049 ns   ; out[3]~reg0 ; out[3] ; clock      ;
; N/A   ; None         ; 6.024 ns   ; out[1]~reg0 ; out[1] ; clock      ;
+-------+--------------+------------+-------------+--------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+----------------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To          ; To Clock ;
+---------------+-------------+-----------+----------------+-------------+----------+
; N/A           ; None        ; 0.971 ns  ; load           ; out[3]~reg0 ; clock    ;
; N/A           ; None        ; 0.970 ns  ; load           ; out[0]~reg0 ; clock    ;
; N/A           ; None        ; 0.965 ns  ; load           ; out[4]~reg0 ; clock    ;
; N/A           ; None        ; 0.804 ns  ; register_in[0] ; out[0]~reg0 ; clock    ;
; N/A           ; None        ; 0.725 ns  ; load           ; out[2]~reg0 ; clock    ;
; N/A           ; None        ; 0.699 ns  ; load           ; out[1]~reg0 ; clock    ;
; N/A           ; None        ; 0.187 ns  ; clear          ; out[0]~reg0 ; clock    ;
; N/A           ; None        ; 0.187 ns  ; clear          ; out[1]~reg0 ; clock    ;
; N/A           ; None        ; 0.187 ns  ; clear          ; out[2]~reg0 ; clock    ;
; N/A           ; None        ; 0.187 ns  ; clear          ; out[3]~reg0 ; clock    ;
; N/A           ; None        ; 0.187 ns  ; clear          ; out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.323 ns ; register_in[4] ; out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.611 ns ; register_in[3] ; out[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.746 ns ; register_in[1] ; out[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.135 ns ; register_in[2] ; out[2]~reg0 ; clock    ;
+---------------+-------------+-----------+----------------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 01 15:27:07 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register_5bits -c Register_5bits --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "out[2]~reg0" (data pin = "register_in[2]", clock pin = "clock") is 4.365 ns
    Info: + Longest pin to register delay is 6.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'register_in[2]'
        Info: 2: + IC(5.660 ns) + CELL(0.150 ns) = 6.650 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'out~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.734 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.074 ns ( 15.95 % )
        Info: Total interconnect delay = 5.660 ns ( 84.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
Info: tco from clock "clock" to destination pin "out[0]" through register "out[0]~reg0" is 7.293 ns
    Info: + Longest clock path from clock "clock" to source register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 1; REG Node = 'out[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 1; REG Node = 'out[0]~reg0'
        Info: 2: + IC(1.912 ns) + CELL(2.798 ns) = 4.710 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'out[0]'
        Info: Total cell delay = 2.798 ns ( 59.41 % )
        Info: Total interconnect delay = 1.912 ns ( 40.59 % )
Info: th for register "out[3]~reg0" (data pin = "load", clock pin = "clock") is 0.971 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 1; REG Node = 'out[3]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 6; PIN Node = 'load'
        Info: 2: + IC(0.405 ns) + CELL(0.150 ns) = 1.544 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'out~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.628 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 1; REG Node = 'out[3]~reg0'
        Info: Total cell delay = 1.223 ns ( 75.12 % )
        Info: Total interconnect delay = 0.405 ns ( 24.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed Oct 01 15:27:07 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


