
/esw/san2/premjha2/ekbTest/ekb/chips/p9/procedures/utils/stopreg/p9_core_save_restore_routines.o:     file format elf64-powerpc


Disassembly of section .selfRestore:

0000000000000000 <_start>:
	...

0000000000000100 <_sreset_hndlr>:
     100:	7e a0 00 a6 	mfmsr   r21
     104:	62 b5 10 00 	ori     r21,r21,4096
     108:	7a b7 57 e3 	rldicl. r23,r21,42,63
     10c:	41 82 00 2c 	beq     138 <hv_core_init>

0000000000000110 <uv_core_check>:
     110:	3a 20 00 01 	li      r17,1
     114:	7e 1f 7a a6 	mfspr   r16,511
     118:	7a 08 0f e1 	rldicl. r8,r16,1,63
     11c:	41 82 00 14 	beq     130 <uv_init_error>
     120:	3a 20 00 02 	li      r17,2
     124:	7a 08 07 a0 	clrldi  r8,r16,62
     128:	2c 08 00 02 	cmpwi   r8,2
     12c:	41 82 00 20 	beq     14c <uv_core_init>

0000000000000130 <uv_init_error>:
     130:	7e 39 8b 78 	mr      r25,r17
     134:	00 00 02 00 	attn

0000000000000138 <hv_core_init>:
     138:	7e 99 4a a6 	mfspr   r20,313
     13c:	3a 34 20 00 	addi    r17,r20,8192
     140:	7e 3a 03 a6 	mtsrr0  r17
     144:	7e bb 03 a6 	mtsrr1  r21
     148:	4c 00 00 24 	rfid

000000000000014c <uv_core_init>:
     14c:	7e 99 7a a6 	mfspr   r20,505
     150:	39 14 20 00 	addi    r8,r20,8192
     154:	7d 1a 7b a6 	mtspr   506,r8
     158:	7e bb 7b a6 	mtspr   507,r21
     15c:	4c 00 02 64 	.long 0x4c000264
	...
     200:	00 00 02 00 	attn
	...
     300:	00 00 02 00 	attn
	...
     380:	00 00 02 00 	attn
	...
     400:	00 00 02 00 	attn
	...
     480:	00 00 02 00 	attn
	...
     500:	00 00 02 00 	attn
	...
     600:	00 00 02 00 	attn
	...
     700:	00 00 02 00 	attn
	...
     800:	00 00 02 00 	attn
	...
     900:	00 00 02 00 	attn
	...
     980:	00 00 02 00 	attn
	...
     a00:	00 00 02 00 	attn
	...
     b00:	00 00 02 00 	attn
	...
     c00:	4b ff f5 00 	b       100 <_sreset_hndlr>
	...
     d00:	00 00 02 00 	attn
	...
     e00:	00 00 02 00 	attn
	...
     e20:	00 00 02 00 	attn
	...
     e40:	00 00 02 00 	attn
	...
     e60:	00 00 02 00 	attn
	...
     e80:	00 00 02 00 	attn
	...
     ea0:	00 00 02 00 	attn
	...
     ec0:	00 00 02 00 	attn
	...
     ee0:	00 00 02 00 	attn
	...
     f00:	00 00 02 00 	attn
	...
     f20:	00 00 02 00 	attn
	...
     f40:	00 00 02 00 	attn
	...
     f60:	00 00 02 00 	attn
	...
     f80:	00 00 02 00 	attn
	...
    1200:	7d 59 4b a6 	mtspr   313,r10

0000000000001204 <save_restore_done>:
    1204:	7c 00 03 e4 	slbia
    1208:	4c 00 02 e4 	.long 0x4c0002e4
    120c:	00 00 02 00 	attn
	...
    1280:	7d 59 4b a6 	mtspr   313,r10
    1284:	7d 39 7b a6 	mtspr   505,r9
    1288:	7c 00 03 e4 	slbia
    128c:	4c 00 02 e4 	.long 0x4c0002e4
    1290:	00 00 02 00 	attn
	...
    1300:	5f 53 4d 46 	rlwnm   r19,r26,r9,21,3
	...

0000000000002000 <thread_launcher_start>:
    2000:	7c 5f fa a6 	mfspr   r2,1023
    2004:	39 00 01 e0 	li      r8,480
    2008:	7d 14 43 a6 	mtspr   276,r8
    200c:	7c 95 42 a6 	mfspr   r4,277
    2010:	78 84 07 e1 	clrldi. r4,r4,63
    2014:	41 82 00 1c 	beq     2030 <core_is_not_fused>

0000000000002018 <core_is_fused>:
    2018:	78 45 ef e2 	rldicl  r5,r2,61,63
    201c:	78 a5 0f a4 	rldicr  r5,r5,1,62
    2020:	78 48 07 e0 	clrldi  r8,r2,63
    2024:	7c a5 42 14 	add     r5,r5,r8
    2028:	78 46 ff a2 	rldicl  r6,r2,63,62
    202c:	48 00 00 0c 	b       2038 <thread_restore>

0000000000002030 <core_is_not_fused>:
    2030:	78 45 f7 a2 	rldicl  r5,r2,62,62
    2034:	78 46 07 a0 	clrldi  r6,r2,62

0000000000002038 <thread_restore>:
    2038:	78 48 e7 62 	rldicl  r8,r2,60,61
    203c:	79 08 17 64 	rldicr  r8,r8,2,61
    2040:	7c a5 42 14 	add     r5,r5,r8
    2044:	78 a7 64 e4 	rldicr  r7,r5,12,51
    2048:	38 e7 24 00 	addi    r7,r7,9216
    204c:	7c e7 a2 14 	add     r7,r7,r20

0000000000002050 <calculate_thread_save_addr>:
    2050:	78 ce 45 e4 	rldicr  r14,r6,8,55
    2054:	7d ce 3a 14 	add     r14,r14,r7
    2058:	39 ce 08 00 	addi    r14,r14,2048

000000000000205c <calculate_core_self_save_addr>:
    205c:	7c ef 3b 78 	mr      r15,r7
    2060:	39 ef 0e 00 	addi    r15,r15,3584

0000000000002064 <calculate_self_restore_address>:
    2064:	7c ed 3b 78 	mr      r13,r7
    2068:	78 c8 4d a4 	rldicr  r8,r6,9,54
    206c:	7d ad 42 14 	add     r13,r13,r8
    2070:	39 87 0c 00 	addi    r12,r7,3072
    2074:	7c a8 2b 78 	mr      r8,r5
    2078:	71 08 00 01 	andi.   r8,r8,1
    207c:	28 08 00 00 	cmplwi  r8,0
    2080:	41 82 00 10 	beq     2090 <set_scratch_reg0>

0000000000002084 <set_scratch_reg1>:
    2084:	39 00 00 08 	li      r8,8
    2088:	7d 14 43 a6 	mtspr   276,r8
    208c:	48 00 00 0c 	b       2098 <read_scratch_reg>

0000000000002090 <set_scratch_reg0>:
    2090:	39 00 00 00 	li      r8,0
    2094:	7d 14 43 a6 	mtspr   276,r8

0000000000002098 <read_scratch_reg>:
    2098:	7e 55 42 a6 	mfspr   r18,277
    209c:	3a 20 00 01 	li      r17,1
    20a0:	7e 48 88 38 	and     r8,r18,r17
    20a4:	2c 08 00 00 	cmpwi   r8,0
    20a8:	40 82 00 e4 	bne     218c <find_self_save>

00000000000020ac <thread_restore_base>:
    20ac:	39 00 01 e0 	li      r8,480
    20b0:	7d 14 43 a6 	mtspr   276,r8
    20b4:	7d a8 03 a6 	mtlr    r13
    20b8:	4e 80 00 21 	blrl

00000000000020bc <thread_restore_return>:
    20bc:	2c 06 00 00 	cmpwi   r6,0
    20c0:	40 82 00 1c 	bne     20dc <restore_done>

00000000000020c4 <wait_until_single_thread>:
    20c4:	7d 15 42 a6 	mfspr   r8,277
    20c8:	79 08 e7 22 	rldicl  r8,r8,60,60
    20cc:	2c 08 00 07 	cmpwi   r8,7
    20d0:	40 82 ff f4 	bne     20c4 <wait_until_single_thread>
    20d4:	7d 88 03 a6 	mtlr    r12
    20d8:	4e 80 00 21 	blrl

00000000000020dc <restore_done>:
    20dc:	39 00 ff fe 	li      r8,-2
    20e0:	7e b5 40 39 	and.    r21,r21,r8
    20e4:	28 17 00 00 	cmplwi  r23,0
    20e8:	41 82 00 64 	beq     214c <initiate_hv_compatibility_mode>
    20ec:	7a 51 e7 e3 	rldicl. r17,r18,60,63
    20f0:	41 82 00 7c 	beq     216c <initiate_urmor_restore>

00000000000020f4 <initiate_runtime_hv_wakeup>:
    20f4:	39 00 00 00 	li      r8,0
    20f8:	7e 3b 02 a6 	mfsrr1  r17
    20fc:	79 11 b2 6c 	rldimi  r17,r8,22,41
    2100:	7e 3b 03 a6 	mtsrr1  r17
    2104:	7e 3b 4a a6 	mfspr   r17,315
    2108:	79 11 b2 6c 	rldimi  r17,r8,22,41
    210c:	7e 3b 4b a6 	mtspr   315,r17
    2110:	7e 1f 7a a6 	mfspr   r16,511
    2114:	79 10 f8 0e 	rldimi  r16,r8,63,0
    2118:	79 15 b2 6c 	rldimi  r21,r8,22,41
    211c:	39 14 12 00 	addi    r8,r20,4608
    2120:	28 06 00 00 	cmplwi  r6,0
    2124:	41 82 00 08 	beq     212c <update_usrrx>
    2128:	39 08 00 04 	addi    r8,r8,4

000000000000212c <update_usrrx>:
    212c:	7d 1a 7b a6 	mtspr   506,r8
    2130:	7e bb 7b a6 	mtspr   507,r21
    2134:	2c 06 00 00 	cmpwi   r6,0
    2138:	40 82 00 08 	bne     2140 <exit_to_thread_stop>
    213c:	7e 1f 7b a6 	mtspr   511,r16

0000000000002140 <exit_to_thread_stop>:
    2140:	4c 00 01 2c 	isync
    2144:	4c 00 02 64 	.long 0x4c000264
    2148:	00 00 02 00 	attn

000000000000214c <initiate_hv_compatibility_mode>:
    214c:	39 14 12 00 	addi    r8,r20,4608
    2150:	28 06 00 00 	cmplwi  r6,0
    2154:	41 82 00 08 	beq     215c <update_srrx>
    2158:	39 08 00 04 	addi    r8,r8,4

000000000000215c <update_srrx>:
    215c:	7d 1a 03 a6 	mtsrr0  r8
    2160:	7e bb 03 a6 	mtsrr1  r21
    2164:	4c 00 00 24 	rfid
    2168:	00 00 02 00 	attn

000000000000216c <initiate_urmor_restore>:
    216c:	39 14 12 80 	addi    r8,r20,4736
    2170:	28 06 00 00 	cmplwi  r6,0
    2174:	41 82 00 08 	beq     217c <update_uv_exit>
    2178:	39 08 00 08 	addi    r8,r8,8

000000000000217c <update_uv_exit>:
    217c:	7d 1a 7b a6 	mtspr   506,r8
    2180:	7e bb 7b a6 	mtspr   507,r21
    2184:	4c 00 02 64 	.long 0x4c000264
    2188:	00 00 02 00 	attn

000000000000218c <find_self_save>:
    218c:	3b ed 00 08 	addi    r31,r13,8
    2190:	7d c8 03 a6 	mtlr    r14
    2194:	4e 80 00 21 	blrl
    2198:	2c 06 00 00 	cmpwi   r6,0
    219c:	40 82 f0 68 	bne     1204 <save_restore_done>

00000000000021a0 <save_core_spr>:
    21a0:	3b ec 00 08 	addi    r31,r12,8
    21a4:	7d e8 03 a6 	mtlr    r15
    21a8:	4e 80 00 21 	blrl
    21ac:	4b ff f0 58 	b       1204 <save_restore_done>
	...
    2300:	38 00 02 78 	li      r0,632
    2304:	64 00 7c 00 	oris    r0,r0,31744
    2308:	90 1f ff fc 	stw     r0,-4(r31)
    230c:	78 20 84 20 	rldicl  r0,r1,16,48
    2310:	64 00 64 00 	oris    r0,r0,25600
    2314:	b4 1f 00 02 	sthu    r0,2(r31)
    2318:	78 20 04 22 	rldicl  r0,r1,32,48
    231c:	b4 1f 00 04 	sthu    r0,4(r31)
    2320:	78 20 84 22 	rldicl  r0,r1,48,48
    2324:	b4 1f 00 08 	sthu    r0,8(r31)
    2328:	78 20 04 20 	clrldi  r0,r1,48
    232c:	b4 1f 00 04 	sthu    r0,4(r31)
    2330:	3b ff 00 0e 	addi    r31,r31,14
    2334:	4e 80 00 20 	blr
