$comment
	File created using the following command:
		vcd file EightBitAdd.msim.vcd -direction
$end
$date
	Wed Oct 16 20:57:48 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module EightBitAdd_vlg_vec_tst $end
$var reg 8 ! A_IN [7:0] $end
$var reg 8 " B_IN [7:0] $end
$var reg 1 # C_IN $end
$var wire 1 $ C_OUT $end
$var wire 1 % S [7] $end
$var wire 1 & S [6] $end
$var wire 1 ' S [5] $end
$var wire 1 ( S [4] $end
$var wire 1 ) S [3] $end
$var wire 1 * S [2] $end
$var wire 1 + S [1] $end
$var wire 1 , S [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 C_OUT~output_o $end
$var wire 1 5 S[7]~output_o $end
$var wire 1 6 S[6]~output_o $end
$var wire 1 7 S[5]~output_o $end
$var wire 1 8 S[4]~output_o $end
$var wire 1 9 S[3]~output_o $end
$var wire 1 : S[2]~output_o $end
$var wire 1 ; S[1]~output_o $end
$var wire 1 < S[0]~output_o $end
$var wire 1 = A_IN[7]~input_o $end
$var wire 1 > B_IN[7]~input_o $end
$var wire 1 ? A_IN[6]~input_o $end
$var wire 1 @ B_IN[6]~input_o $end
$var wire 1 A B_IN[5]~input_o $end
$var wire 1 B A_IN[2]~input_o $end
$var wire 1 C B_IN[2]~input_o $end
$var wire 1 D B_IN[1]~input_o $end
$var wire 1 E A_IN[0]~input_o $end
$var wire 1 F B_IN[0]~input_o $end
$var wire 1 G C_IN~input_o $end
$var wire 1 H inst|inst33~0_combout $end
$var wire 1 I B_IN[3]~input_o $end
$var wire 1 J inst|inst42~1_combout $end
$var wire 1 K A_IN[4]~input_o $end
$var wire 1 L B_IN[4]~input_o $end
$var wire 1 M inst1|inst30~0_combout $end
$var wire 1 N inst1|inst33~0_combout $end
$var wire 1 O inst1|inst42~0_combout $end
$var wire 1 P A_IN[5]~input_o $end
$var wire 1 Q inst1|inst44|inst1~0_combout $end
$var wire 1 R inst1|inst44|inst1~combout $end
$var wire 1 S inst1|inst3|inst1~combout $end
$var wire 1 T inst1|inst2|inst1~combout $end
$var wire 1 U inst|inst42~0_combout $end
$var wire 1 V inst1|inst|inst1~combout $end
$var wire 1 W A_IN[3]~input_o $end
$var wire 1 X inst|inst44|inst1~combout $end
$var wire 1 Y inst|inst3|inst1~combout $end
$var wire 1 Z A_IN[1]~input_o $end
$var wire 1 [ inst|inst2|inst1~combout $end
$var wire 1 \ inst|inst|inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
b10000000 "
0#
1$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
14
05
06
07
08
09
0:
0;
0<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
$end
#1000000
