// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "07/27/2017 19:15:11"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	[67:64] BusA;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~35 ;
wire \BusA[64]~2 ;
wire \BusA[67]~3 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Equal0~2 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.IDLE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~6 ;
wire \Equal2~5 ;
wire \Equal2~2 ;
wire \Equal2~1 ;
wire \Equal2~0 ;
wire \Equal2~3 ;
wire \Equal2~4_combout ;
wire \led~reg0_regout ;
wire \Equal2~7 ;
wire \subad_i2c_rst_slv~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout ;
wire \linkICS~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5COUT1_20 ;
wire \i2c_slave_subad_instance|sda_in~0 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9COUT1_16 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11COUT1_17 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13COUT1_18 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1COUT1_20 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37COUT1_41 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7COUT1_42 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2COUT1_43 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17COUT1_44 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13COUT1_22 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7COUT1_23 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9COUT1_24 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1COUT1_26 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22COUT1_46 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7COUT1_16 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9COUT1_17 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11COUT1_18 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~6 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~7 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~5 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~4 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~0 ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1_combout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout ;
wire \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0_combout ;
wire [23:0] Rx_cmd;
wire [7:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg ;
wire [31:0] Buff_temp;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [6:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg ;
wire [7:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [3:0] \my_uart_rx|rx_count ;
wire [7:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count ;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count ;
wire [7:0] \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg ;


// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[64]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[64]~2 ),
	.padio(BusA[64]));
// synopsys translate_off
defparam \BusA[64]~I .open_drain_output = "true";
defparam \BusA[64]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[67]~I (
	.datain(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0_combout ),
	.oe(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ),
	.combout(\BusA[67]~3 ),
	.padio(BusA[67]));
// synopsys translate_off
defparam \BusA[67]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS(\speed_select|cnt_rx [12] $ ((((!(!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , 
// , , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "a5a5";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "c3cc";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "df20";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [1]) # (\my_uart_rx|rx_count [2]))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [2])))) # 
// (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_count [3])), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ecc4";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "9995";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "3f3f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_complete_reg~regout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "abaa";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [11] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [12]),
	.datac(\speed_select|cnt_rx [11]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [3] & (\speed_select|always2~2_combout  & \speed_select|cnt_rx [4]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [4]) # ((\speed_select|cnt_rx [3] & 
// \speed_select|always2~2_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|always2~2_combout ),
	.datad(\speed_select|cnt_rx [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "d540";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [7]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "5f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~1_combout  & \speed_select|always2~4_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = ((\rs232_rx~combout  & (\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "c0c0";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "90f0";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_temp[1]~4_combout  & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff08";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_enable_reg~regout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0400";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS((((\my_uart_rx|rx_data_temp [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "2020";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|Mux2~0_combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "c888";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp [1]))))) # (!\my_uart_rx|rx_count 
// [0] & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "df80";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = (!\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "0550";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((\my_uart_rx|Mux7~3_combout  & (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|Mux7~3_combout ),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "0408";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux7~2_combout ),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (\my_uart_rx|rx_count [3] & (!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0008";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [1] & ((!\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [7])), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [7]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "ceaa";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [3] $ (\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|Mux5~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "caea";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!C1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [1] & (!\my_uart_rx|rx_data_reg [4] & (C1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [0] & (C1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [5])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_data_temp [5] & 
// (\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_data_temp [5]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "e848";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS((\my_uart_rx|Mux6~2_combout  & (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux6~2_combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "0a00";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [3] & (C1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & (!\Equal1~0 ))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal1~0 ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "5d0c";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # ((\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(vcc),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "3322";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2002";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!Buff_temp[3] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// Rx_cmd[3] = DFFEAS((((Buff_temp[3]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "ff00";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_only";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "datac";
defparam \Rx_cmd[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((Buff_temp[2] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))) # (!Buff_temp[2] & (\my_uart_rx|rx_data_reg [2] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\my_uart_rx|rx_data_reg [2]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eac0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// Rx_cmd[2] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_only";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "datac";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1]) # ((Buff_temp[1] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[1] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(Buff_temp[1]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "f888";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0]) # ((Buff_temp[0] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[0] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(\my_uart_rx|rx_data_reg [0]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eca0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// Rx_cmd[0] = DFFEAS((((Buff_temp[0]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "ff00";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_only";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "datac";
defparam \Rx_cmd[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~6  = (!Rx_cmd[3] & (!Rx_cmd[2] & (Rx_cmd[1] & Rx_cmd[0])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[2]),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "1000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "comb_only";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[5]),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eca0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[5]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0000";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eca0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// Rx_cmd[4] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_only";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "datac";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~5  = (!Rx_cmd[5] & (!Rx_cmd[7] & (Rx_cmd[6] & Rx_cmd[4])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[5]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[6]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "1000";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!Buff_temp[4] & (((\Current.WAIT~regout  & Buff_temp[12])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "f888";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// Rx_cmd[12] = DFFEAS((((Buff_temp[12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "ff00";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_only";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "datac";
defparam \Rx_cmd[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[15]) # ((Buff_temp[7] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[7] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[15]),
	.datac(Buff_temp[7]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[14]) # ((\Current.S1~regout  & Buff_temp[6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[6])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[14]),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eca0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[13]) # ((Buff_temp[5] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[5] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[13]),
	.datac(Buff_temp[5]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "f888";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[12] & (!Rx_cmd[15] & (Rx_cmd[14] & !Rx_cmd[13])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((Buff_temp[9] & \Current.WAIT~regout )))) # (!Buff_temp[1] & (((Buff_temp[9] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[9]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "f888";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[17] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[9])))) # (!Buff_temp[17] & (\Current.S1~regout  & (Buff_temp[9]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[17]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[9]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eac0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// Rx_cmd[17] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[17]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "0000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_only";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "datac";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[2] & ((\Current.S1~regout ) # ((Buff_temp[10] & \Current.WAIT~regout )))) # (!Buff_temp[2] & (((Buff_temp[10] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[10]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "f888";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[18] & ((\Current.WAIT~regout ) # ((Buff_temp[10] & \Current.S1~regout )))) # (!Buff_temp[18] & (((Buff_temp[10] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[18]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[10]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "f888";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// Rx_cmd[18] = DFFEAS((((Buff_temp[18]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "ff00";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_only";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "datac";
defparam \Rx_cmd[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[11]) # ((\Current.S1~regout  & Buff_temp[3])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[3])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[11]),
	.datad(Buff_temp[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eca0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[11] & ((\Current.S1~regout ) # ((Buff_temp[19] & \Current.WAIT~regout )))) # (!Buff_temp[11] & (((Buff_temp[19] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[19]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "f888";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.S1~regout  & ((Buff_temp[0]) # ((Buff_temp[8] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[8] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[0]),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[16] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[8])))) # (!Buff_temp[16] & (\Current.S1~regout  & (Buff_temp[8]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[16]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[8]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eac0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// Rx_cmd[16] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0000";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_only";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "datac";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[17] & (!Rx_cmd[18] & (Rx_cmd[19] & Rx_cmd[16])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[19]),
	.datad(Rx_cmd[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "1000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "comb_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((Buff_temp[15] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[23])))) # (!Buff_temp[15] & (((\Current.WAIT~regout  & Buff_temp[23])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[15]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "f888";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[21] & ((\Current.WAIT~regout ) # ((Buff_temp[13] & \Current.S1~regout )))) # (!Buff_temp[21] & (Buff_temp[13] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[21]),
	.datab(Buff_temp[13]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eca0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[14] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[22])))) # (!Buff_temp[14] & (((\Current.WAIT~regout  & Buff_temp[22])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[22]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "f888";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((Buff_temp[12] & \Current.S1~regout )))) # (!Buff_temp[20] & (Buff_temp[12] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(Buff_temp[12]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eac0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// Rx_cmd[20] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_only";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "datac";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[23] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[20])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[23]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// Rx_cmd[8] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[8]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0000";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_only";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "datac";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// Rx_cmd[10] = DFFEAS((((Buff_temp[10]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "ff00";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_only";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "datac";
defparam \Rx_cmd[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// Rx_cmd[11] = DFFEAS((((Buff_temp[11]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "ff00";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_only";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "datac";
defparam \Rx_cmd[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal2~3  = (Rx_cmd[8] & (!Rx_cmd[10] & (Rx_cmd[9] & !Rx_cmd[11])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "0020";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "comb_only";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2  & (\Equal2~1  & (\Equal2~0  & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal2~2 ),
	.datab(\Equal2~1 ),
	.datac(\Equal2~0 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \led~reg0 (
// Equation(s):
// \Equal2~7  = ((\Equal2~6  & (\Equal2~5  & \Equal2~4_combout )))
// \led~reg0_regout  = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal2~6 ),
	.datac(\Equal2~5 ),
	.datad(\Equal2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "c000";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_and_comb";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell subad_i2c_rst_slv(
// Equation(s):
// \subad_i2c_rst_slv~regout  = DFFEAS((((\Equal2~7 ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal2~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\subad_i2c_rst_slv~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam subad_i2c_rst_slv.lut_mask = "ff00";
defparam subad_i2c_rst_slv.operation_mode = "normal";
defparam subad_i2c_rst_slv.output_mode = "reg_only";
defparam subad_i2c_rst_slv.register_cascade_mode = "off";
defparam subad_i2c_rst_slv.sum_lutc_input = "datac";
defparam subad_i2c_rst_slv.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \subad_i2c_rst_slv~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\subad_i2c_rst_slv~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .lut_mask = "0000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout  = DFFEAS((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .lut_mask = "ff00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout  = DFFEAS((\BusA[64]~2 ) # (((!\linkICS~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusA[64]~2 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkICS~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .lut_mask = "aaff";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  = (!F1_scl_regi0 & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout  & ((\BusA[64]~2 ) # (!\linkICS~regout ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout  = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 , GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\BusA[64]~2 ),
	.datab(\linkICS~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .lut_mask = "0b00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .output_mode = "reg_and_comb";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell linkICS(
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout  & (!\BusA[64]~2  & (linkICS & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout )))
// \linkICS~regout  = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \Equal2~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout ),
	.datab(\BusA[64]~2 ),
	.datac(\Equal2~7 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.regout(\linkICS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICS.lut_mask = "0020";
defparam linkICS.operation_mode = "normal";
defparam linkICS.output_mode = "reg_and_comb";
defparam linkICS.register_cascade_mode = "off";
defparam linkICS.sum_lutc_input = "qfbk";
defparam linkICS.synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout  & ((\BusA[64]~2 ) # (!\linkICS~regout ))))

	.clk(gnd),
	.dataa(\BusA[64]~2 ),
	.datab(\linkICS~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi0~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|scl_regi~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .lut_mask = "b000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout )), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .lut_mask = "0eaa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout  = DFFEAS((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .lut_mask = "0f00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout  = DFFEAS((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .lut_mask = "ff00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout  = DFFEAS((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .lut_mask = "ff00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ) # 
// ((F1_data_out_state.data_out3) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout  = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1 , GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), 
// , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .lut_mask = "fffe";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .output_mode = "reg_and_comb";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout  = DFFEAS((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .lut_mask = "ff00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .lut_mask = "0000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ) # 
// ((F1_data_out_state.data_out0) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout  = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2 , GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), 
// , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~1 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .lut_mask = "fffe";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .output_mode = "reg_and_comb";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout  & ((F1_data_out_state.data_out_end) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout  = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3 , GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout 
// ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~2 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .lut_mask = "c0c8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .output_mode = "reg_and_comb";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1])), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7COUT1_16  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7COUT1_16 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .lut_mask = "6688";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0_combout  = (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1]) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0])) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2])) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3])

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .lut_mask = "7fff";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6] $ (((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19 ))))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5COUT1_20  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[5]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5COUT1_20 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .lut_mask = "5a5f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7] $ ((!(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5COUT1_20 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[6]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .lut_mask = "c3c3";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi (
// Equation(s):
// \i2c_slave_subad_instance|sda_in~0  = (\BusA[67]~3 ) # (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout  = DFFEAS(\i2c_slave_subad_instance|sda_in~0 , GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusA[67]~3 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|sda_in~0 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .lut_mask = "ffaa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .output_mode = "reg_and_comb";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|sda_in~0 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ))))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|sda_in~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .lut_mask = "accc";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5] & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7] & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6] & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .lut_mask = "0100";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .lut_mask = "c480";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .lut_mask = "88a0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .lut_mask = "c0a0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .lut_mask = "88c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .lut_mask = "a0c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout  = DFFEAS(((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout  
// & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .lut_mask = "c000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1_combout  = (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .lut_mask = "0f00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .lut_mask = "00c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0] = DFFEAS(((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout  $ (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .lut_mask = "0ff0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0])), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9COUT1_16  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9COUT1_16 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .lut_mask = "6688";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9 ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11COUT1_17  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9COUT1_16 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[1]~9COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11COUT1_17 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .lut_mask = "3c3f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13COUT1_18  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[2]~11COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13COUT1_18 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4] $ ((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13COUT1_18 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[3]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]),
	.cout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .lut_mask = "5a5f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] $ (((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19 ))))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1COUT1_20  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[5]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1COUT1_20 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .lut_mask = "5a5f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7] $ ((!(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1COUT1_20 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[4]~7 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[6]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .lut_mask = "c3c3";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2])))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .lut_mask = "0001";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .lut_mask = "a0f0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout  = ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7] & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .lut_mask = "0003";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .lut_mask = "1000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~2_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .lut_mask = "fafe";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout  = DFFEAS((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  
// & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .lut_mask = "4440";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .lut_mask = "40c8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .lut_mask = "c840";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  = (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .lut_mask = "f000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in5~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37COUT1_41  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~35 ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37COUT1_41 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .lut_mask = "ffaa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .output_mode = "none";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2] $ ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7COUT1_42  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37COUT1_41 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37_cout0 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~37COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7COUT1_42 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .lut_mask = "c303";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0_combout  = \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3] $ ((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]) # ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2COUT1_43  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]) # ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7COUT1_42 )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2COUT1_43 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .lut_mask = "5aaf";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4] $ ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17COUT1_44  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2COUT1_43 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~2COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17COUT1_44 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .lut_mask = "c303";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12  = CARRY(((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5]) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout ),
	.regout(),
	.cout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .lut_mask = "3ccf";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5] & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [4]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~15_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .lut_mask = "8241";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in3~regout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in1~regout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in0~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1] & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1] & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [1]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [1]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [0]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .lut_mask = "6006";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in2~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .lut_mask = "ea2a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0_combout  = \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2] $ ((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .lut_mask = "55aa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14_combout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [3]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~14_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .lut_mask = "0084";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1])), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13COUT1_22  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13COUT1_22 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .lut_mask = "6688";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13 ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7COUT1_23  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13COUT1_22 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7COUT1_23 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .lut_mask = "3c3f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9COUT1_24  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7COUT1_23 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9COUT1_24 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4] $ ((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9COUT1_24 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[3]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4]),
	.cout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .lut_mask = "5a5f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6] $ (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1COUT1_26  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[5]~5COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1COUT1_26 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .lut_mask = "3c3f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7] $ ((!(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1COUT1_26 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[4]~11 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[6]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .lut_mask = "c3c3";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout  = (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [7]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .lut_mask = "000f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout  = \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27  = CARRY((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45  = CARRY((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .lut_mask = "a505";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout  = \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7] $ (((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45 )))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]) # ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27 )))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22COUT1_46  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]) # ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45 )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22COUT1_46 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .lut_mask = "5aaf";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30_combout  = (((!(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22 ) # 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22COUT1_46 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~12 ),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .cin_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .lut_mask = "0f0f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .lut_mask = "0020";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7])) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & ((\i2c_slave_subad_instance|sda_in~0 ))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7])))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in7~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .lut_mask = "ba8a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_in6~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_subad_instance|sda_in~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .lut_mask = "ec4c";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7] & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6] $ (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [7]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_reg [6]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~20_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Add2~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .lut_mask = "8421";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18_combout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~16_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~15_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~18_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .lut_mask = "8000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] = DFFEAS(((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] $ (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ))), GLOBAL(\clk~combout 
// ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0]~19_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .lut_mask = "0ff0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5] & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2] & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3])))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [2]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [4]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .lut_mask = "0002";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0] & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout  & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1] & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|receive_status [1]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .lut_mask = "0400";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0_combout ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|LessThan1~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~1_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .lut_mask = "b000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0] $ (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .lut_mask = "9aaa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2] $ ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7 ))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2])))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9COUT1_17  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7COUT1_16 ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[1]~7COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9COUT1_17 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .lut_mask = "3c3f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3] $ ((((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9 ))))
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11COUT1_18  = CARRY((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3] & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[2]~9COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3]),
	.cout(),
	.cout0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11 ),
	.cout1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11COUT1_18 ));
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .lut_mask = "a50a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4] = DFFEAS(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4] $ ((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout , , , , )
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13  = CARRY(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11COUT1_18 )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11 ),
	.cin1(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[3]~11COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]),
	.cout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .cin0_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .cin1_used = "true";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .lut_mask = "5a5f";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .operation_mode = "arithmetic";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .sum_lutc_input = "cin";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~6  = (((F1_data_out_reg[6] & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [6]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out6~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~6 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .lut_mask = "f000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [5]),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .lut_mask = "0000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~7  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [5] & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout  & F1_data_out_reg[4])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [5] & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout  & (F1_data_out_reg[4])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [4]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out5~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~7 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .lut_mask = "eac0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [3] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [3]),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .lut_mask = "0000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~5  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [3]) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout  & F1_data_out_reg[2])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout  & (F1_data_out_reg[2])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out3~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out2~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [2]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [3]),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~5 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .lut_mask = "eac0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout , \i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [1]),
	.datad(vcc),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .lut_mask = "0000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~4  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [1]) # ((F1_data_out_reg[0] & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout  & (((F1_data_out_reg[0] & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out1~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [1]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [0]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out0~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~4 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .lut_mask = "f888";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~6 ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~7 ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~5 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~4 )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~6 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~7 ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~5 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .lut_mask = "fffe";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .lut_mask = "c0c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~0  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout  & ((F1_data_out_reg[7]))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out7~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|send_count [7]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~0 ),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .lut_mask = "3022";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .sum_lutc_input = "qfbk";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3 ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~0 ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8_combout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~3 ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~8_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector30~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .lut_mask = "ffec";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout  = (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .lut_mask = "f000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector7~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .lut_mask = "ce0a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_write~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_in_state.data_end~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .lut_mask = "f444";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .lut_mask = "00a2";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0_combout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .lut_mask = "5100";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_out_ack~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector8~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .lut_mask = "ffa8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout  = ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .lut_mask = "3000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  & ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|data_out_state.data_out_end~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .lut_mask = "0ccc";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector6~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector4~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .lut_mask = "fefa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .lut_mask = "aa00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .lut_mask = "ff8c";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout  = ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .lut_mask = "0003";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .lut_mask = "0020";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0_combout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector12~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .lut_mask = "4f40";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .lut_mask = "ccfc";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & 
// (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .lut_mask = "c0ef";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout  = DFFEAS(((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1_combout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.10~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector11~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .lut_mask = "00cf";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout )), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .lut_mask = "3a0a";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .lut_mask = "5454";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout  = (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .lut_mask = "00f0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state~14_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .lut_mask = "d5c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1_combout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector10~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .lut_mask = "ffc8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout  = DFFEAS((((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .lut_mask = "ff00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout  & 
// (\i2c_slave_subad_instance|sda_in~0  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ),
	.datac(\i2c_slave_subad_instance|sda_in~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .lut_mask = "0080";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout  & 
// (!\i2c_slave_subad_instance|sda_in~0  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always2~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi~regout ),
	.datac(\i2c_slave_subad_instance|sda_in~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_regi0~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .lut_mask = "0200";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ) # 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .lut_mask = "f0c0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .lut_mask = "eaaa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always4~4_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|write_read~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.if_rep_start~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .lut_mask = "1000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout  = DFFEAS((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2_combout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0_combout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~2_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector0~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .lut_mask = "000e";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout  = DFFEAS((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  
// & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .lut_mask = "3200";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .lut_mask = "7020";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .lut_mask = "e040";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .lut_mask = "e040";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .lut_mask = "88a0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout )))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .lut_mask = "a808";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .lut_mask = "8a80";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & 
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .lut_mask = "a000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout )))), GLOBAL(\clk~combout ), 
// GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|start_bus_reg~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.idle~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .lut_mask = "22f2";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout  = (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|stop_bus_reg~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .lut_mask = "0f00";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout  & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout  & (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector2~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_end~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .lut_mask = "ae0c";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  = DFFEAS(((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout )) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.write_read_flag~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .lut_mask = "cfc0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout  & (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .lut_mask = "0c4c";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  = (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .lut_mask = "f000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  & 
// ((\i2c_slave_subad_instance|sda_in~0 ))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0])))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in0~regout ),
	.datac(\i2c_slave_subad_instance|sda_in~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .lut_mask = "e2aa";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout  & ((\BusA[67]~3 ) # 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ))))

	.clk(gnd),
	.dataa(\BusA[67]~3 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_en~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal3~0 ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .lut_mask = "e000";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2])))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in2~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .lut_mask = "b8f8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1] & !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1])), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .lut_mask = "e2ea";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # 
// ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in5~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .lut_mask = "fc70";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # 
// ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4])))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in4~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .lut_mask = "fc70";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # 
// ((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3])))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout  & 
// (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3])))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in3~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .lut_mask = "fc70";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6] = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6])) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6] & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6]~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_state.addr_in6~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .lut_mask = "acae";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1_combout  = (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6]) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3])) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4])) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5])

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [5]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [4]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [3]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .lut_mask = "7fff";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0]) # (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1_combout ) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1])) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2]))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [0]),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [2]),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|addr_in_reg [1]),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .lut_mask = "ffbf";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  & 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout  & \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2_combout ))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector14~0_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~2_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .lut_mask = "eccc";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout  = (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout  & (((!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout  & 
// !\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout )) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Equal6~0 ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|main_state.data_in_ack~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.00~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .lut_mask = "0057";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1_combout  = (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  & (((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ) # 
// (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout )))) # (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|always5~0_combout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.11~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .lut_mask = "eee0";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  = DFFEAS((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1_combout ) # ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  & 
// ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ) # (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout ),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|ack_state.01~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector9~1_combout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|Selector13~0_combout ),
	.aclr(!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .lut_mask = "faf8";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .output_mode = "reg_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 (
// Equation(s):
// \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0_combout  = ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  & ((\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ))) # 
// (!\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout  & (\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out1~regout ),
	.datac(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out2~regout ),
	.datad(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .lut_mask = "f0cc";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .operation_mode = "normal";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .output_mode = "comb_only";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .register_cascade_mode = "off";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .sum_lutc_input = "datac";
defparam \i2c_slave_subad_instance|i2c_slave_op_subad_inst|sda_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[65]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[65]));
// synopsys translate_off
defparam \BusA[65]~I .open_drain_output = "true";
defparam \BusA[65]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[66]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[66]));
// synopsys translate_off
defparam \BusA[66]~I .open_drain_output = "true";
defparam \BusA[66]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
