
---------- Begin Simulation Statistics ----------
final_tick                               111506345977                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687804                       # Number of bytes of host memory used
host_op_rate                                   354164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.91                       # Real time elapsed on the host
host_tick_rate                              394141395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111506                       # Number of seconds simulated
sim_ticks                                111506345977                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095391                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101838                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727623                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477716                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671759                       # CPI: cycles per instruction
system.cpu.discardedOps                        190608                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610121                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402309                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001344                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34475994                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598172                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167175931                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132699937                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       219514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       675982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1354686                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85039                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151014                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68486                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151525                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       692627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 692627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24804928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24804928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            236564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  236564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              236564                       # Request fanout histogram
system.membus.respLayer1.occupancy         1282042894                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1237910520                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            405986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       741142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          160463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       405311                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2032040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2033390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     81162048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               81205248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225624                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9664896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           904329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112343                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 892789     98.72%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11533      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             904329                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1690806314                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1356738693                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               442120                       # number of demand (read+write) hits
system.l2.demand_hits::total                   442137                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              442120                       # number of overall hits
system.l2.overall_hits::total                  442137                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             235910                       # number of demand (read+write) misses
system.l2.demand_misses::total                 236568                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            235910                       # number of overall misses
system.l2.overall_misses::total                236568                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56528917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22030444384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22086973301                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56528917                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22030444384                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22086973301                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           678030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               678705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          678030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              678705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347934                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348558                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347934                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348558                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85910.208207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93384.953516                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93364.162951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85910.208207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93384.953516                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93364.162951                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151014                       # number of writebacks
system.l2.writebacks::total                    151014                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        235906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            236564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       235906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           236564                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47551919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18814921215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18862473134                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47551919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18814921215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18862473134                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348552                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72267.354103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79756.009661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79735.180053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72267.354103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79756.009661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79735.180053                       # average overall mshr miss latency
system.l2.replacements                         225624                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       590128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           590128                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       590128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       590128                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151525                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14448914847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14448914847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.555609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95356.639809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95356.639809                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12381850665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12381850665                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.555609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81714.902920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81714.902920                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56528917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56528917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85910.208207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85910.208207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47551919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47551919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72267.354103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72267.354103                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        320926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7581529537                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7581529537                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       405311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        405311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.208198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.208198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89844.516644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89844.516644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6433070550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6433070550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.208188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.208188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76238.377715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76238.377715                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16083.723958                       # Cycle average of tags in use
system.l2.tags.total_refs                     1349266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242008                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.575295                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     249.450268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.292243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15784.981448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981673                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3448                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2950586                       # Number of tag accesses
system.l2.tags.data_accesses                  2950586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15097920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15140032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9664896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9664896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          235905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            377665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135399648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             135777313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       377665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           377665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86675748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86675748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86675748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           377665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135399648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222453061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    235586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008066411674                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              639552                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9790                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3784905307                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1181220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8214480307                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16021.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34771.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   141778                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       158488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.362829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.882982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.231694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       116275     73.37%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18934     11.95%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3399      2.14%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2811      1.77%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9057      5.71%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          586      0.37%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      0.25%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          486      0.31%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6537      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       158488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.394302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.319431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.992054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8716     97.39%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          131      1.46%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.22%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.07%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           61      0.68%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.869609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.837433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5203     58.13%     58.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      0.97%     59.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3313     37.02%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              325      3.63%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15119616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9662912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15140096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9664896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       135.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    135.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111506321298                       # Total gap between requests
system.mem_ctrls.avgGap                     287700.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15077504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9662912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 377664.604027884547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135216555.326007902622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86657955.790185540915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       235906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17999794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8196480513                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2700370978986                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27355.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34744.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17881593.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            556270260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            295638090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           835615620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          388775160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8801644800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28387199280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18913427040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58178570250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.751204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48868383216                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3723200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58914762761                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            575419740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            305823870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           851159400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          399356100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8801644800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29017639800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18382529760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58333573470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.141288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47485127647                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3723200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60298018330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662858                       # number of overall hits
system.cpu.icache.overall_hits::total         9662858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59042840                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59042840                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59042840                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59042840                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87470.874074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87470.874074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87470.874074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87470.874074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58142390                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58142390                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58142390                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58142390                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86136.874074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86136.874074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86136.874074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86136.874074                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59042840                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59042840                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87470.874074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87470.874074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58142390                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58142390                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86136.874074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86136.874074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           548.508857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14316.345185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   548.508857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164795                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327741                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51339874                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51339874                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51340367                       # number of overall hits
system.cpu.dcache.overall_hits::total        51340367                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       729822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         729822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       737747                       # number of overall misses
system.cpu.dcache.overall_misses::total        737747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31466702821                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31466702821                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31466702821                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31466702821                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014166                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014166                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43115.585473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43115.585473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42652.430740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42652.430740                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       184124                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.957413                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       590128                       # number of writebacks
system.cpu.dcache.writebacks::total            590128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59711                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       670111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       670111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       678030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       678030                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28893057976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28893057976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29674980074                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29674980074                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43116.823893                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43116.823893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43766.470619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43766.470619                       # average overall mshr miss latency
system.cpu.dcache.replacements                 675981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40721134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40721134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12730387346                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12730387346                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31948.891726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31948.891726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       397449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       397449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12164581918                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12164581918                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30606.648697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30606.648697                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       331361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       331361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18736315475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18736315475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56543.514400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56543.514400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16728476058                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16728476058                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61352.429227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61352.429227                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    781922098                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    781922098                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98740.004799                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98740.004799                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2018.330842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018472                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            678029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.720128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2018.330842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52756219                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52756219                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111506345977                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
