// Seed: 1695632540
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_4 = -1;
  assign id_4 = id_1 + id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd93,
    parameter id_1  = 32'd34,
    parameter id_11 = 32'd26
) (
    input tri _id_0,
    input uwire _id_1,
    input wor id_2,
    output tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    output wand id_9
);
  localparam id_11 = -1;
  assign id_3 = {id_0{-1}} - -1;
  wire id_12;
  assign id_3 = id_2;
  defparam id_11.id_11 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  logic [id_0 : id_1] id_13;
  ;
endmodule
