.include "macros.inc"

.section .init, "ax"  # 0x80003100 - 0x800054C0
.global __start
__start:
/* 80003100 00000100  48 00 00 F1 */	bl __init_registers
/* 80003104 00000104  48 00 01 C9 */	bl __init_hardware
/* 80003108 00000108  38 00 FF FF */	li r0, -1
/* 8000310C 0000010C  94 21 FF F8 */	stwu r1, -8(r1)
/* 80003110 00000110  90 01 00 04 */	stw r0, 4(r1)
/* 80003114 00000114  90 01 00 00 */	stw r0, 0(r1)
/* 80003118 00000118  48 00 00 F5 */	bl __init_data
/* 8000311C 0000011C  38 00 00 00 */	li r0, 0
/* 80003120 00000120  3C C0 80 00 */	lis r6, 0x80000044@ha
/* 80003124 00000124  38 C6 00 44 */	addi r6, r6, 0x80000044@l
/* 80003128 00000128  90 06 00 00 */	stw r0, 0(r6)
/* 8000312C 0000012C  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 80003130 00000130  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 80003134 00000134  80 C6 00 00 */	lwz r6, 0(r6)
/* 80003138 00000138  28 06 00 00 */	cmplwi r6, 0
/* 8000313C 0000013C  41 82 00 30 */	beq lbl_8000316C
/* 80003140 00000140  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80003144 00000144  38 A0 00 00 */	li r5, 0
/* 80003148 00000148  28 07 00 02 */	cmplwi r7, 2
/* 8000314C 0000014C  41 82 00 10 */	beq lbl_8000315C
/* 80003150 00000150  28 07 00 03 */	cmplwi r7, 3
/* 80003154 00000154  40 82 00 18 */	bne lbl_8000316C
/* 80003158 00000158  38 A0 00 01 */	li r5, 1
lbl_8000315C:
/* 8000315C 0000015C  3C C0 80 22 */	lis r6, InitMetroTRK@ha
/* 80003160 00000160  38 C6 FE 60 */	addi r6, r6, InitMetroTRK@l
/* 80003164 00000164  7C C8 03 A6 */	mtlr r6
/* 80003168 00000168  4E 80 00 21 */	blrl 
lbl_8000316C:
/* 8000316C 0000016C  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 80003170 00000170  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 80003174 00000174  80 A6 00 00 */	lwz r5, 0(r6)
/* 80003178 00000178  28 05 00 00 */	cmplwi r5, 0
/* 8000317C 0000017C  41 A2 00 50 */	beq+ lbl_800031CC
/* 80003180 00000180  80 C5 00 08 */	lwz r6, 8(r5)
/* 80003184 00000184  28 06 00 00 */	cmplwi r6, 0
/* 80003188 00000188  41 A2 00 44 */	beq+ lbl_800031CC
/* 8000318C 0000018C  7C C5 32 14 */	add r6, r5, r6
/* 80003190 00000190  81 C6 00 00 */	lwz r14, 0(r6)
/* 80003194 00000194  28 0E 00 00 */	cmplwi r14, 0
/* 80003198 00000198  41 82 00 34 */	beq lbl_800031CC
/* 8000319C 0000019C  39 E6 00 04 */	addi r15, r6, 4
/* 800031A0 000001A0  7D C9 03 A6 */	mtctr r14
lbl_800031A4:
/* 800031A4 000001A4  38 C6 00 04 */	addi r6, r6, 4
/* 800031A8 000001A8  80 E6 00 00 */	lwz r7, 0(r6)
/* 800031AC 000001AC  7C E7 2A 14 */	add r7, r7, r5
/* 800031B0 000001B0  90 E6 00 00 */	stw r7, 0(r6)
/* 800031B4 000001B4  42 00 FF F0 */	bdnz lbl_800031A4
/* 800031B8 000001B8  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 800031BC 000001BC  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 800031C0 000001C0  55 E7 00 34 */	rlwinm r7, r15, 0, 0, 0x1a
/* 800031C4 000001C4  90 E5 00 00 */	stw r7, 0(r5)
/* 800031C8 000001C8  48 00 00 0C */	b lbl_800031D4
lbl_800031CC:
/* 800031CC 000001CC  39 C0 00 00 */	li r14, 0
/* 800031D0 000001D0  39 E0 00 00 */	li r15, 0
lbl_800031D4:
/* 800031D4 000001D4  48 1F A8 D5 */	bl DBInit
/* 800031D8 000001D8  48 1F 27 F9 */	bl OSInit
/* 800031DC 000001DC  48 1F A8 39 */	bl __init_user
/* 800031E0 000001E0  7D C3 73 78 */	mr r3, r14
/* 800031E4 000001E4  7D E4 7B 78 */	mr r4, r15
/* 800031E8 000001E8  48 00 23 79 */	bl main
/* 800031EC 000001EC  48 21 23 50 */	b exit

.global __init_registers
__init_registers:
/* 800031F0 000001F0  3C 20 80 3F */	lis r1, 0x803FC840@h
/* 800031F4 000001F4  60 21 C8 40 */	ori r1, r1, 0x803FC840@l
/* 800031F8 000001F8  3C 40 80 3F */	lis r2, 0x803F0200@h
/* 800031FC 000001FC  60 42 02 00 */	ori r2, r2, 0x803F0200@l
/* 80003200 00000200  3D A0 80 3E */	lis r13, __RTTI__26SnakeGenBodyRotateCallBack@h
/* 80003204 00000204  61 AD 4D 20 */	ori r13, r13, __RTTI__26SnakeGenBodyRotateCallBack@l
/* 80003208 00000208  4E 80 00 20 */	blr 

.global __init_data
__init_data:
/* 8000320C 0000020C  7C 08 02 A6 */	mflr r0
/* 80003210 00000210  90 01 00 04 */	stw r0, 4(r1)
/* 80003214 00000214  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80003218 00000218  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8000321C 0000021C  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80003220 00000220  93 A1 00 0C */	stw r29, 0xc(r1)
/* 80003224 00000224  3C 60 80 00 */	lis r3, lbl_8000540C@ha
/* 80003228 00000228  38 03 54 0C */	addi r0, r3, lbl_8000540C@l
/* 8000322C 0000022C  7C 1D 03 78 */	mr r29, r0
/* 80003230 00000230  48 00 00 04 */	b lbl_80003234
lbl_80003234:
/* 80003234 00000234  48 00 00 04 */	b lbl_80003238
lbl_80003238:
/* 80003238 00000238  83 DD 00 08 */	lwz r30, 8(r29)
/* 8000323C 0000023C  28 1E 00 00 */	cmplwi r30, 0
/* 80003240 00000240  41 82 00 38 */	beq lbl_80003278
/* 80003244 00000244  80 9D 00 00 */	lwz r4, 0(r29)
/* 80003248 00000248  83 FD 00 04 */	lwz r31, 4(r29)
/* 8000324C 0000024C  41 82 00 24 */	beq lbl_80003270
/* 80003250 00000250  7C 1F 20 40 */	cmplw r31, r4
/* 80003254 00000254  41 82 00 1C */	beq lbl_80003270
/* 80003258 00000258  7F E3 FB 78 */	mr r3, r31
/* 8000325C 0000025C  7F C5 F3 78 */	mr r5, r30
/* 80003260 00000260  48 00 01 B5 */	bl memcpy
/* 80003264 00000264  7F E3 FB 78 */	mr r3, r31
/* 80003268 00000268  7F C4 F3 78 */	mr r4, r30
/* 8000326C 0000026C  48 00 00 81 */	bl __flush_cache
lbl_80003270:
/* 80003270 00000270  3B BD 00 0C */	addi r29, r29, 0xc
/* 80003274 00000274  4B FF FF C4 */	b lbl_80003238
lbl_80003278:
/* 80003278 00000278  3C 60 80 00 */	lis r3, lbl_80005490@ha
/* 8000327C 0000027C  38 03 54 90 */	addi r0, r3, lbl_80005490@l
/* 80003280 00000280  7C 1D 03 78 */	mr r29, r0
/* 80003284 00000284  48 00 00 04 */	b lbl_80003288
lbl_80003288:
/* 80003288 00000288  48 00 00 04 */	b lbl_8000328C
lbl_8000328C:
/* 8000328C 0000028C  80 BD 00 04 */	lwz r5, 4(r29)
/* 80003290 00000290  28 05 00 00 */	cmplwi r5, 0
/* 80003294 00000294  41 82 00 1C */	beq lbl_800032B0
/* 80003298 00000298  80 7D 00 00 */	lwz r3, 0(r29)
/* 8000329C 0000029C  41 82 00 0C */	beq lbl_800032A8
/* 800032A0 000002A0  38 80 00 00 */	li r4, 0
/* 800032A4 000002A4  48 00 00 7D */	bl memset
lbl_800032A8:
/* 800032A8 000002A8  3B BD 00 08 */	addi r29, r29, 8
/* 800032AC 000002AC  4B FF FF E0 */	b lbl_8000328C
lbl_800032B0:
/* 800032B0 000002B0  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800032B4 000002B4  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800032B8 000002B8  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800032BC 000002BC  7C 08 03 A6 */	mtlr r0
/* 800032C0 000002C0  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 800032C4 000002C4  38 21 00 18 */	addi r1, r1, 0x18
/* 800032C8 000002C8  4E 80 00 20 */	blr 
