

================================================================
== Vitis HLS Report for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'
================================================================
* Date:           Sun Jun 30 22:43:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MatMul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1_loop_input_A2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      298|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      298|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_219_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln24_fu_231_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln26_fu_312_p2                |         +|   0|  0|   9|           2|           1|
    |icmp_ln24_fu_213_p2               |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln26_fu_237_p2               |      icmp|   0|  0|   9|           2|           2|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |select_ln14_fu_243_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln24_fu_251_p3             |    select|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  57|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_row_load             |   9|          2|    2|          4|
    |col_fu_72                             |   9|          2|    2|          4|
    |in_A_TDATA_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_fu_80                  |   9|          2|    4|          8|
    |row_fu_76                             |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   18|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |col_fu_72             |   2|   0|    2|          0|
    |empty_18_fu_88        |  32|   0|   32|          0|
    |empty_19_fu_92        |  32|   0|   32|          0|
    |empty_20_fu_96        |  32|   0|   32|          0|
    |empty_21_fu_100       |  32|   0|   32|          0|
    |empty_22_fu_104       |  32|   0|   32|          0|
    |empty_23_fu_108       |  32|   0|   32|          0|
    |empty_24_fu_112       |  32|   0|   32|          0|
    |empty_25_fu_116       |  32|   0|   32|          0|
    |empty_fu_84           |  32|   0|   32|          0|
    |indvar_flatten_fu_80  |   4|   0|    4|          0|
    |row_fu_76             |   2|   0|    2|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 298|   0|  298|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  matmul_1_Pipeline_loop_input_A1_loop_input_A2|  return value|
|in_A_TVALID    |   in|    1|        axis|                                  in_A_V_data_V|       pointer|
|in_A_TDATA     |   in|   32|        axis|                                  in_A_V_data_V|       pointer|
|in_A_TREADY    |  out|    1|        axis|                                  in_A_V_last_V|       pointer|
|in_A_TLAST     |   in|    1|        axis|                                  in_A_V_last_V|       pointer|
|in_A_TKEEP     |   in|    4|        axis|                                  in_A_V_keep_V|       pointer|
|in_A_TSTRB     |   in|    4|        axis|                                  in_A_V_strb_V|       pointer|
|p_out          |  out|   32|      ap_vld|                                          p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                          p_out|       pointer|
|p_out1         |  out|   32|      ap_vld|                                         p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|                                         p_out1|       pointer|
|p_out2         |  out|   32|      ap_vld|                                         p_out2|       pointer|
|p_out2_ap_vld  |  out|    1|      ap_vld|                                         p_out2|       pointer|
|p_out3         |  out|   32|      ap_vld|                                         p_out3|       pointer|
|p_out3_ap_vld  |  out|    1|      ap_vld|                                         p_out3|       pointer|
|p_out4         |  out|   32|      ap_vld|                                         p_out4|       pointer|
|p_out4_ap_vld  |  out|    1|      ap_vld|                                         p_out4|       pointer|
|p_out5         |  out|   32|      ap_vld|                                         p_out5|       pointer|
|p_out5_ap_vld  |  out|    1|      ap_vld|                                         p_out5|       pointer|
|p_out6         |  out|   32|      ap_vld|                                         p_out6|       pointer|
|p_out6_ap_vld  |  out|    1|      ap_vld|                                         p_out6|       pointer|
|p_out7         |  out|   32|      ap_vld|                                         p_out7|       pointer|
|p_out7_ap_vld  |  out|    1|      ap_vld|                                         p_out7|       pointer|
|p_out8         |  out|   32|      ap_vld|                                         p_out8|       pointer|
|p_out8_ap_vld  |  out|    1|      ap_vld|                                         p_out8|       pointer|
+---------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 4 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [MatMul/src/matmul.cpp:14]   --->   Operation 5 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_18 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 0, i1 %in_A_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_A_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 0, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 23 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [MatMul/src/matmul.cpp:24]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%icmp_ln24 = icmp_eq  i4 %indvar_flatten_load, i4 9" [MatMul/src/matmul.cpp:24]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln24_1 = add i4 %indvar_flatten_load, i4 1" [MatMul/src/matmul.cpp:24]   --->   Operation 27 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc12, void %for.inc38.preheader.exitStub" [MatMul/src/matmul.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_load = load i2 %col" [MatMul/src/matmul.cpp:26]   --->   Operation 29 'load' 'col_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%row_load = load i2 %row" [MatMul/src/matmul.cpp:24]   --->   Operation 30 'load' 'row_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln24 = add i2 %row_load, i2 1" [MatMul/src/matmul.cpp:24]   --->   Operation 31 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_input_A1_loop_input_A2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %col_load, i2 3" [MatMul/src/matmul.cpp:26]   --->   Operation 34 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.34ns)   --->   "%select_ln14 = select i1 %icmp_ln26, i2 0, i2 %col_load" [MatMul/src/matmul.cpp:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i2 %add_ln24, i2 %row_load" [MatMul/src/matmul.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [MatMul/src/matmul.cpp:14]   --->   Operation 37 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%empty_26 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 %in_A_V_last_V" [MatMul/src/matmul.cpp:28]   --->   Operation 38 'read' 'empty_26' <Predicate = (!icmp_ln24)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_stream_data = extractvalue i41 %empty_26" [MatMul/src/matmul.cpp:28]   --->   Operation 39 'extractvalue' 'local_stream_data' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_A_0 = bitcast i32 %local_stream_data" [MatMul/src/matmul.cpp:30]   --->   Operation 40 'bitcast' 'input_A_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln14, void %arrayidx59.case.2, i2 0, void %arrayidx59.case.0, i2 1, void %arrayidx59.case.1" [MatMul/src/matmul.cpp:30]   --->   Operation 41 'switch' 'switch_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.88>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch5, i2 0, void %arrayidx59.case.1.arrayidx59.exit_crit_edge, i2 1, void %branch4" [MatMul/src/matmul.cpp:30]   --->   Operation 42 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1)> <Delay = 0.88>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_21" [MatMul/src/matmul.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 44 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_20" [MatMul/src/matmul.cpp:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_22" [MatMul/src/matmul.cpp:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 48 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch2, i2 0, void %arrayidx59.case.0.arrayidx59.exit_crit_edge, i2 1, void %branch1" [MatMul/src/matmul.cpp:30]   --->   Operation 49 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0)> <Delay = 0.88>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_18" [MatMul/src/matmul.cpp:30]   --->   Operation 50 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 51 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty" [MatMul/src/matmul.cpp:30]   --->   Operation 52 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 53 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_19" [MatMul/src/matmul.cpp:30]   --->   Operation 54 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 55 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 == 0 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%switch_ln30 = switch i2 %select_ln24, void %branch8, i2 0, void %arrayidx59.case.2.arrayidx59.exit_crit_edge, i2 1, void %branch7" [MatMul/src/matmul.cpp:30]   --->   Operation 56 'switch' 'switch_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 0.88>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_24" [MatMul/src/matmul.cpp:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 58 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_23" [MatMul/src/matmul.cpp:30]   --->   Operation 59 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 60 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %input_A_0, i32 %empty_25" [MatMul/src/matmul.cpp:30]   --->   Operation 61 'store' 'store_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx59.exit" [MatMul/src/matmul.cpp:30]   --->   Operation 62 'br' 'br_ln30' <Predicate = (!icmp_ln24 & select_ln14 != 0 & select_ln14 != 1 & select_ln24 != 0 & select_ln24 != 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %select_ln14, i2 1" [MatMul/src/matmul.cpp:26]   --->   Operation 63 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln24 = store i4 %add_ln24_1, i4 %indvar_flatten" [MatMul/src/matmul.cpp:24]   --->   Operation 64 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %select_ln24, i2 %row" [MatMul/src/matmul.cpp:14]   --->   Operation 65 'store' 'store_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln14 = store i2 %add_ln26, i2 %col" [MatMul/src/matmul.cpp:14]   --->   Operation 66 'store' 'store_ln14' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [MatMul/src/matmul.cpp:26]   --->   Operation 67 'br' 'br_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty"   --->   Operation 68 'load' 'p_load19' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_18"   --->   Operation 69 'load' 'p_load18' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_19"   --->   Operation 70 'load' 'p_load17' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_20"   --->   Operation 71 'load' 'p_load16' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_21"   --->   Operation 72 'load' 'p_load15' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_22"   --->   Operation 73 'load' 'p_load14' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_23"   --->   Operation 74 'load' 'p_load13' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_24"   --->   Operation 75 'load' 'p_load12' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_25"   --->   Operation 76 'load' 'p_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load12"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load13"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load14"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load15"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load16"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load17"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load18"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load19"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca             ) [ 01]
row                     (alloca             ) [ 01]
indvar_flatten          (alloca             ) [ 01]
empty                   (alloca             ) [ 01]
empty_18                (alloca             ) [ 01]
empty_19                (alloca             ) [ 01]
empty_20                (alloca             ) [ 01]
empty_21                (alloca             ) [ 01]
empty_22                (alloca             ) [ 01]
empty_23                (alloca             ) [ 01]
empty_24                (alloca             ) [ 01]
empty_25                (alloca             ) [ 01]
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
store_ln0               (store              ) [ 00]
store_ln14              (store              ) [ 00]
store_ln14              (store              ) [ 00]
br_ln0                  (br                 ) [ 00]
indvar_flatten_load     (load               ) [ 00]
icmp_ln24               (icmp               ) [ 01]
add_ln24_1              (add                ) [ 00]
br_ln24                 (br                 ) [ 00]
col_load                (load               ) [ 00]
row_load                (load               ) [ 00]
add_ln24                (add                ) [ 00]
specloopname_ln0        (specloopname       ) [ 00]
speclooptripcount_ln0   (speclooptripcount  ) [ 00]
icmp_ln26               (icmp               ) [ 00]
select_ln14             (select             ) [ 01]
select_ln24             (select             ) [ 01]
specpipeline_ln14       (specpipeline       ) [ 00]
empty_26                (read               ) [ 00]
local_stream_data       (extractvalue       ) [ 00]
input_A_0               (bitcast            ) [ 00]
switch_ln30             (switch             ) [ 00]
switch_ln30             (switch             ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
switch_ln30             (switch             ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
switch_ln30             (switch             ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
store_ln30              (store              ) [ 00]
br_ln30                 (br                 ) [ 00]
add_ln26                (add                ) [ 00]
store_ln24              (store              ) [ 00]
store_ln14              (store              ) [ 00]
store_ln14              (store              ) [ 00]
br_ln26                 (br                 ) [ 00]
p_load19                (load               ) [ 00]
p_load18                (load               ) [ 00]
p_load17                (load               ) [ 00]
p_load16                (load               ) [ 00]
p_load15                (load               ) [ 00]
p_load14                (load               ) [ 00]
p_load13                (load               ) [ 00]
p_load12                (load               ) [ 00]
p_load                  (load               ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
write_ln0               (write              ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_A_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_input_A1_loop_input_A2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="col_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="row_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_18_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_19_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_20_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_21_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_22_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_24_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_25_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_26_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="41" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln0_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln14_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln14_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln24_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln24_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="col_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="row_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln26_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln14_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln24_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="local_stream_data_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="41" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="local_stream_data/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="input_A_0_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_A_0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln30_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln30_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln30_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln30_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln30_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln30_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln30_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln30_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln30_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln26_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln24_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln14_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln14_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_load19_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load19/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_load18_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_load17_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_load16_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_load15_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_load14_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_load13_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_load12_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="col_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="376" class="1005" name="row_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="390" class="1005" name="empty_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="396" class="1005" name="empty_18_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="402" class="1005" name="empty_19_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="408" class="1005" name="empty_20_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="414" class="1005" name="empty_21_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="420" class="1005" name="empty_22_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="426" class="1005" name="empty_23_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_24_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="438" class="1005" name="empty_25_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="225" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="237" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="231" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="228" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="120" pin="5"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="263" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="263" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="263" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="263" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="263" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="243" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="219" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="251" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="312" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="372"><net_src comp="72" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="379"><net_src comp="76" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="386"><net_src comp="80" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="393"><net_src comp="84" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="399"><net_src comp="88" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="405"><net_src comp="92" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="411"><net_src comp="96" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="417"><net_src comp="100" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="423"><net_src comp="104" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="429"><net_src comp="108" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="435"><net_src comp="112" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="441"><net_src comp="116" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="365" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_A_V_data_V | {}
	Port: in_A_V_keep_V | {}
	Port: in_A_V_strb_V | {}
	Port: in_A_V_last_V | {}
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
 - Input state : 
	Port: matmul_1_Pipeline_loop_input_A1_loop_input_A2 : in_A_V_data_V | {1 }
	Port: matmul_1_Pipeline_loop_input_A1_loop_input_A2 : in_A_V_keep_V | {1 }
	Port: matmul_1_Pipeline_loop_input_A1_loop_input_A2 : in_A_V_strb_V | {1 }
	Port: matmul_1_Pipeline_loop_input_A1_loop_input_A2 : in_A_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln14 : 1
		store_ln14 : 1
		indvar_flatten_load : 1
		icmp_ln24 : 2
		add_ln24_1 : 2
		br_ln24 : 3
		col_load : 1
		row_load : 1
		add_ln24 : 2
		icmp_ln26 : 2
		select_ln14 : 3
		select_ln24 : 3
		input_A_0 : 1
		switch_ln30 : 4
		switch_ln30 : 4
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		switch_ln30 : 4
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		switch_ln30 : 4
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		add_ln26 : 4
		store_ln24 : 3
		store_ln14 : 4
		store_ln14 : 5
		p_load19 : 1
		p_load18 : 1
		p_load17 : 1
		p_load16 : 1
		p_load15 : 1
		p_load14 : 1
		p_load13 : 1
		p_load12 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln24_1_fu_219    |    0    |    12   |
|    add   |      add_ln24_fu_231     |    0    |    9    |
|          |      add_ln26_fu_312     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln24_fu_213     |    0    |    12   |
|          |     icmp_ln26_fu_237     |    0    |    9    |
|----------|--------------------------|---------|---------|
|  select  |    select_ln14_fu_243    |    0    |    2    |
|          |    select_ln24_fu_251    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_26_read_fu_120   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln0_write_fu_132  |    0    |    0    |
|          |  write_ln0_write_fu_139  |    0    |    0    |
|          |  write_ln0_write_fu_146  |    0    |    0    |
|          |  write_ln0_write_fu_153  |    0    |    0    |
|   write  |  write_ln0_write_fu_160  |    0    |    0    |
|          |  write_ln0_write_fu_167  |    0    |    0    |
|          |  write_ln0_write_fu_174  |    0    |    0    |
|          |  write_ln0_write_fu_181  |    0    |    0    |
|          |  write_ln0_write_fu_188  |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue| local_stream_data_fu_259 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    55   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      col_reg_369     |    2   |
|   empty_18_reg_396   |   32   |
|   empty_19_reg_402   |   32   |
|   empty_20_reg_408   |   32   |
|   empty_21_reg_414   |   32   |
|   empty_22_reg_420   |   32   |
|   empty_23_reg_426   |   32   |
|   empty_24_reg_432   |   32   |
|   empty_25_reg_438   |   32   |
|     empty_reg_390    |   32   |
|indvar_flatten_reg_383|    4   |
|      row_reg_376     |    2   |
+----------------------+--------+
|         Total        |   296  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   55   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   296  |    -   |
+-----------+--------+--------+
|   Total   |   296  |   55   |
+-----------+--------+--------+
