<?xml version="1.0" encoding="UTF-8"?>
<module id="CACHE" HW_revision="" XML_version="1" description="Cache - L1P, L1D, and L2">
     <register id="L2CFG" acronym="L2CFG" offset="0" width="32" description="L2 Cache Configuration Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_MM" width="4" begin="27" end="24" resetval="0" description="Number of Mega Modules on Chim" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="4" begin="23" end="20" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MMID" width="4" begin="19" end="16" resetval="0" description="Mega Module ID value" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_5" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IP" width="1" begin="9" end="9" resetval="0" description="Global L1P Invalidate - Should use L1PINV instead" range="" rwaccess="W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal L1P Operation" />
<bitenum id="INVALIDATE" value="1" token="INVALIDATE" description="All L1P lines are invalidated" />
</bitfield>
<bitfield id="ID" width="1" begin="8" end="8" resetval="0" description="Global L1D Invalidate - Should use L1DINV instead" range="" rwaccess="W">
<bitenum id="NORMAL" value="0" token="NORMAL" description="Normal L1D Operation" />
<bitenum id="INVALIDATE" value="1" token="INVALIDATE" description="All L1D lines are invalidated" />
</bitfield>
<bitfield id="_RESV_8" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="L2CC" width="1" begin="3" end="3" resetval="0" description="L2 Cache Controller - Controlls Enabled, Freeze" range="" rwaccess="RW">
<bitenum id="ENABLED" value="0" token="ENABLED" description="L2 Cache is enabled" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="L2 Cache is frozen" />
</bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L2 Mode Register" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L2 Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L2 Cache turned off" />
<bitenum id="32K" value="1" token="32K" description="L2 Cache Size 32K" />
<bitenum id="64K" value="2" token="64K" description="L2 Cache Size 64K" />
<bitenum id="128K" value="3" token="128K" description="L2 Cache Size 128K" />
<bitenum id="256K" value="4" token="256K" description="L2 Cache Size 256K" />
<bitenum id="512K" value="5" token="512K" description="L2 Cache Size 512K" />
<bitenum id="1024K" value="6" token="1024K" description="L2 Cache Size 1024K" />
</bitfield>
</register>
     <register id="L2WBAR" acronym="L2WBAR" offset="0x4000" width="32" description="L2 Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WWC" acronym="L2WWC" offset="0x4004" width="32" description="L2 Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIBAR" acronym="L2WIBAR" offset="0x4010" width="32" description="L2 Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIWC" acronym="L2WIWC" offset="0x4014" width="32" description="L2 Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IBAR" acronym="L2IBAR" offset="0x4018" width="32" description="L2 Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IWC" acronym="L2IWC" offset="0x401C" width="32" description="L2 Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWBAR" acronym="L1DWBAR" offset="0x4040" width="32" description="L1D  Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWWC" acronym="L1DWWC" offset="0x4044" width="32" description="L1D Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWIBAR" acronym="L1DWIBAR" offset="0x4030" width="32" description="L1D Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWIWC" acronym="L1DWIWC" offset="0x4034" width="32" description="L1D Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIBAR" acronym="L1DIBAR" offset="0x4048" width="32" description="L1D Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIWC" acronym="L1DIWC" offset="0x404C" width="32" description="L1D Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PIBAR" acronym="L1PIBAR" offset="0x4020" width="32" description="L1P Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1P Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PIWC" acronym="L1PIWC" offset="0x4024" width="32" description="L1P Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1P Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PCFG" acronym="L1PCFG" offset="0x20" width="32" description="L1P Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="7" description="L1P Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1P Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1P Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1P Cache Size 4K" />
<bitenum id="8K" value="2" token="8K" description="L1P Cache Size 8K" />
<bitenum id="16K" value="3" token="16K" description="L1P Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L2 Cache Size 32K" />
</bitfield>
</register>
     <register id="L1DCFG" acronym="L1DCFG" offset="0x40" width="32" description="L1D Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="7" description="L1D Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1D Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1D Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1D Cache Size 4K" />
<bitenum id="8K" value="2" token="8K" description="L1D Cache Size 8K" />
<bitenum id="16K" value="3" token="16K" description="L1D Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L1D Cache Size 32K" />
</bitfield>
</register>
     <register id="L1PCC" acronym="L1PCC" offset="0x24" width="32" description="L1P Cache Control Register">
<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze" range="" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
<bitfield id="_RESV_3" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze " range="" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
</register>
     <register id="L1DCC" acronym="L1DCC" offset="0x44" width="32" description="L1D Cache Control Register">
<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze " range="" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
<bitfield id="_RESV_3" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze" range="" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
</register>
     <register id="L2WB" acronym="L2WB" offset="0x5000" width="32" description="L2 Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="C" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="NORM" value="0" token="NORM" description="Writeback Completed" />
</bitfield>
</register>
     <register id="L2WBINV" acronym="L2WBINV" offset="0x5004" width="32" description="L2 Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="C" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="NORM" value="0" token="NORM" description="WB &amp; INV Completed" />
</bitfield>
</register>
     <register id="L2INV" acronym="L2INV" offset="0x5008" width="32" description="L2 Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="I" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="NORM" value="0" token="NORM" description="INV Command Completed" />
</bitfield>
</register>
     <register id="L1DWB" acronym="L1DWB" offset="0x5040" width="32" description="L1D Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="C" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="NORM" value="0" token="NORM" description="Writeback Completed" />
</bitfield>
</register>
     <register id="L1DWBINV" acronym="L1DWBINV" offset="0x5044" width="32" description="L1D Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="C" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="NORM" value="0" token="NORM" description="WB &amp; INV Completed" />
</bitfield>
</register>
     <register id="L1DINV" acronym="L1DINV" offset="0x5048" width="32" description="L1D Global Invalidate Register - Write 1 to generate global INV - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="I" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="NORM" value="0" token="NORM" description="INV Command Completed" />
</bitfield>
</register>
     <register id="L1PINV" acronym="L1PINV" offset="0x5028" width="32" description="L1P Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="I" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="NORM" value="0" token="NORM" description="INV Command Completed" />
<bitenum id="" value="0" token="" description="" />
</bitfield>
</register>
     <register id="MAR0" acronym="MAR0" offset="0x8000" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR1" acronym="MAR1" offset="0x8004" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR2" acronym="MAR2" offset="0x8008" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR3" acronym="MAR3" offset="0x800C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR4" acronym="MAR4" offset="0x8010" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR5" acronym="MAR5" offset="0x8014" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR6" acronym="MAR6" offset="0x8018" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR7" acronym="MAR7" offset="0x801C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR8" acronym="MAR8" offset="0x8020" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR9" acronym="MAR9" offset="0x8024" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR10" acronym="MAR10" offset="0x8028" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR11" acronym="MAR11" offset="0x802C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR12" acronym="MAR12" offset="0x8030" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR13" acronym="MAR13" offset="0x8034" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR14" acronym="MAR14" offset="0x8038" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR15" acronym="MAR15" offset="0x803C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR16" acronym="MAR16" offset="0x8040" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR17" acronym="MAR17" offset="0x8044" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR18" acronym="MAR18" offset="0x8048" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR19" acronym="MAR19" offset="0x804C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR20" acronym="MAR20" offset="0x8050" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR21" acronym="MAR21" offset="0x8054" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR22" acronym="MAR22" offset="0x8058" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR23" acronym="MAR23" offset="0x805C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR24" acronym="MAR24" offset="0x8060" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR25" acronym="MAR25" offset="0x8064" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR26" acronym="MAR26" offset="0x8068" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR27" acronym="MAR27" offset="0x806C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR28" acronym="MAR28" offset="0x8070" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR29" acronym="MAR29" offset="0x8074" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR30" acronym="MAR30" offset="0x8078" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR31" acronym="MAR31" offset="0x807C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR32" acronym="MAR32" offset="0x8080" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR33" acronym="MAR33" offset="0x8084" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR34" acronym="MAR34" offset="0x8088" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR35" acronym="MAR35" offset="0x808C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR36" acronym="MAR36" offset="0x8090" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR37" acronym="MAR37" offset="0x8094" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR38" acronym="MAR38" offset="0x8098" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR39" acronym="MAR39" offset="0x809C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR40" acronym="MAR40" offset="0x80A0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR41" acronym="MAR41" offset="0x80A4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR42" acronym="MAR42" offset="0x80A8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR43" acronym="MAR43" offset="0x80AC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR44" acronym="MAR44" offset="0x80B0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR45" acronym="MAR45" offset="0x80B4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR46" acronym="MAR46" offset="0x80B8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR47" acronym="MAR47" offset="0x80BC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR48" acronym="MAR48" offset="0x80C0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR49" acronym="MAR49" offset="0x80C4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR50" acronym="MAR50" offset="0x80C8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR51" acronym="MAR51" offset="0x80CC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR52" acronym="MAR52" offset="0x80D0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR53" acronym="MAR53" offset="0x80D4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR54" acronym="MAR54" offset="0x80D8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR55" acronym="MAR55" offset="0x80DC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR56" acronym="MAR56" offset="0x80E0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR57" acronym="MAR57" offset="0x80E4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR58" acronym="MAR58" offset="0x80E8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR59" acronym="MAR59" offset="0x80EC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR60" acronym="MAR60" offset="0x80F0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR61" acronym="MAR61" offset="0x80F4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR62" acronym="MAR62" offset="0x80F8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR63" acronym="MAR63" offset="0x80FC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR64" acronym="MAR64" offset="0x8100" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR65" acronym="MAR65" offset="0x8104" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR66" acronym="MAR66" offset="0x8108" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR67" acronym="MAR67" offset="0x810C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR68" acronym="MAR68" offset="0x8110" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR69" acronym="MAR69" offset="0x8114" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR70" acronym="MAR70" offset="0x8118" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR71" acronym="MAR71" offset="0x811C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR72" acronym="MAR72" offset="0x8120" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR73" acronym="MAR73" offset="0x8124" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR74" acronym="MAR74" offset="0x8128" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR75" acronym="MAR75" offset="0x812C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR76" acronym="MAR76" offset="0x8130" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR77" acronym="MAR77" offset="0x8134" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR78" acronym="MAR78" offset="0x8138" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR79" acronym="MAR79" offset="0x813C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR80" acronym="MAR80" offset="0x8140" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR81" acronym="MAR81" offset="0x8144" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR82" acronym="MAR82" offset="0x8148" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR83" acronym="MAR83" offset="0x814C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR84" acronym="MAR84" offset="0x8150" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR85" acronym="MAR85" offset="0x8154" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR86" acronym="MAR86" offset="0x8158" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR87" acronym="MAR87" offset="0x815C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR88" acronym="MAR88" offset="0x8160" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR89" acronym="MAR89" offset="0x8164" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR90" acronym="MAR90" offset="0x8168" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR91" acronym="MAR91" offset="0x816C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR92" acronym="MAR92" offset="0x8170" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR93" acronym="MAR93" offset="0x8174" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR94" acronym="MAR94" offset="0x8178" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR95" acronym="MAR95" offset="0x817C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR96" acronym="MAR96" offset="0x8180" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR97" acronym="MAR97" offset="0x8184" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR98" acronym="MAR98" offset="0x8188" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR99" acronym="MAR99" offset="0x818C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR100" acronym="MAR100" offset="0x8190" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR101" acronym="MAR101" offset="0x8194" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR102" acronym="MAR102" offset="0x8198" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR103" acronym="MAR103" offset="0x819C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR104" acronym="MAR104" offset="0x81A0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR105" acronym="MAR105" offset="0x81A4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR106" acronym="MAR106" offset="0x81A8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR107" acronym="MAR107" offset="0x81AC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR108" acronym="MAR108" offset="0x81B0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR109" acronym="MAR109" offset="0x81B4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR110" acronym="MAR110" offset="0x81B8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR111" acronym="MAR111" offset="0x81BC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR112" acronym="MAR112" offset="0x81C0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR113" acronym="MAR113" offset="0x81C4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR114" acronym="MAR114" offset="0x81C8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR115" acronym="MAR115" offset="0x81CC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR116" acronym="MAR116" offset="0x81D0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR117" acronym="MAR117" offset="0x81D4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR118" acronym="MAR118" offset="0x81D8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR119" acronym="MAR119" offset="0x81DC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR120" acronym="MAR120" offset="0x81E0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR121" acronym="MAR121" offset="0x81E4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR122" acronym="MAR122" offset="0x81E8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR123" acronym="MAR123" offset="0x81EC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR124" acronym="MAR124" offset="0x81F0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR125" acronym="MAR125" offset="0x81F4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR126" acronym="MAR126" offset="0x81F8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR127" acronym="MAR127" offset="0x81FC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR128" acronym="MAR128" offset="0x8200" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR129" acronym="MAR129" offset="0x8204" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR130" acronym="MAR130" offset="0x8208" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR131" acronym="MAR131" offset="0x820C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR132" acronym="MAR132" offset="0x8210" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR133" acronym="MAR133" offset="0x8214" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR134" acronym="MAR134" offset="0x8218" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR135" acronym="MAR135" offset="0x821C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR136" acronym="MAR136" offset="0x8220" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR137" acronym="MAR137" offset="0x8224" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR138" acronym="MAR138" offset="0x8228" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR139" acronym="MAR139" offset="0x822C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR140" acronym="MAR140" offset="0x8230" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR141" acronym="MAR141" offset="0x8234" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR142" acronym="MAR142" offset="0x8238" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR143" acronym="MAR143" offset="0x823C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR144" acronym="MAR144" offset="0x8240" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR145" acronym="MAR145" offset="0x8244" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR146" acronym="MAR146" offset="0x8248" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR147" acronym="MAR147" offset="0x824C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR148" acronym="MAR148" offset="0x8250" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR149" acronym="MAR149" offset="0x8254" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR150" acronym="MAR150" offset="0x8258" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR151" acronym="MAR151" offset="0x825C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR152" acronym="MAR152" offset="0x8260" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR153" acronym="MAR153" offset="0x8264" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR154" acronym="MAR154" offset="0x8268" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR155" acronym="MAR155" offset="0x826C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR156" acronym="MAR156" offset="0x8270" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR157" acronym="MAR157" offset="0x8274" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR158" acronym="MAR158" offset="0x8278" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR159" acronym="MAR159" offset="0x827C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR160" acronym="MAR160" offset="0x8280" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR161" acronym="MAR161" offset="0x8284" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR162" acronym="MAR162" offset="0x8288" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR163" acronym="MAR163" offset="0x828C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR164" acronym="MAR164" offset="0x8290" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR165" acronym="MAR165" offset="0x8294" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR166" acronym="MAR166" offset="0x8298" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR167" acronym="MAR167" offset="0x829C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR168" acronym="MAR168" offset="0x82A0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR169" acronym="MAR169" offset="0x82A4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR170" acronym="MAR170" offset="0x82A8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR171" acronym="MAR171" offset="0x82AC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR172" acronym="MAR172" offset="0x82B0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR173" acronym="MAR173" offset="0x82B4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR174" acronym="MAR174" offset="0x82B8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR175" acronym="MAR175" offset="0x82BC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR176" acronym="MAR176" offset="0x82C0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR177" acronym="MAR177" offset="0x82C4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR178" acronym="MAR178" offset="0x82C8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR179" acronym="MAR179" offset="0x82CC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR180" acronym="MAR180" offset="0x82D0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR181" acronym="MAR181" offset="0x82D4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR182" acronym="MAR182" offset="0x82D8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR183" acronym="MAR183" offset="0x82DC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR184" acronym="MAR184" offset="0x82E0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR185" acronym="MAR185" offset="0x82E4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR186" acronym="MAR186" offset="0x82E8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR187" acronym="MAR187" offset="0x82EC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR188" acronym="MAR188" offset="0x82F0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR189" acronym="MAR189" offset="0x82F4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR190" acronym="MAR190" offset="0x82F8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR191" acronym="MAR191" offset="0x82FC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR192" acronym="MAR192" offset="0x8300" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR193" acronym="MAR193" offset="0x8304" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR194" acronym="MAR194" offset="0x8308" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR195" acronym="MAR195" offset="0x830C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR196" acronym="MAR196" offset="0x8310" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR197" acronym="MAR197" offset="0x8314" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR198" acronym="MAR198" offset="0x8318" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR199" acronym="MAR199" offset="0x831C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR200" acronym="MAR200" offset="0x8320" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR201" acronym="MAR201" offset="0x8324" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR202" acronym="MAR202" offset="0x8328" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR203" acronym="MAR203" offset="0x832C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR204" acronym="MAR204" offset="0x8330" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR205" acronym="MAR205" offset="0x8334" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR206" acronym="MAR206" offset="0x8338" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR207" acronym="MAR207" offset="0x833C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR208" acronym="MAR208" offset="0x8340" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR209" acronym="MAR209" offset="0x8344" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR210" acronym="MAR210" offset="0x8348" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR211" acronym="MAR211" offset="0x834C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR212" acronym="MAR212" offset="0x8350" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR213" acronym="MAR213" offset="0x8354" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR214" acronym="MAR214" offset="0x8358" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR215" acronym="MAR215" offset="0x835C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR216" acronym="MAR216" offset="0x8360" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR217" acronym="MAR217" offset="0x8364" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR218" acronym="MAR218" offset="0x8368" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR219" acronym="MAR219" offset="0x836C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR220" acronym="MAR220" offset="0x8370" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR221" acronym="MAR221" offset="0x8374" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR222" acronym="MAR222" offset="0x8378" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR223" acronym="MAR223" offset="0x837C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR224" acronym="MAR224" offset="0x8380" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR225" acronym="MAR225" offset="0x8384" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR226" acronym="MAR226" offset="0x8388" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR227" acronym="MAR227" offset="0x838C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR228" acronym="MAR228" offset="0x8390" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR229" acronym="MAR229" offset="0x8394" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR230" acronym="MAR230" offset="0x8398" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR231" acronym="MAR231" offset="0x839C" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR232" acronym="MAR232" offset="0x83A0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR233" acronym="MAR233" offset="0x83A4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR234" acronym="MAR234" offset="0x83A8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR235" acronym="MAR235" offset="0x83AC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR236" acronym="MAR236" offset="0x83B0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR237" acronym="MAR237" offset="0x83B4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR238" acronym="MAR238" offset="0x83B8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR239" acronym="MAR239" offset="0x83BC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR240" acronym="MAR240" offset="0x83C0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR241" acronym="MAR241" offset="0x83C4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR242" acronym="MAR242" offset="0x83C8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR243" acronym="MAR243" offset="0x83CC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR244" acronym="MAR244" offset="0x83D0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR245" acronym="MAR245" offset="0x83D4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR246" acronym="MAR246" offset="0x83D8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR247" acronym="MAR247" offset="0x83DC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR248" acronym="MAR248" offset="0x83E0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR249" acronym="MAR249" offset="0x83E4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR250" acronym="MAR250" offset="0x83E8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR251" acronym="MAR251" offset="0x83EC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR252" acronym="MAR252" offset="0x83F0" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR253" acronym="MAR253" offset="0x83F4" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR254" acronym="MAR254" offset="0x83F8" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
     <register id="MAR255" acronym="MAR255" offset="0x83FC" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHEABLE" value="1" token="CACHEABLE" description="Address is Cacheable " />
<bitenum id="NOT_CACHEABLE" value="0" token="NOT_CACHEABLE" description="Address is not Cacheable " />
</bitfield>
</register>
</module>
