// Seed: 3326505784
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4
    , id_18,
    input supply0 id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input supply0 id_12,
    input wor id_13
    , id_19,
    input wand id_14,
    output logic id_15,
    input wire id_16
);
  tri0 id_20;
  assign id_20 = 1;
  wire id_21, id_22, id_23, id_24;
  assign id_15 = id_0;
  assign id_15 = id_22;
  assign id_23 = id_19;
  assign id_11 = -1;
  wire id_25;
  always id_15 <= -1;
  wor id_26 = -1;
  xnor primCall (
      id_6,
      id_19,
      id_18,
      id_1,
      id_23,
      id_14,
      id_4,
      id_12,
      id_24,
      id_26,
      id_21,
      id_5,
      id_22,
      id_2,
      id_13,
      id_16,
      id_0,
      id_9,
      id_25
  );
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
