# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../thinpad_top.srcs/sim_1/new/include" \
"alu_sim_time_impl.v" \

sv xil_defaultlib  --include "../../../../../thinpad_top.srcs/sim_1/new/include" \
"../../../../../thinpad_top.srcs/sources_1/new/alu.sv" \
"../../../../../thinpad_top.srcs/sim_1/new/alu_sim.sv" \

# Do not sort compile order
nosort
