INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparador1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/comparador2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparador2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/multiplexor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/registroa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registroa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/restador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module restador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/sumador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sources_1/new/unidad_de_control_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unidad_de_control_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sim_1/new/unidad_de_control_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unidad_de_control_main_tb
WARNING: [VRFC 10-3248] data object 'N' is already declared [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sim_1/new/unidad_de_control_main_tb.v:30]
WARNING: [VRFC 10-3703] second declaration of 'N' ignored [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sim_1/new/unidad_de_control_main_tb.v:30]
WARNING: [VRFC 10-3248] data object 'OPER' is already declared [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sim_1/new/unidad_de_control_main_tb.v:31]
WARNING: [VRFC 10-3703] second declaration of 'OPER' ignored [C:/A_working/VHDL/basys3/unidad de control/unidad de control.srcs/sim_1/new/unidad_de_control_main_tb.v:31]
