[2025-09-16 20:26:04] START suite=cs trace=cloud9_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2321711 heartbeat IPC: 4.307 cumulative IPC: 4.307 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4405500 cumulative IPC: 4.54 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4405500 cumulative IPC: 4.54 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4405501 heartbeat IPC: 4.799 cumulative IPC: 5 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 16349616 heartbeat IPC: 0.8372 cumulative IPC: 0.8372 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 28038149 heartbeat IPC: 0.8555 cumulative IPC: 0.8463 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 40037543 heartbeat IPC: 0.8334 cumulative IPC: 0.8419 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 52030797 heartbeat IPC: 0.8338 cumulative IPC: 0.8399 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 63768628 heartbeat IPC: 0.8519 cumulative IPC: 0.8423 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 75734160 heartbeat IPC: 0.8357 cumulative IPC: 0.8412 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 87783151 heartbeat IPC: 0.8299 cumulative IPC: 0.8396 (Simulation time: 00 hr 06 min 16 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 99534107 heartbeat IPC: 0.851 cumulative IPC: 0.841 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 111206723 heartbeat IPC: 0.8567 cumulative IPC: 0.8427 (Simulation time: 00 hr 07 min 37 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 118798295 cumulative IPC: 0.8418 (Simulation time: 00 hr 08 min 15 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 118798295 cumulative IPC: 0.8418 (Simulation time: 00 hr 08 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8418 instructions: 100000001 cycles: 118798295
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01735 Average ROB Occupancy at Mispredict: 6.211e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01514
BRANCH_INDIRECT: 0.00197
BRANCH_CONDITIONAL: 0.00024
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 108828
LQ_STALL: 28
SQ_STALL: 132530


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.27273
REPLAY_LOAD: 92.411766
NON_REPLAY_LOAD: 6.711587

== Total ==
ADDR_TRANS: 2294
REPLAY_LOAD: 3142
NON_REPLAY_LOAD: 103392

== Counts ==
ADDR_TRANS: 22
REPLAY_LOAD: 34
NON_REPLAY_LOAD: 15405

cpu0->cpu0_STLB TOTAL        ACCESS:     304000 HIT:     302821 MISS:       1179 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     304000 HIT:     302821 MISS:       1179 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 299.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1223640 HIT:     706702 MISS:     516938 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     727123 HIT:     240794 MISS:     486329 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35410 HIT:       7493 MISS:      27917 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     458819 HIT:     458393 MISS:        426 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2288 HIT:         22 MISS:       2266 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7227798 HIT:    7216371 MISS:      11427 MSHR_MERGE:       3785
cpu0->cpu0_L1I LOAD         ACCESS:    7227798 HIT:    7216371 MISS:      11427 MSHR_MERGE:       3785
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 50.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22129054 HIT:   20862520 MISS:    1266534 MSHR_MERGE:     509354
cpu0->cpu0_L1D LOAD         ACCESS:   14613136 HIT:   13541183 MISS:    1071953 MSHR_MERGE:     352472
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7513457 HIT:    7321169 MISS:     192288 MSHR_MERGE:     156877
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2461 HIT:        168 MISS:       2293 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 62.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6197188 HIT:    6189231 MISS:       7957 MSHR_MERGE:       4145
cpu0->cpu0_ITLB LOAD         ACCESS:    6197188 HIT:    6189231 MISS:       7957 MSHR_MERGE:       4145
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.427 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21927976 HIT:   21595690 MISS:     332286 MSHR_MERGE:      32098
cpu0->cpu0_DTLB LOAD         ACCESS:   21927976 HIT:   21595690 MISS:     332286 MSHR_MERGE:      32098
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.136 cycles
cpu0->LLC TOTAL        ACCESS:     832068 HIT:     568654 MISS:     263414 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     486329 HIT:     239021 MISS:     247308 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      27917 HIT:      14286 MISS:      13631 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     315556 HIT:     315191 MISS:        365 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2266 HIT:        156 MISS:       2110 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.79 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1991
  ROW_BUFFER_MISS:     261052
  AVG DBUS CONGESTED CYCLE: 6.992
Channel 0 WQ ROW_BUFFER_HIT:      10655
  ROW_BUFFER_MISS:     122050
  FULL:          0
Channel 0 REFRESHES ISSUED:       9899

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        73734        48439        80130        42166
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0           32          230
  STLB miss resolved @ L2C                0            0            0            7           42
  STLB miss resolved @ LLC                0            2            0           15          162
  STLB miss resolved @ MEM                0            8            0          184         1862

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               6301           62          671           32          166
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            0            0            1           16
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                6            0            0            0            8
  STLB miss resolved @ MEM               25            9            0            8           29
[2025-09-16 20:34:20] END   suite=cs trace=cloud9_phase3_core1 (rc=0)
