
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000797                       # Number of seconds simulated
sim_ticks                                   796945500                       # Number of ticks simulated
final_tick                               2255236608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37950838                       # Simulator instruction rate (inst/s)
host_op_rate                                 37950724                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              308671188                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.58                       # Real time elapsed on the host
sim_insts                                    97983154                       # Number of instructions simulated
sim_ops                                      97983154                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       312320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       177408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             489728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       312320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    391896309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    222609953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             614506262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    391896309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391896309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78620182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78620182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78620182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    391896309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    222609953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            693126443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        979                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 486528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  489792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     796901000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.571034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.987290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.060268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1385     47.87%     47.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          847     29.28%     77.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          285      9.85%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      4.25%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      2.49%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      1.52%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.14%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.97%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.350877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.379529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.379600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      1.75%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      7.02%     10.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6     10.53%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      7.02%     28.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      5.26%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9     15.79%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11     19.30%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      7.02%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6     10.53%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      5.26%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      3.51%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.649123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.621178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39     68.42%     68.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.75%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     26.32%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     94702500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               237240000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12457.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31207.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       610.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    614.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92319.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9646560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5263500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26379600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3596400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            495852975                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             41715750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              634327905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.441584                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     66944750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     701293750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12224520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6670125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32705400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2553120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            515537640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             24448500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              646012425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.149130                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     37765750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     730285750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                713968500     89.69%     89.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1301500      0.16%     89.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80805000     10.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            796075000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          539804500     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            256263500     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18268                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.897580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.554273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.445727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.055770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.944230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1178988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1178988                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132760                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58810                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2221                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191570                       # number of overall hits
system.cpu.dcache.overall_hits::total          191570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67439                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93618                       # number of overall misses
system.cpu.dcache.overall_misses::total         93618                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    737975000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    737975000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1062569038                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1062569038                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10214250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10214250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1800544038                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1800544038                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1800544038                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1800544038                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       158939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285188                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285188                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285188                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.164711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164711                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534175                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150344                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150344                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328268                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28189.579434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28189.579434                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15756.002284                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15756.002284                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 25990.458015                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25990.458015                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19232.882971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19232.882971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19232.882971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19232.882971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.911835                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13121                       # number of writebacks
system.cpu.dcache.writebacks::total             13121                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17233                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58335                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58335                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          167                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75568                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8946                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18050                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    263226000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263226000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    146296828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146296828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5084000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5084000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    409522828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409522828                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    409522828                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409522828                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086458                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063292                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063292                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29423.876593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29423.876593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16069.510984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16069.510984                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22495.575221                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22495.575221                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22688.245319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22688.245319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22688.245319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22688.245319                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10207                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.895768                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360319                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.301166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    24.961915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.933853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.951043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333436                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149489                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149489                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149489                       # number of overall hits
system.cpu.icache.overall_hits::total          149489                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12122                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12122                       # number of overall misses
system.cpu.icache.overall_misses::total         12122                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    562231235                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    562231235                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    562231235                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    562231235                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    562231235                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    562231235                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161611                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46381.062118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46381.062118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46381.062118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46381.062118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46381.062118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46381.062118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2292                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.902439                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1906                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1906                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1906                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1906                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1906                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1906                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10216                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10216                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    457868510                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    457868510                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    457868510                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    457868510                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    457868510                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    457868510                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063214                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063214                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44818.765662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44818.765662                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44818.765662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44818.765662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44818.765662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44818.765662                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7771                       # number of replacements
system.l2.tags.tagsinuse                 16226.504235                       # Cycle average of tags in use
system.l2.tags.total_refs                       15888                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.044525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9818.627302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        977.448385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4053.541657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   930.516640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   446.370252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.027244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682448                       # Number of tag accesses
system.l2.tags.data_accesses                   682448                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6958                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12281                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13121                       # number of Writeback hits
system.l2.Writeback_hits::total                 13121                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8538                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15496                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20819                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5323                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15496                       # number of overall hits
system.l2.overall_hits::total                   20819                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4881                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2212                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7093                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 561                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2773                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7654                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4881                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2773                       # number of overall misses
system.l2.overall_misses::total                  7654                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    391624000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    184716250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       576340250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     45850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45850000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    391624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    230566250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        622190250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    391624000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    230566250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       622190250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19374                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13121                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13121                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9099                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28473                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28473                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.478342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.241221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.366109                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061655                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.478342                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.151787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268816                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.478342                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.151787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268816                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80234.378201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83506.442134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81254.793458                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81729.055258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81729.055258                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80234.378201                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83146.862604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81289.554481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80234.378201                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83146.862604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81289.554481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  979                       # number of writebacks
system.l2.writebacks::total                       979                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4881                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7093                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            561                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7654                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    330466500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    157048750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487515250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     38876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38876000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    330466500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    195924750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    526391250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    330466500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    195924750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    526391250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.478342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.241221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.366109                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061655                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.478342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.151787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.478342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.151787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268816                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67704.671174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70998.530741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68731.883547                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69297.682709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69297.682709                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67704.671174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70654.435629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68773.353802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67704.671174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70654.435629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68773.353802                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7093                       # Transaction distribution
system.membus.trans_dist::ReadResp               7090                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               979                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               561                       # Transaction distribution
system.membus.trans_dist::ReadExResp              561                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       552320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       552328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  552328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8639                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14671000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40924746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          241443                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201781                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11083                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       176255                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80960                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.933449                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13905                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          439                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181338                       # DTB read hits
system.switch_cpus.dtb.read_misses               3180                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59641                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136787                       # DTB write hits
system.switch_cpus.dtb.write_misses              1235                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25354                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318125                       # DTB hits
system.switch_cpus.dtb.data_misses               4415                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84995                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57925                       # ITB hits
system.switch_cpus.itb.fetch_misses              1019                       # ITB misses
system.switch_cpus.itb.fetch_acv                   22                       # ITB acv
system.switch_cpus.itb.fetch_accesses           58944                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1593891                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       384497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1256785                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              241443                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94865                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                728183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31854                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          615                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24885                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161611                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1154184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.088895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.433751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           920424     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14840      1.29%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27505      2.38%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17736      1.54%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45274      3.92%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10170      0.88%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18114      1.57%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7871      0.68%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92250      7.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1154184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.151480                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.788501                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           293943                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        660946                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150551                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34143                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14600                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11246                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1359                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1068626                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4333                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14600                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           311916                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          140499                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       384977                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165960                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        136231                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1013568                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1298                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24584                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           9498                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          68194                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       676938                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1299915                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1296697                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2801                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493930                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           183006                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        32006                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3631                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            226659                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34256                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19694                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872793                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1449                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       226537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       128139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18512                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1154184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.756199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.432714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       795965     68.96%     68.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142975     12.39%     81.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70890      6.14%     87.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59163      5.13%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43814      3.80%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21849      1.89%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12879      1.12%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4418      0.38%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2231      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1154184                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1333      4.52%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15561     52.82%     57.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12568     42.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516838     59.22%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          753      0.09%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       193913     22.22%     81.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140021     16.04%     97.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872793                       # Type of FU issued
system.switch_cpus.iq.rate                   0.547586                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29462                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033756                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2922002                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1176914                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8678                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4456                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4105                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897270                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4525                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7439                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51029                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          999                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18525                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16345                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14600                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           87299                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16287                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189405                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147337                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21880                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15024                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          999                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3737                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13744                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859838                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185693                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12954                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19719                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324140                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117612                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138447                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.539458                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839871                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832330                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402193                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            538093                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.522200                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747441                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222208                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12537                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1115368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.665262                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.640783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       842515     75.54%     75.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       128154     11.49%     87.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50707      4.55%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19351      1.73%     93.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24299      2.18%     95.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7692      0.69%     96.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8769      0.79%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4927      0.44%     97.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28954      2.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1115368                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742012                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742012                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267188                       # Number of memory references committed
system.switch_cpus.commit.loads                138376                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98747                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712788                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433656     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142564     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129158     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742012                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28954                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2033421                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1967670                       # The number of ROB writes
system.switch_cpus.timesIdled                    6168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  439707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727337                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.191406                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.191406                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.456328                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.456328                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1144060                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573923                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2685                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25401                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19386                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19383                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13121                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9099                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       652928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2008904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2661832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41614    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33928500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16288739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27866254                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.057629                       # Number of seconds simulated
sim_ticks                                 57628645500                       # Number of ticks simulated
final_tick                               2313598208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1392471                       # Simulator instruction rate (inst/s)
host_op_rate                                  1392471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              616733184                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740116                       # Number of bytes of host memory used
host_seconds                                    93.44                       # Real time elapsed on the host
sim_insts                                   130114964                       # Number of instructions simulated
sim_ops                                     130114964                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1906304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     11014144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12920448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1906304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1906304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13940864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13940864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        29786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       172096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        217826                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     33079105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    191122729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             224201834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     33079105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33079105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       241908583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241908583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       241908583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     33079105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    191122729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            466110417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      201882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     348642                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   348642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               12899776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16529664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12920448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22313088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90371                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          219                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16029                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       844                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   57628577500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               348642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.633770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.932849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.828624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23823     33.00%     33.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14159     19.61%     52.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6917      9.58%     62.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2970      4.11%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2693      3.73%     70.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1280      1.77%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1762      2.44%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          856      1.19%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17735     24.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.038227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.091279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9469     84.77%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1179     10.56%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           184      1.65%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          125      1.12%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          120      1.07%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           32      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           20      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           16      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            8      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.122292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.151392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     44.814290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         10611     95.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           195      1.75%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            69      0.62%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            41      0.37%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            18      0.16%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           20      0.18%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           11      0.10%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           22      0.20%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           22      0.20%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           30      0.27%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      0.05%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           11      0.10%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            5      0.04%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.03%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            4      0.04%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            2      0.02%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            5      0.04%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            4      0.04%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            9      0.08%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            9      0.08%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           12      0.11%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           15      0.13%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            4      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            4      0.04%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-911            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1008-1023            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11170                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5223538194                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9002769444                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1007795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25915.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44665.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       223.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    224.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    387.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   168802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  218833                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     104679.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                277663680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                151503000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               811683600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              844661520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           3863530320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10856091465                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          25968553500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            42773687085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            723.109902                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  42962698122                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1924260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12738633378                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                307714680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                167899875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               866455200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              839347920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           3863530320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10848935115                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          25974831000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            42868714110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.716380                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  42993875064                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1924260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12707746936                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      433                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      63764                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7076     39.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.70%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.33%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10496     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17756                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6705     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.92%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.43%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6705     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13594                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              54610943000     94.76%     94.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81751000      0.14%     94.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                21655500      0.04%     94.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2915317000      5.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57629666500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.947569                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638815                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765600                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.22%      0.22% # number of syscalls executed
system.cpu.kern.syscall::3                        398     87.67%     87.89% # number of syscalls executed
system.cpu.kern.syscall::4                          3      0.66%     88.55% # number of syscalls executed
system.cpu.kern.syscall::6                          6      1.32%     89.87% # number of syscalls executed
system.cpu.kern.syscall::17                        17      3.74%     93.61% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.22%     93.83% # number of syscalls executed
system.cpu.kern.syscall::45                         6      1.32%     95.15% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.22%     95.37% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.22%     95.59% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.22%     95.81% # number of syscalls executed
system.cpu.kern.syscall::71                        10      2.20%     98.02% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.10%     99.12% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.44%     99.56% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.22%     99.78% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.22%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    454                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   349      0.62%      0.62% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.64% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15972     28.26%     28.90% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.27%     30.18% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     30.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     30.18% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.83%     33.01% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.87% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.88% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.12%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56513                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1819                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1065                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 130                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1111                      
system.cpu.kern.mode_good::user                  1065                      
system.cpu.kern.mode_good::idle                    46                      
system.cpu.kern.mode_switch_good::kernel     0.610775                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.353846                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.737226                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        10239914000     17.77%     17.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          13679596000     23.74%     41.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          33710156500     58.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      349                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            316602                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.947363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7792292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            316602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.612264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.947363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38067555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38067555                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4382934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4382934                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3234915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3234915                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       106851                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106851                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108781                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108781                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      7617849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7617849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      7617849                       # number of overall hits
system.cpu.dcache.overall_hits::total         7617849                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       745549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        745549                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       853552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       853552                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5150                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5150                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1599101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1599101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1599101                       # number of overall misses
system.cpu.dcache.overall_misses::total       1599101                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  47242827834                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47242827834                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  62896564155                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  62896564155                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     86009250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     86009250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        52000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        52000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 110139391989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110139391989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 110139391989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110139391989                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      5128483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5128483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4088467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4088467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       112001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       112001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108785                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108785                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      9216950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9216950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      9216950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9216950                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.145374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.145374                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.208771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.208771                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.045982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000037                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000037                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.173496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.173496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.173496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63366.496144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63366.496144                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 73688.028562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73688.028562                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16700.825243                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16700.825243                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 68875.819594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68875.819594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 68875.819594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68875.819594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6363732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            125091                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.872821                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       195348                       # number of writebacks
system.cpu.dcache.writebacks::total            195348                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       561248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       561248                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       724513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       724513                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1714                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1714                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1285761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1285761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1285761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1285761                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       184301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       184301                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       129039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       129039                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3436                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3436                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       313340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       313340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       313340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       313340                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8741613955                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8741613955                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9813367678                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9813367678                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     53158750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     53158750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        46000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        46000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  18554981633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18554981633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  18554981633                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18554981633                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    267269000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    267269000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    376723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    376723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    643992000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    643992000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.030678                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.030678                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000037                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.033996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.033996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033996                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47431.180270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47431.180270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76049.625912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76049.625912                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15471.114668                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15471.114668                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 59216.766557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59216.766557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 59216.766557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59216.766557                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175603.810775                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175603.810775                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168029.884032                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168029.884032                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171092.454835                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171092.454835                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            241814                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.831576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5384822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            241814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.268446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.831576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11468155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11468155                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      5357467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5357467                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      5357467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5357467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      5357467                       # number of overall hits
system.cpu.icache.overall_hits::total         5357467                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       255631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255631                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       255631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       255631                       # number of overall misses
system.cpu.icache.overall_misses::total        255631                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5773430126                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5773430126                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5773430126                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5773430126                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5773430126                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5773430126                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      5613098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5613098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      5613098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5613098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      5613098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5613098                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.045542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045542                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.045542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045542                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.045542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045542                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22585.015612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22585.015612                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22585.015612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22585.015612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22585.015612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22585.015612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2810                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.549020                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        13673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13673                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        13673                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13673                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        13673                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13673                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       241958                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       241958                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       241958                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       241958                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       241958                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       241958                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   5031558091                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5031558091                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   5031558091                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5031558091                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   5031558091                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5031558091                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043106                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 20795.171439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20795.171439                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 20795.171439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20795.171439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 20795.171439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20795.171439                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2242                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               719000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           762980101                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131472801                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       130816                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       130816                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     35941887                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35941887                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  29171810413                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  29171810413                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     35941887                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     35941887                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     35941887                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     35941887                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121016.454545                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121016.454545                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 222998.795354                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 222998.795354                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121016.454545                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121016.454545                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121016.454545                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121016.454545                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        280767                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                41710                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.731407                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          297                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          297                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     20373881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20373881                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  22367772021                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  22367772021                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     20373881                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     20373881                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     20373881                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     20373881                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68598.925926                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68598.925926                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 170986.515571                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 170986.515571                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68598.925926                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68598.925926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68598.925926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68598.925926                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    197476                       # number of replacements
system.l2.tags.tagsinuse                 15710.673243                       # Cycle average of tags in use
system.l2.tags.total_refs                      506422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    197476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.564474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8070.437724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        186.492097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        811.694670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2067.152291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4574.896461                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.492580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.049542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.126169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.279230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958903                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13938                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994568                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12394175                       # Number of tag accesses
system.l2.tags.data_accesses                 12394175                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       211964                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       104390                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  316354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           195348                       # number of Writeback hits
system.l2.Writeback_hits::total                195348                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        40000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40000                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        211964                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        144390                       # number of demand (read+write) hits
system.l2.demand_hits::total                   356354                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       211964                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       144390                       # number of overall hits
system.l2.overall_hits::total                  356354                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        29799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        83327                       # number of ReadReq misses
system.l2.ReadReq_misses::total                113126                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        88895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88895                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        29799                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       172222                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202021                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        29799                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       172222                       # number of overall misses
system.l2.overall_misses::total                202021                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2560246502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   7491330948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10051577450                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9248288270                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9248288270                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2560246502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  16739619218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19299865720                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2560246502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  16739619218                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19299865720                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       241763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       187717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              429480                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       195348                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            195348                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              166                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       128895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128895                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       241763                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       316612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558375                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       241763                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       316612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.123257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.443897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.263402                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.584337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.584337                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.689670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689670                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.123257                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.543953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361802                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.123257                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.543953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361802                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85917.195275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89902.803989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88852.937875                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   649.463918                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   649.463918                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 104036.090556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104036.090556                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85917.195275                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 97197.914424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95533.957955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85917.195275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 97197.914424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95533.957955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                87010                       # number of writebacks
system.l2.writebacks::total                     87010                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        29798                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        83327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           113125                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        88895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88895                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        29798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       172222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        29798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       172222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202020                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1522                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2242                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3764                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2185815748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   6453944052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8639759800                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1774583                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1774583                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8153981730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8153981730                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2185815748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  14607925782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16793741530                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2185815748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  14607925782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16793741530                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    245961000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    245961000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    347577000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    347577000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    593538000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593538000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.123253                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.443897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.263400                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.584337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.584337                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.689670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.689670                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.123253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.543953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.123253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.543953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361800                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73354.444862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77453.215068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76373.567293                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18294.670103                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18294.670103                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 91725.988301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91725.988301                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73354.444862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 84820.323664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83129.103703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73354.444862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 84820.323664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83129.103703                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161603.810775                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161603.810775                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155029.884032                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155029.884032                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 157688.097768                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157688.097768                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              114944                       # Transaction distribution
system.membus.trans_dist::ReadResp             114944                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::Writeback            217826                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       130816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              219                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             219                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88773                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88773                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       392745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       392745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       491228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       498758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 891503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18489152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18496801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35241249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              312                       # Total snoops (count)
system.membus.snoop_fanout::samples            555664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  555664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              555664                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7063000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1995965907                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          133166199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1066863387                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5548548                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4134279                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       141954                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3700695                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2856392                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.185285                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          617604                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5937                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              5649385                       # DTB read hits
system.switch_cpus.dtb.read_misses              11975                       # DTB read misses
system.switch_cpus.dtb.read_acv                    68                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3480257                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4332635                       # DTB write hits
system.switch_cpus.dtb.write_misses              5220                       # DTB write misses
system.switch_cpus.dtb.write_acv                   68                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         2883254                       # DTB write accesses
system.switch_cpus.dtb.data_hits              9982020                       # DTB hits
system.switch_cpus.dtb.data_misses              17195                       # DTB misses
system.switch_cpus.dtb.data_acv                   136                       # DTB access violations
system.switch_cpus.dtb.data_accesses          6363511                       # DTB accesses
system.switch_cpus.itb.fetch_hits             3234137                       # ITB hits
system.switch_cpus.itb.fetch_misses             57946                       # ITB misses
system.switch_cpus.itb.fetch_acv                  430                       # ITB acv
system.switch_cpus.itb.fetch_accesses         3292083                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 48811289                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     10848769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               39349822                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5548548                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3473996                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              30909151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          446206                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              24887                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        22162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2883462                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        69907                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           5613100                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         77851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             249                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     44981602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.874798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.152577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37054591     82.38%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           767792      1.71%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           661563      1.47%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1067914      2.37%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1646158      3.66%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           331021      0.74%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           661087      1.47%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           482905      1.07%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2308571      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44981602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.113673                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.806162                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          7210569                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      31405259                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4863397                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1289666                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         212711                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       624029                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         10530                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       37653412                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32333                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         212711                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          8000722                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6396053                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     21311625                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           5351575                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3708916                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       36869165                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        142571                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          98837                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          51431                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1617888                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     25065571                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      44187971                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     41345501                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      2584919                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      22837232                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          2228331                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1473126                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       118334                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7915330                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      5586832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4462368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       608949                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       708488                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           33498266                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       634244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          33389254                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        20600                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2717119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1193882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       332160                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     44981602                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.742287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.519191                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32250954     71.70%     71.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5072718     11.28%     82.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2230051      4.96%     87.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1868360      4.15%     92.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1334010      2.97%     95.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       904628      2.01%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       958979      2.13%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       256916      0.57%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       104986      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44981602                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           44711      6.62%      6.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             57      0.01%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             6      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         317773     47.08%     53.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        312357     46.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       511707      1.53%      1.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19602070     58.71%     60.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       534749      1.60%     61.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1282468      3.84%     65.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           64      0.00%     65.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       767573      2.30%     67.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           63      0.00%     67.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       255855      0.77%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5884613     17.62%     86.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4364428     13.07%     99.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       185664      0.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33389254                       # Type of FU issued
system.switch_cpus.iq.rate                   0.684048                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              674904                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020213                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    104711782                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     32967234                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28906998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      7743832                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3894028                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3868964                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       29679507                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         3872944                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       167622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       493313                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11738                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       261272                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        21080                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       306498                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         212711                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          952912                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3265141                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     36186880                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        55797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       5586832                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4462368                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       493132                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3255702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11738                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        77400                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       137630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       215030                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      33189109                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       5703063                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       200145                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2054370                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             10042192                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          4445356                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4339129                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.679947                       # Inst execution rate
system.switch_cpus.iew.wb_sent               32826128                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              32775962                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          14948665                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          18644921                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.671483                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.801755                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2899708                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       302084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       195326                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     44491885                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.746923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.772568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33693095     75.73%     75.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3858231      8.67%     84.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2355246      5.29%     89.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       978945      2.20%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1381700      3.11%     95.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       280475      0.63%     95.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       161039      0.36%     95.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       434198      0.98%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1348956      3.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44491885                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     33232001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       33232001                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                9294613                       # Number of memory references committed
system.switch_cpus.commit.loads               5093517                       # Number of loads committed
system.switch_cpus.commit.membars              129291                       # Number of memory barriers committed
system.switch_cpus.commit.branches            4229478                       # Number of branches committed
system.switch_cpus.commit.fp_insts            3850860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          28993572                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       530202                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2328324      7.01%      7.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     18451371     55.52%     62.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       533510      1.61%     64.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1282208      3.86%     67.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           48      0.00%     67.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       767567      2.31%     70.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           51      0.00%     70.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       255853      0.77%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5222808     15.72%     86.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4204598     12.65%     99.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       185663      0.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     33232001                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       1348956                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             79179576                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            72754940                       # The number of ROB writes
system.switch_cpus.timesIdled                  135647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3829687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             66446002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            31415382                       # Number of Instructions Simulated
system.switch_cpus.committedOps              31415382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.553739                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.553739                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.643609                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.643609                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         39685860                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        21101893                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           2582174                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2564274                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         5749263                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         588584                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             431494                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            431318                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2242                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2242                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           195348                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       131295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           128895                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          128895                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       483722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       836561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1320283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15472896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32780769                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48253665                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131908                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           889444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.147949                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.355049                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 757852     85.21%     85.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 131592     14.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             889444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          575395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           181500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         368596657                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         501934357                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.758767                       # Number of seconds simulated
sim_ticks                                758767016000                       # Number of ticks simulated
final_tick                               3072365224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 499865                       # Simulator instruction rate (inst/s)
host_op_rate                                   499865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146499963                       # Simulator tick rate (ticks/s)
host_mem_usage                                 752404                       # Number of bytes of host memory used
host_seconds                                  5179.30                       # Real time elapsed on the host
sim_insts                                  2588948271                       # Number of instructions simulated
sim_ops                                    2588948271                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     25663808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    160314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          185978688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     25663808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      25663808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     84196480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84196480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       400997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2504920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2905917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1315570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1315570                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     33823041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    211283407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             245106448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     33823041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33823041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       110964866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110964866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       110964866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     33823041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    211283407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            356071313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2905918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1329138                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2905918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1329138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              180324096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5654656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83440704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               185978752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85064832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  88354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25384                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          100                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            170229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            140160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            171323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            146928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            200682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            205813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            206810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           169465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           148159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           208035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             86549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            66793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           101262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            97012                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        54                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  758767090000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2905918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1329138                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1577648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  723920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  320709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  193557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  85358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    175                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1148039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.752697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.459945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.241298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       458323     39.92%     39.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       345270     30.07%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       126993     11.06%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64550      5.62%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42506      3.70%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23179      2.02%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19433      1.69%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11346      0.99%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56439      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1148039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.530829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.536727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         75006     97.24%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1492      1.93%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          261      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          121      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           74      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           57      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           54      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           28      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.902546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.765520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.173443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         77073     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            24      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77134                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  50847854250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            103677179250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                14087820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18046.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36796.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       237.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    245.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2097970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  875316                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     179163.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4573603440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2495517750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11733711600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5148606240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          53422702320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         229287523410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         289624071750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           596285736510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            729.024771                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 437143715750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   25337000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  296290209250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4691010240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2559579000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             11921917800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4983670800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          53422702320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         223135833465                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         295020303750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           595735017375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.351437                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 446192591250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   25337000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  287240134750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      105                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     854421                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    32739     40.66%     40.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.07%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     777      0.96%     41.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   46949     58.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                80525                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     32612     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.09%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      777      1.18%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    32612     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 66061                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             743404698000     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68395000      0.01%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               595941500      0.08%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14697813000      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         758766847500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694626                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820379                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          5      0.75%      0.75% # number of syscalls executed
system.cpu.kern.syscall::3                        114     17.01%     17.76% # number of syscalls executed
system.cpu.kern.syscall::4                         17      2.54%     20.30% # number of syscalls executed
system.cpu.kern.syscall::6                         33      4.93%     25.22% # number of syscalls executed
system.cpu.kern.syscall::17                        84     12.54%     37.76% # number of syscalls executed
system.cpu.kern.syscall::19                        32      4.78%     42.54% # number of syscalls executed
system.cpu.kern.syscall::45                        33      4.93%     47.46% # number of syscalls executed
system.cpu.kern.syscall::71                       184     27.46%     74.93% # number of syscalls executed
system.cpu.kern.syscall::73                        37      5.52%     80.45% # number of syscalls executed
system.cpu.kern.syscall::74                       130     19.40%     99.85% # number of syscalls executed
system.cpu.kern.syscall::92                         1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    670                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  3315      1.32%      1.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        3      0.00%      1.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 70245     27.97%     29.29% # number of callpals executed
system.cpu.kern.callpal::rdps                    1986      0.79%     30.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                    126      0.05%     30.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                    126      0.05%     30.18% # number of callpals executed
system.cpu.kern.callpal::rti                     9443      3.76%     33.94% # number of callpals executed
system.cpu.kern.callpal::callsys                 4267      1.70%     35.64% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.00%     35.64% # number of callpals executed
system.cpu.kern.callpal::rdunique              161644     64.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 251157                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             12724                       # number of protection mode switches
system.cpu.kern.mode_switch::user                9331                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  34                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                9342                      
system.cpu.kern.mode_good::user                  9331                      
system.cpu.kern.mode_good::idle                    11                      
system.cpu.kern.mode_switch_good::kernel     0.734203                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.323529                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.845851                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        42050640500      5.54%      5.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         706412703500     93.10%     98.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          10303503500      1.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     3315                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          13323694                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           648279539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13323694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.656141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2882209118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2882209118                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    549394089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       549394089                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     98514485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       98514485                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       198800                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       198800                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       209828                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       209828                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    647908574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        647908574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    647908574                       # number of overall hits
system.cpu.dcache.overall_hits::total       647908574                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     17883066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17883066                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     51001306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     51001306                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        19779                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        19779                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     68884372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68884372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     68884372                       # number of overall misses
system.cpu.dcache.overall_misses::total      68884372                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 569115511249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 569115511249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 998010976048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 998010976048                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    595925497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    595925497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1567126487297                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1567126487297                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1567126487297                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1567126487297                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    567277155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    567277155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    149515791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    149515791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       218579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       218579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       209831                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       209831                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    716792946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    716792946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    716792946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    716792946                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031524                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.341110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.341110                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090489                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090489                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000014                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000014                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.096101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.096101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096101                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31824.269465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31824.269465                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19568.341565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19568.341565                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 30129.202538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30129.202538                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22750.101972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22750.101972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22750.101972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22750.101972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     47601211                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        31901                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2077680                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             470                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.910752                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.874468                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     11319007                       # number of writebacks
system.cpu.dcache.writebacks::total          11319007                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     11935526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11935526                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     43637134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     43637134                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7660                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7660                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     55572660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     55572660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     55572660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     55572660                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5947540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5947540                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      7364172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7364172                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        12119                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12119                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     13311712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13311712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     13311712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13311712                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2337                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2337                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 191924520666                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 191924520666                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 152049272601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 152049272601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    311856252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    311856252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 343973793267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 343973793267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 343973793267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 343973793267                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    157050500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    157050500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    319723500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    319723500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    476774000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    476774000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.049253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.055444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.018571                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018571                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.018571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018571                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 32269.563663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32269.563663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20647.164759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20647.164759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 25732.837033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25732.837033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25839.936536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25839.936536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25839.936536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25839.936536                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202124.195624                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202124.195624                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 204950.961538                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 204950.961538                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 204011.125374                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 204011.125374                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            931999                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.373253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           382988259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            931999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            410.932049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.373253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         769412513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        769412513                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    383197374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       383197374                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    383197374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        383197374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    383197374                       # number of overall hits
system.cpu.icache.overall_hits::total       383197374                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1042787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1042787                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1042787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1042787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1042787                       # number of overall misses
system.cpu.icache.overall_misses::total       1042787                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  46271458937                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  46271458937                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  46271458937                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  46271458937                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  46271458937                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  46271458937                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    384240161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    384240161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    384240161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    384240161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    384240161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    384240161                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002714                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002714                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 44372.876663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44372.876663                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 44372.876663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44372.876663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 44372.876663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44372.876663                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        55301                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1167                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.387318                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       110595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       110595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       110595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       110595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       110595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       110595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       932192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       932192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       932192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       932192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       932192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       932192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  39548322069                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  39548322069                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  39548322069                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  39548322069                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  39548322069                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  39548322069                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002426                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002426                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 42425.082031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42425.082031                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 42425.082031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42425.082031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 42425.082031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42425.082031                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  821                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 821                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1560                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4674                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   877880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1726000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              224000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1092000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            78905299                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3114000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13673522                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                13612                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13612                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122508                       # Number of tag accesses
system.iocache.tags.data_accesses              122508                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        13568                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        13568                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5267472                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5267472                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   2932750305                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   2932750305                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5267472                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5267472                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5267472                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5267472                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119715.272727                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119715.272727                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216151.997715                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216151.997715                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119715.272727                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119715.272727                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119715.272727                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119715.272727                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         25680                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 3784                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.786469                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           44                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           44                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           44                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2944472                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2944472                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2227170349                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2227170349                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2944472                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2944472                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2944472                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2944472                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66919.818182                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66919.818182                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164148.758034                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164148.758034                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66919.818182                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66919.818182                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66919.818182                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66919.818182                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3094890                       # number of replacements
system.l2.tags.tagsinuse                 16124.491293                       # Cycle average of tags in use
system.l2.tags.total_refs                    14980308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3094890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.840336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12183.555905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.371009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.160976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   580.430359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3358.973044                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.743625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.205015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 419657941                       # Number of tag accesses
system.l2.tags.data_accesses                419657941                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       530993                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4272624                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4803617                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11319007                       # number of Writeback hits
system.l2.Writeback_hits::total              11319007                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      6546027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6546027                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        530993                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      10818651                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11349644                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       530993                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     10818651                       # number of overall hits
system.l2.overall_hits::total                11349644                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       401033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1686200                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2087233                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       818869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              818869                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       401033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2505069                       # number of demand (read+write) misses
system.l2.demand_misses::total                2906102                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       401033                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2505069                       # number of overall misses
system.l2.overall_misses::total               2906102                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  33022670000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 140853656000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    173876326000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  75580161927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   75580161927                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  33022670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 216433817927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     249456487927                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  33022670000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 216433817927                       # number of overall miss cycles
system.l2.overall_miss_latency::total    249456487927                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       932026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5958824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6890850                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11319007                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11319007                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              111                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      7364896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7364896                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       932026                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     13323720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14255746                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       932026                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     13323720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14255746                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.430281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.282975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.302899                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.189189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.189189                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.111185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.111185                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.430281                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.188016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203855                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.430281                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.188016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203855                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82344.021564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83533.184676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83304.703404                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92298.233206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92298.233206                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82344.021564                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86398.345885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85838.861790                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82344.021564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86398.345885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85838.861790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1302002                       # number of writebacks
system.l2.writebacks::total                   1302002                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  2                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       401031                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1686200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2087231                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       818869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         818869                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       401031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2505069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2906100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       401031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2505069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2906100                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          777                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          777                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1560                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1560                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2337                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2337                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  27982568000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 119860237000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 147842805000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       376518                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       376518                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  65481670073                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65481670073                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  27982568000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 185341907073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 213324475073                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  27982568000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 185341907073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 213324475073                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    146172500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    146172500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    299443500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    299443500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    445616000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    445616000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.430279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.282975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.302899                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.189189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.189189                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.111185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.111185                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.430279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.188016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203855                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.430279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.188016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203855                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69776.570889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71083.048867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70832.028175                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17929.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17929.428571                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79965.989765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79965.989765                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69776.570889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73986.747300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73405.758602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69776.570889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73986.747300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73405.758602                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188124.195624                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188124.195624                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 191950.961538                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 191950.961538                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 190678.647839                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 190678.647839                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             2088052                       # Transaction distribution
system.membus.trans_dist::ReadResp            2088025                       # Transaction distribution
system.membus.trans_dist::WriteReq               1560                       # Transaction distribution
system.membus.trans_dist::WriteResp              1560                       # Transaction distribution
system.membus.trans_dist::Writeback           1315570                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              100                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             100                       # Transaction distribution
system.membus.trans_dist::ReadExReq            818790                       # Transaction distribution
system.membus.trans_dist::ReadExResp           818790                       # Transaction distribution
system.membus.trans_dist::BadAddressError           26                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7114114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7118840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7159588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    269306816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    269315992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               271052696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoop_fanout::samples           4237694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4237694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4237694                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4390500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10338784910                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13827478                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        15362593909                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       473636780                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    436515545                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21096344                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    291743685                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       259787547                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.046502                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9451472                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20217                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            616310269                       # DTB read hits
system.switch_cpus.dtb.read_misses            8616078                       # DTB read misses
system.switch_cpus.dtb.read_acv                   218                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        620012656                       # DTB read accesses
system.switch_cpus.dtb.write_hits           161791654                       # DTB write hits
system.switch_cpus.dtb.write_misses           8420272                       # DTB write misses
system.switch_cpus.dtb.write_acv                   41                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       162931735                       # DTB write accesses
system.switch_cpus.dtb.data_hits            778101923                       # DTB hits
system.switch_cpus.dtb.data_misses           17036350                       # DTB misses
system.switch_cpus.dtb.data_acv                   259                       # DTB access violations
system.switch_cpus.dtb.data_accesses        782944391                       # DTB accesses
system.switch_cpus.itb.fetch_hits           379710940                       # ITB hits
system.switch_cpus.itb.fetch_misses            324430                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2286                       # ITB acv
system.switch_cpus.itb.fetch_accesses       380035370                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1497384723                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    419120545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3831381482                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           473636780                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    269239019                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             999042923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        45322650                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               3110                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        50933                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     14666690                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         6706                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2933                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         384240192                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6486392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              41                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1455555165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.632248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.192005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        763756459     52.47%     52.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20282391      1.39%     53.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         70903720      4.87%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39692777      2.73%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        171709639     11.80%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         39294446      2.70%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58271746      4.00%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15879838      1.09%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        275764149     18.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1455555165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.316309                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.558715                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        348386749                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     481900234                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         533516860                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      69154589                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22596733                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     24152713                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         66400                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3621998918                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        197454                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22596733                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        381052050                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       215677297                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     80872022                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         564944345                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     190412718                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3533707960                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3714820                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       61704075                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       55131719                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       53011246                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2710653739                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4716432672                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3949602243                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    766811697                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2005366464                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        705287278                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8830033                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       239421                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         314737037                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    688083459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    181692545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     42896745                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     21852582                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3192182619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      7323711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2854958064                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       818530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    740673027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    577217041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      6569800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1455555165                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.961422                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.045010                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    529479683     36.38%     36.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    220720298     15.16%     51.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    184306823     12.66%     64.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    164705023     11.32%     75.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    158551397     10.89%     86.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    102733523      7.06%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     55142140      3.79%     97.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26547216      1.82%     99.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13369062      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1455555165                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4848653     19.17%     19.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          67566      0.27%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       2526645      9.99%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1236714      4.89%     34.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         20467      0.08%     34.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2086588      8.25%     42.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       2144969      8.48%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            5      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        7580065     29.97%     81.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4782669     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        14131      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1667915211     58.42%     58.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3895266      0.14%     58.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    246535049      8.64%     67.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     70763680      2.48%     69.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5826263      0.20%     69.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     39855123      1.40%     71.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2605394      0.09%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1547382      0.05%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    637098552     22.32%     93.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172308666      6.04%     99.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6593347      0.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2854958064                       # Type of FU issued
system.switch_cpus.iq.rate                   1.906630                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25294341                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008860                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5953876444                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3160722021                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2185305802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1237707720                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    779581409                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    599648570                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2256503792                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       623734482                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     45117176                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    162629976                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        94852                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       129353                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     31955920                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7570                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4751488                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22596733                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       140137441                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      34450999                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3396984235                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3400908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     688083459                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    181692545                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7028020                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1229308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      32653697                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       129353                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11849186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     11895102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     23744288                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2828886566                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     625172919                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     26071498                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             197477905                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            795396705                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        339784063                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170223786                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.889218                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2809067343                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2784954372                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1936338816                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2468504157                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.859879                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.784418                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    762259225                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       753911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     21886173                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1343895348                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.950638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.886701                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    670448744     49.89%     49.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    250869072     18.67%     68.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     94223533      7.01%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     39870982      2.97%     78.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30785837      2.29%     80.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24410323      1.82%     82.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13464437      1.00%     83.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22036196      1.64%     85.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    197786224     14.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1343895348                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2621453833                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2621453833                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              675190110                       # Number of memory references committed
system.switch_cpus.commit.loads             525453485                       # Number of loads committed
system.switch_cpus.commit.membars              262484                       # Number of memory barriers committed
system.switch_cpus.commit.branches          298910108                       # Number of branches committed
system.switch_cpus.commit.fp_insts          565561639                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2102186915                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      8668468                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    162634656      6.20%      6.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1421059760     54.21%     60.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3823428      0.15%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    236942668      9.04%     69.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     67401662      2.57%     72.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      4912442      0.19%     72.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     38599067      1.47%     73.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2477107      0.09%     73.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1545742      0.06%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    525715969     20.05%     94.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    149747987      5.71%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6593345      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2621453833                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     197786224                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           4521977504                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6879777042                       # The number of ROB writes
system.switch_cpus.timesIdled                  605638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                41829558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             20149330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2458833307                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2458833307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.608982                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.608982                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.642085                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.642085                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3338854024                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1775288730                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         658106250                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        510573080                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       852560674                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        3295141                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            6891837                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6891801                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1560                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1560                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11319007                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        13603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             111                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            114                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7364896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7364896                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           26                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1864217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37971384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              39835601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     59649600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1577144280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1636793880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13848                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         25591050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000533                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               25577403     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13647      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25591050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24108504468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            52500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1478659646                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20338733417                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011276                       # Number of seconds simulated
sim_ticks                                 11275634000                       # Number of ticks simulated
final_tick                               3083640858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               68326937                       # Simulator instruction rate (inst/s)
host_op_rate                                 68326924                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              295960174                       # Simulator tick rate (ticks/s)
host_mem_usage                                 753428                       # Number of bytes of host memory used
host_seconds                                    38.10                       # Real time elapsed on the host
sim_insts                                  2603151732                       # Number of instructions simulated
sim_ops                                    2603151732                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4258880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6381632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2979200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2979200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        33165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        66545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         46550                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46550                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    188243074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    377706478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           17028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565966579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    188243074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188243074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       264215742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264215742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       264215742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    188243074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    377706478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          17028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            830182321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       99712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48470                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6367104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3005824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6381568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3102080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2746                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11275633000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.610674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.844681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.539907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22741     50.13%     50.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11565     25.49%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3790      8.35%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1945      4.29%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1207      2.66%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          830      1.83%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          719      1.58%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          892      1.97%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1674      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45363                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.807490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.614518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.438304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2548     89.18%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          209      7.32%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           46      1.61%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           23      0.81%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            9      0.32%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.28%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2857                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.438922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.132904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2333     81.66%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      2.42%     84.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              339     11.87%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      2.17%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.56%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.46%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.46%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2857                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1633670750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3499033250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  497430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16421.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35171.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       564.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    275.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    75999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      76093.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4738517280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2585500500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12116371800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5303679120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          54159097200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         236094589665                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         290417672250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           605415427815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            730.122565                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1276190250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     376480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    9621183750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4868949960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2656669125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12314920800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5132937600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          54159097200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         229923463005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         295830944250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           604886981940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            729.485262                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1304121500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     376480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    9593781000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      99295                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7306     46.25%     46.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.07%     46.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      11      0.07%     46.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8468     53.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15796                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7304     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.08%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       11      0.08%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7304     49.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14630                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9519106500     84.43%     84.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                11178500      0.10%     84.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9542500      0.08%     84.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1734637500     15.39%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11274465000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.862541                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.926184                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          1      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::2                          1      3.12%      6.25% # number of syscalls executed
system.cpu.kern.syscall::3                          2      6.25%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          6     18.75%     31.25% # number of syscalls executed
system.cpu.kern.syscall::6                          3      9.38%     40.62% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.12%     43.75% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.12%     46.88% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.12%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      9.38%     59.38% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.12%     62.50% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.12%     65.62% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.12%     68.75% # number of syscalls executed
system.cpu.kern.syscall::71                         5     15.62%     84.38% # number of syscalls executed
system.cpu.kern.syscall::73                         4     12.50%     96.88% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     32                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   253      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15550     16.14%     16.41% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.05%     16.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     16.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     16.46% # number of callpals executed
system.cpu.kern.callpal::rti                      224      0.23%     16.69% # number of callpals executed
system.cpu.kern.callpal::callsys                   50      0.05%     16.74% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     16.75% # number of callpals executed
system.cpu.kern.callpal::rdunique               80218     83.25%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  96360                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 208                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 208                      
system.cpu.kern.mode_good::user                   208                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.436059                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.607299                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4424526000     39.24%     39.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6849939000     60.76%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      253                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             84789                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4589566                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.804363                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19337809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19337809                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2929604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2929604                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1439365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1439365                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        62675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        62675                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        63367                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        63367                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      4368969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4368969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      4368969                       # number of overall hits
system.cpu.dcache.overall_hits::total         4368969                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       231038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        231038                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        85768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85768                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1438                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1438                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       316806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         316806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       316806                       # number of overall misses
system.cpu.dcache.overall_misses::total        316806                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  19456060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19456060000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4829448095                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4829448095                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    102968500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    102968500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  24285508095                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24285508095                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  24285508095                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24285508095                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3160642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3160642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1525133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1525133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        64113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        64113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        63367                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        63367                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      4685775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4685775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      4685775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4685775                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.073098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073098                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.056236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056236                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.022429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.067610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.067610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067610                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 84211.514989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84211.514989                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56308.274590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56308.274590                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71605.354659                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71605.354659                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 76657.348961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76657.348961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 76657.348961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76657.348961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       440850                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8998                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.994221                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        47781                       # number of writebacks
system.cpu.dcache.writebacks::total             47781                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       164111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       164111                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        68974                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        68974                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          364                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          364                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       233085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       233085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       233085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       233085                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        66927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66927                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        16794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16794                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1074                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1074                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        83721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        83721                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83721                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          198                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          198                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          596                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   5001367250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5001367250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1048727802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1048727802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     76791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     76791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   6050095052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6050095052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   6050095052                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6050095052                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     88832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     43226500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     43226500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    132058500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    132058500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.021175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.016752                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016752                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017867                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74728.693203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74728.693203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 62446.576277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62446.576277                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 72264.964011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72264.964011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 72264.964011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72264.964011                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223195.979899                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223195.979899                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 218315.656566                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218315.656566                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 221574.664430                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 221574.664430                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             44949                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.945389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2877784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             45460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             63.303652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.945389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5464206                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5464206                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      2658694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2658694                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      2658694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2658694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      2658694                       # number of overall hits
system.cpu.icache.overall_hits::total         2658694                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        50929                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50929                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        50929                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50929                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        50929                       # number of overall misses
system.cpu.icache.overall_misses::total         50929                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3269681723                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3269681723                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3269681723                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3269681723                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3269681723                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3269681723                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      2709623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2709623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      2709623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2709623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      2709623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2709623                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.018796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018796                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.018796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.018796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018796                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 64200.783895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64200.783895                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 64200.783895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64200.783895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 64200.783895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64200.783895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3311                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.734375                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         5970                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5970                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         5970                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5970                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         5970                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5970                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        44959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        44959                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        44959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        44959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        44959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        44959                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2845451774                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2845451774                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2845451774                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2845451774                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2845451774                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2845451774                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.016592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.016592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.016592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016592                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 63289.925799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63289.925799                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 63289.925799                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63289.925799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 63289.925799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63289.925799                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  403                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 403                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2118                       # Transaction distribution
system.iobus.trans_dist::WriteResp                198                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          851                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   123771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                37000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              645000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11156738                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              994000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1933256                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1111749                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1111749                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    430746733                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    430746733                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1111749                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1111749                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1111749                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1111749                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 222349.800000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 222349.800000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224347.256771                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224347.256771                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 222349.800000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 222349.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 222349.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 222349.800000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          4414                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  723                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.105118                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       848249                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       848249                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    330894745                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    330894745                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       848249                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       848249                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       848249                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       848249                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 169649.800000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 169649.800000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172341.013021                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172341.013021                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 169649.800000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 169649.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 169649.800000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 169649.800000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    110056                       # number of replacements
system.l2.tags.tagsinuse                 16312.388637                       # Cycle average of tags in use
system.l2.tags.total_refs                      306430                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126253                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.427111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10182.241189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   344.019853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  5786.127596                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.621475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.020997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.353157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995629                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988586                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2967297                       # Number of tag accesses
system.l2.tags.data_accesses                  2967297                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        11786                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        13434                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   25220                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47781                       # number of Writeback hits
system.l2.Writeback_hits::total                 47781                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4810                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         11786                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         18244                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30030                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        11786                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        18244                       # number of overall hits
system.l2.overall_hits::total                   30030                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        33164                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        54564                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87728                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        11981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11981                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        33164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        66545                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99709                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        33164                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        66545                       # number of overall misses
system.l2.overall_misses::total                 99709                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2676327000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4866272250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7542599250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    979823250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     979823250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2676327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5846095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8522422500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2676327000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5846095500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8522422500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        44950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        67998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112948                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47781                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47781                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        16791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16791                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        44950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        84789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129739                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        44950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        84789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129739                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.737798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.802435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.776711                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.713537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713537                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.737798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.784831                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.768535                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.737798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.784831                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.768535                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80699.764805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89184.668463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85977.102521                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81781.424756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81781.424756                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80699.764805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87851.761966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85472.951288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80699.764805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87851.761966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85472.951288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44630                       # number of writebacks
system.l2.writebacks::total                     44630                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        33164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        54564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            87728                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        11981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11981                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        33164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        66545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        33164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        66545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99709                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          198                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          198                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          596                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          596                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   2260231000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   4185807750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6446038750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    830770750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    830770750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   2260231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   5016578500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7276809500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   2260231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   5016578500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7276809500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     83260000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     83260000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40652500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     40652500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    123912500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    123912500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.737798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.802435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.776711                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.713537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713537                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.737798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.784831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.737798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.784831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768535                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68153.147992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76713.726083                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73477.552777                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17501                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69340.685252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69340.685252                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68153.147992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75386.257420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72980.468162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68153.147992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75386.257420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72980.468162                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209195.979899                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209195.979899                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 205315.656566                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 205315.656566                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207906.879195                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207906.879195                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               88131                       # Transaction distribution
system.membus.trans_dist::ReadResp              88132                       # Transaction distribution
system.membus.trans_dist::WriteReq                198                       # Transaction distribution
system.membus.trans_dist::WriteResp               198                       # Transaction distribution
system.membus.trans_dist::Writeback             46550                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11981                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11981                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       244051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       245243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 251011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9237760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9238611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9484563                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples            148796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  148796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              148796                       # Request fanout histogram
system.membus.reqLayer0.occupancy              916500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           368927741                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1952744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          529925999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4791273                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3544709                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        91254                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2923239                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1867507                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     63.884855                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          452716                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4693                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3267290                       # DTB read hits
system.switch_cpus.dtb.read_misses              12946                       # DTB read misses
system.switch_cpus.dtb.read_acv                   108                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          2430925                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1715378                       # DTB write hits
system.switch_cpus.dtb.write_misses              3089                       # DTB write misses
system.switch_cpus.dtb.write_acv                  122                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1302139                       # DTB write accesses
system.switch_cpus.dtb.data_hits              4982668                       # DTB hits
system.switch_cpus.dtb.data_misses              16035                       # DTB misses
system.switch_cpus.dtb.data_acv                   230                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3733064                       # DTB accesses
system.switch_cpus.itb.fetch_hits             2185527                       # ITB hits
system.switch_cpus.itb.fetch_misses             96345                       # ITB misses
system.switch_cpus.itb.fetch_acv                  103                       # ITB acv
system.switch_cpus.itb.fetch_accesses         2281872                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 22546471                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      4013880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               19637007                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             4791273                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2320223                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              10176427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          397700                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                282                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2537                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4451656                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          432                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           2709629                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         54829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     18844204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.042071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.335370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14932553     79.24%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           404508      2.15%     81.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           444014      2.36%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           525409      2.79%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           373864      1.98%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           231071      1.23%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           522613      2.77%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           299621      1.59%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1110551      5.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18844204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.212507                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.870957                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3688513                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11534910                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3197036                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        227726                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         196019                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       611743                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2891                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       18638849                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8666                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         196019                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3861906                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2287494                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      8426402                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3240592                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        831791                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       18217403                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         41894                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          81873                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          71479                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         168288                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     11522492                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      21226094                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     21213930                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        11440                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       9786405                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1736084                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       446050                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        68292                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1859513                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3499848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1827277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       406344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       217390                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16075552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       770373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          15677435                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        16262                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2642466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1163164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       532762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     18844204                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.831950                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.612274                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13101565     69.53%     69.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2015700     10.70%     80.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1263089      6.70%     86.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       705570      3.74%     90.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       690100      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       484397      2.57%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       301095      1.60%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       231612      1.23%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        51076      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18844204                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          130246     26.71%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         210444     43.15%     69.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        146974     30.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          494      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10261599     65.45%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11688      0.07%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1758      0.01%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3478636     22.19%     87.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1749214     11.16%     98.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       173793      1.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15677435                       # Type of FU issued
system.switch_cpus.iq.rate                   0.695339                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              487670                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031106                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     50664993                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     19476301                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15361619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        38012                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        18077                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        17578                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       16144236                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           20375                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        79906                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       495541                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6140                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       238355                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2470                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        46857                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         196019                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          978697                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        242977                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     17794280                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        55914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3499848                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1827277                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       689669                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        233422                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6140                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        53527                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       146121                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       199648                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      15536209                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3363697                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141225                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                948355                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              5083460                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3288528                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1719763                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.689075                       # Inst execution rate
system.switch_cpus.iew.wb_sent               15417010                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              15379197                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           7168566                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           9854648                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.682111                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.727430                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2811679                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       237611                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187718                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     18397458                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.813039                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.923013                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13667482     74.29%     74.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2158772     11.73%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       576647      3.13%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       347977      1.89%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       304981      1.66%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       305306      1.66%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       143259      0.78%     95.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148417      0.81%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       744617      4.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18397458                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     14957860                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14957860                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                4593229                       # Number of memory references committed
system.switch_cpus.commit.loads               3004307                       # Number of loads committed
system.switch_cpus.commit.membars               76758                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3045599                       # Number of branches committed
system.switch_cpus.commit.fp_insts              17289                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          13694821                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       361446                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       754892      5.05%      5.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9345380     62.48%     67.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        11149      0.07%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1735      0.01%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            4      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3081065     20.60%     88.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1589593     10.63%     98.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       173793      1.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14957860                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        744617                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             35384169                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            35986695                       # The number of ROB writes
system.switch_cpus.timesIdled                   36327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3702267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            14203461                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14203461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.587393                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.587393                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.629964                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.629964                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         19610525                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10636530                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             11310                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             7404                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          411281                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         253887                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             113360                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            113358                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               198                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              198                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            47781                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1927                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16791                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        89910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       218565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                308475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2876864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8485459                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11362323                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1943                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           180063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.010730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103027                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 178131     98.93%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1932      1.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             180063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          136945500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74377475                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139447001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
