\hypertarget{struct_f_s_m_c___bank2__3___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2__3___type_def}\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{P\+C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{S\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{P\+M\+E\+M2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{P\+A\+T\+T2}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{E\+C\+C\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{P\+C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{S\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{P\+M\+E\+M3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{P\+A\+T\+T3}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{E\+C\+C\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

Definition at line 413 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!E\+C\+C\+R2@{E\+C\+C\+R2}}
\index{E\+C\+C\+R2@{E\+C\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+C\+C\+R2}{ECCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+C\+C\+R2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{}\label{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}
N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 

Definition at line 420 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!E\+C\+C\+R3@{E\+C\+C\+R3}}
\index{E\+C\+C\+R3@{E\+C\+C\+R3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+C\+C\+R3}{ECCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+C\+C\+R3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{}\label{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}
N\+A\+ND Flash E\+CC result registers 3, Address offset\+: 0x94 

Definition at line 428 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+A\+T\+T2@{P\+A\+T\+T2}}
\index{P\+A\+T\+T2@{P\+A\+T\+T2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+T\+T2}{PATT2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+A\+T\+T2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{}\label{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}
N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line 418 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+A\+T\+T3@{P\+A\+T\+T3}}
\index{P\+A\+T\+T3@{P\+A\+T\+T3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+T\+T3}{PATT3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+A\+T\+T3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{}\label{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}
N\+A\+ND Flash Attribute memory space timing register 3, Address offset\+: 0x8C 

Definition at line 426 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+C\+R2@{P\+C\+R2}}
\index{P\+C\+R2@{P\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+R2}{PCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+R2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{}\label{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}
N\+A\+ND Flash control register 2, Address offset\+: 0x60 

Definition at line 415 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+C\+R3@{P\+C\+R3}}
\index{P\+C\+R3@{P\+C\+R3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+R3}{PCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+R3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{}\label{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}
N\+A\+ND Flash control register 3, Address offset\+: 0x80 

Definition at line 423 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+M\+E\+M2@{P\+M\+E\+M2}}
\index{P\+M\+E\+M2@{P\+M\+E\+M2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+E\+M2}{PMEM2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+M\+E\+M2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{}\label{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}
N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line 417 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!P\+M\+E\+M3@{P\+M\+E\+M3}}
\index{P\+M\+E\+M3@{P\+M\+E\+M3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+E\+M3}{PMEM3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+M\+E\+M3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{}\label{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}
N\+A\+ND Flash Common memory space timing register 3, Address offset\+: 0x88 

Definition at line 425 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{}\label{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}
Reserved, 0x70 

Definition at line 419 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{}\label{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}
Reserved, 0x78 

Definition at line 421 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{}\label{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}
Reserved, 0x7C 

Definition at line 422 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{}\label{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}
Reserved, 0x90 

Definition at line 427 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R2}{SR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+R2}\hypertarget{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{}\label{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}
N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 

Definition at line 416 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}!S\+R3@{S\+R3}}
\index{S\+R3@{S\+R3}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R3}{SR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+R3}\hypertarget{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{}\label{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}
N\+A\+ND Flash F\+I\+FO status and interrupt register 3, Address offset\+: 0x84 

Definition at line 424 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\end{DoxyCompactItemize}
