$date
	Sun Oct 23 02:45:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1045991
b1100 !
1"
#1045994
b1100 &
b1100 %
1$
#1045995
0"
#1045998
b110 &
b110 %
#1046002
b11 &
b11 %
#1046006
b1010 &
b1010 %
#1046010
b101 &
b101 %
#1046014
b10000 &
b10000 %
#1046018
b1000 &
b1000 %
#1046022
b100 &
b100 %
#1046026
b10 &
b10 %
#1046030
b1 &
1#
b1 %
#1046034
b0 &
b0 %
0#
0$
#1960617
b11000 !
1"
#1960618
b11000 &
b11000 %
1$
#1960619
0"
#1960622
b1100 &
b1100 %
#1960626
b110 &
b110 %
#1960630
b11 &
b11 %
#1960634
b1010 &
b1010 %
#1960638
b101 &
b101 %
#1960642
b10000 &
b10000 %
#1960646
b1000 &
b1000 %
#1960650
b100 &
b100 %
#1960654
b10 &
b10 %
#1960658
b1 &
b1 %
1#
#1960662
b0 &
0#
b0 %
0$
#3022283
b1110 !
1"
#3022286
b1110 &
b1110 %
1$
#3022287
0"
#3022290
b111 &
b111 %
#3022294
b10110 &
b10110 %
#3022298
b1011 &
b1011 %
#3022302
b100010 &
b100010 %
#3022306
b10001 &
b10001 %
#3022310
b110100 &
b110100 %
#3022314
b11010 &
b11010 %
#3022318
b1101 &
b1101 %
#3022322
b101000 &
b101000 %
#3022326
b10100 &
b10100 %
#3022330
b1010 &
b1010 %
#3022334
b101 &
b101 %
#3022338
b10000 &
b10000 %
#3022342
b1000 &
b1000 %
#3022346
b100 &
b100 %
#3022350
b10 &
b10 %
#3022354
b1 &
b1 %
1#
#3022358
b0 &
0#
b0 %
0$
#4500012
