Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 12:58:29 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (31)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src29_reg[0]/C
src29_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src29_reg[0]/D
src29_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  289          inf        0.000                      0                  289           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 5.217ns (48.416%)  route 5.558ns (51.584%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.240 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/O[1]
                         net (fo=1, routed)           2.120     8.360    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.775 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.775    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 5.465ns (50.848%)  route 5.283ns (49.152%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.188 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.188    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[23]
    SLICE_X0Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CI
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.277 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.277    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[27]
    SLICE_X0Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/CI
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.507 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/O[1]
                         net (fo=1, routed)           1.845     8.352    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.748 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.748    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.733ns  (logic 5.291ns (49.295%)  route 5.442ns (50.705%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/O[1]
                         net (fo=1, routed)           2.004     8.333    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.733 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.733    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 5.153ns (48.088%)  route 5.563ns (51.912%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.169 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/O[0]
                         net (fo=1, routed)           2.125     8.294    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.716 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.716    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 5.376ns (50.227%)  route 5.327ns (49.773%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.188 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.188    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[23]
    SLICE_X0Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CI
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.418 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/O[1]
                         net (fo=1, routed)           1.889     8.307    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.704 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.704    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 5.396ns (50.562%)  route 5.276ns (49.438%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.188 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.188    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[23]
    SLICE_X0Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CI
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.277 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.277    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[27]
    SLICE_X0Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/CI
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.436 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/O[0]
                         net (fo=1, routed)           1.838     8.274    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.671 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.671    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 5.374ns (50.428%)  route 5.283ns (49.572%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.188 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.188    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[23]
    SLICE_X0Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CI
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.422 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/O[3]
                         net (fo=1, routed)           1.845     8.267    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.390    10.657 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.657    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 5.403ns (50.707%)  route 5.252ns (49.293%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.188 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.188    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[23]
    SLICE_X0Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CI
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.277 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.277    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[27]
    SLICE_X0Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/CI
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.458 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst7/O[2]
                         net (fo=1, routed)           1.814     8.272    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.383    10.655 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.655    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 5.240ns (49.312%)  route 5.386ns (50.688%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.280 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/O[2]
                         net (fo=1, routed)           1.948     8.228    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398    10.627 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.627    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 5.303ns (49.962%)  route 5.311ns (50.038%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.978     1.319    compressor/comp/gpc1/lut6_2_inst1/I0
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/lut6_2_inst1/LUT6/I0
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.097     1.416 r  compressor/comp/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.416    compressor/comp/gpc1/lut6_2_inst1_n_1
    SLICE_X1Y90                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.893 r  compressor/comp/gpc1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.783     2.676    compressor/comp/gpc90/lut5_prop3_0[1]
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/lut4_prop1/I2
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.234     2.910 r  compressor/comp/gpc90/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.910    compressor/comp/gpc90/lut4_prop1_n_0
    SLICE_X1Y88                                                       r  compressor/comp/gpc90/carry4_inst0/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.322 r  compressor/comp/gpc90/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.823     4.145    compressor/comp/gpc167/dst[0]
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/lut4_prop0/I3
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.097     4.242 r  compressor/comp/gpc167/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.242    compressor/comp/gpc167/lut4_prop0_n_0
    SLICE_X2Y89                                                       r  compressor/comp/gpc167/carry4_inst0/S[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.545 r  compressor/comp/gpc167/carry4_inst0/O[1]
                         net (fo=2, routed)           0.854     5.399    compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_gene15_0[1]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/I0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.216     5.615 r  compressor/ra/ra/rowadder_0/cascade_fa_32/lut2_prop12/O
                         net (fo=1, routed)           0.000     5.615    compressor/ra/ra/rowadder_0/cascade_fa_32/prop[12]
    SLICE_X0Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.010 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.010    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[15]
    SLICE_X0Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CI
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.099 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.099    compressor/ra/ra/rowadder_0/cascade_fa_32/carryout[19]
    SLICE_X0Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/CI
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.333 r  compressor/ra/ra/rowadder_0/cascade_fa_32/carry4_inst5/O[3]
                         net (fo=1, routed)           1.873     8.206    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408    10.615 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.615    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src18_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  src18_reg[9]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[9]/Q
                         net (fo=2, routed)           0.063     0.191    src18[9]
    SLICE_X3Y92          FDRE                                         r  src18_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.148ns (72.609%)  route 0.056ns (27.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.056     0.204    src9[2]
    SLICE_X3Y86          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.164ns (69.338%)  route 0.073ns (30.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src14_reg[9]/Q
                         net (fo=7, routed)           0.073     0.237    src14[9]
    SLICE_X7Y90          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.481%)  route 0.111ns (46.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  src14_reg[6]/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[6]/Q
                         net (fo=3, routed)           0.111     0.239    src14[6]
    SLICE_X6Y90          FDRE                                         r  src14_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.850%)  route 0.114ns (47.150%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE                         0.000     0.000 r  src19_reg[6]/C
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[6]/Q
                         net (fo=3, routed)           0.114     0.242    src19[6]
    SLICE_X4Y94          FDRE                                         r  src19_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.298%)  route 0.122ns (48.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  src20_reg[9]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[9]/Q
                         net (fo=5, routed)           0.122     0.250    src20[9]
    SLICE_X3Y92          FDRE                                         r  src20_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  src14_reg[13]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[13]/Q
                         net (fo=5, routed)           0.110     0.251    src14[13]
    SLICE_X5Y91          FDRE                                         r  src14_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  src11_reg[1]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[1]/Q
                         net (fo=7, routed)           0.110     0.251    src11[1]
    SLICE_X3Y86          FDRE                                         r  src11_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE                         0.000     0.000 r  src12_reg[1]/C
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[1]/Q
                         net (fo=5, routed)           0.110     0.251    src12[1]
    SLICE_X3Y89          FDRE                                         r  src12_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.807%)  route 0.124ns (49.193%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  src21_reg[1]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[1]/Q
                         net (fo=5, routed)           0.124     0.252    src21[1]
    SLICE_X4Y94          FDRE                                         r  src21_reg[2]/D
  -------------------------------------------------------------------    -------------------





