# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do dual_clock_ram_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {dual_clock_ram_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity dual_clock_ram
# -- Compiling architecture structure of dual_clock_ram
# 
vsim +altera -do dual_clock_ram_run_msim_gate_vhdl.do -l msim_transcript -gui -t ns gate_work.dual_clock_ram
# vsim +altera -do dual_clock_ram_run_msim_gate_vhdl.do -l msim_transcript -gui -t ns gate_work.dual_clock_ram 
# do dual_clock_ram_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {dual_clock_ram_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity dual_clock_ram
# -- Compiling architecture structure of dual_clock_ram
# 
wave create -pattern none -portmode in -language vhdl /dual_clock_ram/clock1
# dual_clock_ram
wave create -pattern none -portmode in -language vhdl /dual_clock_ram/clock2
# dual_clock_ram
wave create -pattern none -portmode in -language vhdl -range 7 0 /dual_clock_ram/data_in
# dual_clock_ram
wave create -pattern none -portmode in -language vhdl -range 7 0 /dual_clock_ram/write_address
# dual_clock_ram
wave create -pattern none -portmode in -language vhdl -range 7 0 /dual_clock_ram/read_address
# dual_clock_ram
wave create -pattern none -portmode in -language vhdl /dual_clock_ram/wr
# dual_clock_ram
wave create -pattern none -portmode out -language vhdl -range 7 0 /dual_clock_ram/data_out
# dual_clock_ram
add wave -position end  sim:/dual_clock_ram/data_out
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/dual_clock_ram/clock1
# dual_clock_ram
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 50ns -endtime 1000ns Edit:/dual_clock_ram/clock2
# dual_clock_ram
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ns -dutycycle 50 -starttime 50ns -endtime 1000ns Edit:/dual_clock_ram/clock2
# dual_clock_ram
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ns -dutycycle 50 -starttime 25ns -endtime 1000ns Edit:/dual_clock_ram/clock2
# dual_clock_ram
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/dual_clock_ram/data_in
add wave -position 0 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/dual_clock_ram/data_in
add wave -position 2 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/dual_clock_ram/write_address
wave modify -driver freeze -pattern constant -value 00010101 -range 7 0 -starttime 0ns -endtime 120ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00001001 -range 7 0 -starttime 120ns -endtime 240ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00100110 -range 7 0 -starttime 240ns -endtime 360ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 01010101 -range 7 0 -starttime 360ns -endtime 480ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00110011 -range 7 0 -starttime 480ns -endtime 520ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00001111 -range 7 0 -starttime 520ns -endtime 700ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 10011011 -range 7 0 -starttime 700ns -endtime 850ns Edit:/dual_clock_ram/data_in
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ns -endtime 400ns Edit:/dual_clock_ram/write_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000001 -range 7 0 -starttime 400ns -endtime 600ns Edit:/dual_clock_ram/write_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000010 -range 7 0 -starttime 600ns -endtime 1000ns Edit:/dual_clock_ram/write_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ns -endtime 400ns Edit:/dual_clock_ram/read_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000001 -range 7 0 -starttime 100ns -endtime 250ns Edit:/dual_clock_ram/write_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ns -endtime 300ns Edit:/dual_clock_ram/read_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000001 -range 7 0 -starttime 300ns -endtime 550ns Edit:/dual_clock_ram/read_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 00000010 -range 7 0 -starttime 550ns -endtime 1000ns Edit:/dual_clock_ram/read_address
# dual_clock_ram
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/dual_clock_ram/wr
# dual_clock_ram
wave edit change_value -start 133ns -end 181ns -value 1 Edit:/dual_clock_ram/wr
wave edit change_value -start 334ns -end 381ns -value 1 Edit:/dual_clock_ram/wr
wave edit change_value -start 529ns -end 576ns -value 1 Edit:/dual_clock_ram/wr
run -all
# Break key hit 
restart -f
wave edit change_value -start 201ns -end 246ns -value 00000001 Edit:/dual_clock_ram/read_address
wave edit change_value -start 633ns -end 666ns -value 1 Edit:/dual_clock_ram/wr
run -all
# WARNING: No extended dataflow license exists
restart -f
wave edit change_value -start 242ns -end 406ns -value 00000010 Edit:/dual_clock_ram/write_address
wave edit change_value -start 194ns -end 364ns -value 00000001 Edit:/dual_clock_ram/read_address
wave edit change_value -start 395ns -end 457ns -value 00000010 Edit:/dual_clock_ram/read_address
wave edit change_value -start 28ns -end 76ns -value 1 Edit:/dual_clock_ram/wr
run -all
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
