// Seed: 2493321032
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wire id_2
);
  wire id_4 = id_1;
  wire [-1 : -1] id_5 = id_0;
  wire id_6 = id_5;
  module_2 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    output wor   id_3,
    output tri0  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
endmodule
