##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Pump
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Display1_IntClock
		4.4::Critical Path Report for Display2_IntClock
		4.5::Critical Path Report for Printer_IntClock
		4.6::Critical Path Report for RF_Physical_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
		5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
		5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
		5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
		5.9::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
		5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_Pump            | Frequency: 48.04 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK             | Frequency: 50.23 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: Display1_IntClock     | Frequency: 60.03 MHz  | Target: 0.46 MHz   | 
Clock: Display2_IntClock     | Frequency: 47.55 MHz  | Target: 0.46 MHz   | 
Clock: Printer_IntClock      | Frequency: 54.95 MHz  | Target: 0.08 MHz   | 
Clock: RF_Physical_IntClock  | Frequency: 49.24 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Pump            Clock_Pump            2.17083e+007     21687517    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_Pump            41666.7          22576       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display1_IntClock     41666.7          25009       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display2_IntClock     41666.7          23741       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Printer_IntClock      41666.7          23804       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             RF_Physical_IntClock  41666.7          21759       N/A              N/A         N/A              N/A         N/A              N/A         
Display1_IntClock     Display1_IntClock     2.16667e+006     2150173     N/A              N/A         N/A              N/A         N/A              N/A         
Display2_IntClock     Display2_IntClock     2.16667e+006     2145634     N/A              N/A         N/A              N/A         N/A              N/A         
Printer_IntClock      Printer_IntClock      1.30417e+007     13023469    N/A              N/A         N/A              N/A         N/A              N/A         
RF_Physical_IntClock  RF_Physical_IntClock  1.30417e+007     13021360    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase        
---------------  ------------  ----------------------  
Tx_Disp1(0)_PAD  30422         Display1_IntClock:R     
Tx_Disp2(0)_PAD  27343         Display2_IntClock:R     
Tx_Print(0)_PAD  30246         Printer_IntClock:R      
Tx_Pump(0)_PAD   32937         Clock_Pump:R            
Tx_RF(0)_PAD     34464         RF_Physical_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Pump
****************************************
Clock: Clock_Pump
Frequency: 48.04 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21687517p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14627
-------------------------------------   ----- 
End-of-path arrival time (ps)           14627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                      macrocell75     1250   1250  21687517  RISE       1
\Pump:BUART:counter_load_not\/main_1           macrocell18     3976   5226  21687517  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell18     3350   8576  21687517  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   6051  14627  21687517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.23 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16438
-------------------------------------   ----- 
End-of-path arrival time (ps)           16438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                                    iocell1         2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_0         macrocell6      7944  10178  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  13528  21759  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  16438  21759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Display1_IntClock
***********************************************
Clock: Display1_IntClock
Frequency: 60.03 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  25009  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      5061   7546  25009  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  10896  25009  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2292  13188  25009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Display2_IntClock
***********************************************
Clock: Display2_IntClock
Frequency: 47.55 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell111     1250   1250  2145634  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell34      7993   9243  2145634  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell34      3350  12593  2145634  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2249  14842  2145634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Printer_IntClock
**********************************************
Clock: Printer_IntClock
Frequency: 54.95 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13023469p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17697
-------------------------------------   ----- 
End-of-path arrival time (ps)           17697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13023469  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell11     4370   7950  13023469  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell11     3350  11300  13023469  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell3    6397  17697  13023469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for RF_Physical_IntClock
**************************************************
Clock: RF_Physical_IntClock
Frequency: 49.24 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13021360p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3470
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16837
-------------------------------------   ----- 
End-of-path arrival time (ps)           16837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_1/q                                     macrocell53     1250   1250  13021360  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_1         macrocell6      9327  10577  13021360  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  13927  13021360  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  16837  13021360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23741p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14456
-------------------------------------   ----- 
End-of-path arrival time (ps)           14456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  23741  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      5974   8779  23741  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  12129  23741  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2326  14456  23741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  25009  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      5061   7546  25009  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  10896  25009  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2292  13188  25009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14392
-------------------------------------   ----- 
End-of-path arrival time (ps)           14392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23804  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     5998   8131  23804  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  11481  23804  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2912  14392  23804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
**********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16438
-------------------------------------   ----- 
End-of-path arrival time (ps)           16438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                                    iocell1         2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_0         macrocell6      7944  10178  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  13528  21759  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  16438  21759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_status_3\/main_3
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 22576p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15580
-------------------------------------   ----- 
End-of-path arrival time (ps)           15580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  11423  22576  RISE       1
\Pump:BUART:rx_status_3\/main_3  macrocell89   4157  15580  22576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1


5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell111     1250   1250  2145634  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell34      7993   9243  2145634  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell34      3350  12593  2145634  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2249  14842  2145634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1


5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                      macrocell95      1250   1250  2150173  RISE       1
\Display1:BUART:counter_load_not\/main_1           macrocell26      3387   4637  2150173  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell26      3350   7987  2150173  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  10304  2150173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13023469p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17697
-------------------------------------   ----- 
End-of-path arrival time (ps)           17697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13023469  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell11     4370   7950  13023469  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell11     3350  11300  13023469  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell3    6397  17697  13023469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1


5.9::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
*********************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13021360p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3470
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16837
-------------------------------------   ----- 
End-of-path arrival time (ps)           16837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_1/q                                     macrocell53     1250   1250  13021360  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_1         macrocell6      9327  10577  13021360  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  13927  13021360  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  16837  13021360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21687517p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14627
-------------------------------------   ----- 
End-of-path arrival time (ps)           14627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                      macrocell75     1250   1250  21687517  RISE       1
\Pump:BUART:counter_load_not\/main_1           macrocell18     3976   5226  21687517  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell18     3350   8576  21687517  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   6051  14627  21687517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16438
-------------------------------------   ----- 
End-of-path arrival time (ps)           16438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                                    iocell1         2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_0         macrocell6      7944  10178  21759  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  13528  21759  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  16438  21759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_status_3\/main_3
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 22576p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15580
-------------------------------------   ----- 
End-of-path arrival time (ps)           15580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  11423  22576  RISE       1
\Pump:BUART:rx_status_3\/main_3  macrocell89   4157  15580  22576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22576p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15580
-------------------------------------   ----- 
End-of-path arrival time (ps)           15580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell22   5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell22   3350  11423  22576  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell90   4157  15580  22576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 22576p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15580
-------------------------------------   ----- 
End-of-path arrival time (ps)           15580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                      iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0    macrocell22   5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q         macrocell22   3350  11423  22576  RISE       1
\Pump:BUART:rx_parity_bit\/main_3  macrocell92   4157  15580  22576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_0\/main_3
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 23496p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14660
-------------------------------------   ----- 
End-of-path arrival time (ps)           14660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  11423  22576  RISE       1
\Pump:BUART:rx_state_0\/main_3   macrocell80   3238  14660  23496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23535p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14662
-------------------------------------   ----- 
End-of-path arrival time (ps)           14662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  22576  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell22     5570   8073  22576  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell22     3350  11423  22576  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   3239  14662  23535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23741p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14456
-------------------------------------   ----- 
End-of-path arrival time (ps)           14456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  23741  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      5974   8779  23741  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  12129  23741  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2326  14456  23741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14392
-------------------------------------   ----- 
End-of-path arrival time (ps)           14392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23804  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     5998   8131  23804  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  11481  23804  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2912  14392  23804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  25009  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      5061   7546  25009  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  10896  25009  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2292  13188  25009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 28578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                            iocell1       2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_state_0\/main_5  macrocell47   7344   9578  28578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_status_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 28578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                             iocell1       2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_status_3\/main_5  macrocell55   7344   9578  28578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 28602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                            iocell1       2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_state_2\/main_5  macrocell50   7321   9555  28602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_1\/main_3
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23741  RISE       1
\Display2:BUART:pollcount_1\/main_3  macrocell121   5974   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_0\/main_2
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23741  RISE       1
\Display2:BUART:pollcount_0\/main_2  macrocell122   5974   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_last\/main_0
Capture Clock  : \Display1:BUART:rx_last\/clock_0
Path slack     : 29680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                   iocell7        2485   2485  25009  RISE       1
\Display1:BUART:rx_last\/main_0  macrocell108   5992   8477  29680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_0\/main_5
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 29682p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7       2485   2485  25009  RISE       1
\Display1:BUART:rx_state_0\/main_5  macrocell99   5990   8475  29682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_2\/main_5
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 29697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  25009  RISE       1
\Display1:BUART:rx_state_2\/main_5  macrocell102   5975   8460  29697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_status_3\/main_5
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 29697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                       iocell7        2485   2485  25009  RISE       1
\Display1:BUART:rx_status_3\/main_5  macrocell107   5975   8460  29697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30026p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23804  RISE       1
MODIN5_1/main_2  macrocell69   5998   8131  30026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30026p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23804  RISE       1
MODIN5_0/main_2  macrocell70   5998   8131  30026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_2\/main_5
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 30080p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                   iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_state_2\/main_5  macrocell83   5573   8076  30080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_2\/main_8
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 30213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  23741  RISE       1
\Display2:BUART:rx_state_2\/main_8  macrocell118   5139   7944  30213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_last\/main_0
Capture Clock  : \Display2:BUART:rx_last\/clock_0
Path slack     : 30213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                   iocell9        2805   2805  23741  RISE       1
\Display2:BUART:rx_last\/main_0  macrocell124   5139   7944  30213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_0\/main_9
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 30221p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  23741  RISE       1
\Display2:BUART:rx_state_0\/main_9  macrocell115   5131   7936  30221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_status_3\/main_6
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 30221p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23741  RISE       1
\Display2:BUART:rx_status_3\/main_6  macrocell123   5131   7936  30221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_last\/main_0
Capture Clock  : \RF_Physical:BUART:rx_last\/clock_0
Path slack     : 30314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                         iocell1       2234   2234  21759  RISE       1
\RF_Physical:BUART:rx_last\/main_0  macrocell56   5609   7843  30314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 30611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  25009  RISE       1
MODIN13_1/main_2  macrocell105   5061   7546  30611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 30611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  25009  RISE       1
MODIN13_0/main_2  macrocell106   5061   7546  30611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_2\/main_5
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 30639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23804  RISE       1
\Printer:BUART:rx_state_2\/main_5  macrocell66   5385   7518  30639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_last\/main_0
Capture Clock  : \Printer:BUART:rx_last\/clock_0
Path slack     : 30639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                  iocell3       2133   2133  23804  RISE       1
\Printer:BUART:rx_last\/main_0  macrocell72   5385   7518  30639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_0\/main_5
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23804  RISE       1
\Printer:BUART:rx_state_0\/main_5  macrocell63   5369   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_status_3\/main_5
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                      iocell3       2133   2133  23804  RISE       1
\Printer:BUART:rx_status_3\/main_5  macrocell71   5369   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30998p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  22576  RISE       1
MODIN9_1/main_2  macrocell86   4655   7158  30998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30998p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  22576  RISE       1
MODIN9_0/main_2  macrocell87   4655   7158  30998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_last\/main_0
Capture Clock  : \Pump:BUART:rx_last\/clock_0
Path slack     : 30998p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                iocell5       2503   2503  22576  RISE       1
\Pump:BUART:rx_last\/main_0  macrocell91   4655   7158  30998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb      iocell1       2234   2234  21759  RISE       1
MODIN1_1/main_2  macrocell53   4692   6926  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb      iocell1       2234   2234  21759  RISE       1
MODIN1_0/main_2  macrocell54   4692   6926  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell111     1250   1250  2145634  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell34      7993   9243  2145634  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell34      3350  12593  2145634  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2249  14842  2145634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                      macrocell95      1250   1250  2150173  RISE       1
\Display1:BUART:counter_load_not\/main_1           macrocell26      3387   4637  2150173  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell26      3350   7987  2150173  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  10304  2150173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150404p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q     macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_counter_load\/main_0  macrocell37    4034   5284  2150404  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350   8634  2150404  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2269  10903  2150404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10548
-------------------------------------   ----- 
End-of-path arrival time (ps)           10548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q            macrocell99   1250   1250  2150759  RISE       1
\Display1:BUART:rx_counter_load\/main_1  macrocell29   3616   4866  2150759  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350   8216  2150759  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    2332  10548  2150759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display2:BUART:sTX:TxSts\/clock
Path slack     : 2151686p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14481
-------------------------------------   ----- 
End-of-path arrival time (ps)           14481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:tx_status_0\/main_2              macrocell35      7258   7448  2151686  RISE       1
\Display2:BUART:tx_status_0\/q                   macrocell35      3350  10798  2151686  RISE       1
\Display2:BUART:sTX:TxSts\/status_0              statusicell9     3683  14481  2151686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display2:BUART:txn\/main_3
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2152159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2152159  RISE       1
\Display2:BUART:txn\/main_3                macrocell109     6628  10998  2152159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q                macrocell99      1250   1250  2150759  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   6628   7878  2152779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   7267   7457  2153200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display1:BUART:sTX:TxSts\/clock
Path slack     : 2153280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2153280  RISE       1
\Display1:BUART:tx_status_0\/main_3                 macrocell27      3631   7211  2153280  RISE       1
\Display1:BUART:tx_status_0\/q                      macrocell27      3350  10561  2153280  RISE       1
\Display1:BUART:sTX:TxSts\/status_0                 statusicell7     2326  12887  2153280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:txn\/main_2
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2153913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q  macrocell111   1250   1250  2145634  RISE       1
\Display2:BUART:txn\/main_2    macrocell109   7993   9243  2153913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2154076p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2154076  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell39      2290   5870  2154076  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell39      3350   9220  2154076  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    2871  12091  2154076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:txn\/main_1
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2154184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8972
-------------------------------------   ---- 
End-of-path arrival time (ps)           8972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q  macrocell110   1250   1250  2145905  RISE       1
\Display2:BUART:txn\/main_1    macrocell109   7722   8972  2154184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_status_3\/main_7
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2154270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                          macrocell106   1250   1250  2152213  RISE       1
\Display1:BUART:rx_status_3\/main_7  macrocell107   7637   8887  2154270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:txn\/main_4
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2154309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q  macrocell112   1250   1250  2146030  RISE       1
\Display2:BUART:txn\/main_4    macrocell109   7598   8848  2154309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:txn\/main_6
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2154484p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q  macrocell113   1250   1250  2154484  RISE       1
\Display2:BUART:txn\/main_6   macrocell109   7423   8673  2154484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2154623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2154623  RISE       1
\Display1:BUART:rx_status_4\/main_1                 macrocell31      2303   5883  2154623  RISE       1
\Display1:BUART:rx_status_4\/q                      macrocell31      3350   9233  2154623  RISE       1
\Display1:BUART:sRX:RxSts\/status_4                 statusicell8     2311  11544  2154623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_state_0\/main_7
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2154844p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell106   1250   1250  2152213  RISE       1
\Display1:BUART:rx_state_0\/main_7  macrocell99    7062   8312  2154844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_1\/main_4
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2155148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155148  RISE       1
\Display2:BUART:tx_state_1\/main_4               macrocell110     7819   8009  2155148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_2\/main_4
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2155148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155148  RISE       1
\Display2:BUART:tx_state_2\/main_4               macrocell112     7819   8009  2155148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                macrocell111     1250   1250  2145634  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3925   5175  2155482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q                macrocell110     1250   1250  2145905  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3874   5124  2155533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150339  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4853   5043  2155613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_0\/main_2
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2155709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:tx_state_0\/main_2               macrocell111     7258   7448  2155709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_bitclk\/main_2
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2155709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:tx_bitclk\/main_2                macrocell113     7258   7448  2155709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_1\/main_2
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2155728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:tx_state_1\/main_2               macrocell110     7239   7429  2155728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_2\/main_2
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2155728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2151514  RISE       1
\Display2:BUART:tx_state_2\/main_2               macrocell112     7239   7429  2155728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155798p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q                macrocell115     1250   1250  2151754  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   3609   4859  2155798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_0\/main_2
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2155804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2155804  RISE       1
\Display2:BUART:rx_state_0\/main_2   macrocell115   6102   7352  2155804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q   macrocell119   1250   1250  2155804  RISE       1
\Display2:BUART:rx_load_fifo\/main_2  macrocell116   6102   7352  2155804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_3\/main_2
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2155804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2155804  RISE       1
\Display2:BUART:rx_state_3\/main_2   macrocell117   6102   7352  2155804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_status_3\/main_2
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2155804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2155804  RISE       1
\Display2:BUART:rx_status_3\/main_2  macrocell123   6102   7352  2155804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155853p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q         macrocell98      1250   1250  2151453  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   3554   4804  2155853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:tx_state_0\/main_3
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2153280  RISE       1
\Display1:BUART:tx_state_0\/main_3                  macrocell95      3631   7211  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                macrocell95      1250   1250  2150173  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3398   4648  2156009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156177p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                macrocell94      1250   1250  2150335  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3230   4480  2156177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:tx_state_0\/main_3
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2156383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152360  RISE       1
\Display2:BUART:tx_state_0\/main_3                  macrocell111     3194   6774  2156383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display1:BUART:txn\/main_3
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2156494  RISE       1
\Display1:BUART:txn\/main_3                macrocell93      2293   6663  2156494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_0\/main_2
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2156731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156731  RISE       1
\Display1:BUART:rx_state_0\/main_2   macrocell99    5176   6426  2156731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q   macrocell103   1250   1250  2156731  RISE       1
\Display1:BUART:rx_load_fifo\/main_2  macrocell100   5176   6426  2156731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_3\/main_2
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2156731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156731  RISE       1
\Display1:BUART:rx_state_3\/main_2   macrocell101   5176   6426  2156731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_2\/main_2
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2156739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156731  RISE       1
\Display1:BUART:rx_state_2\/main_2   macrocell102   5168   6418  2156739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_status_3\/main_2
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2156739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156731  RISE       1
\Display1:BUART:rx_status_3\/main_2  macrocell107   5168   6418  2156739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156757p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q          macrocell119     1250   1250  2155804  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2650   3900  2156757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157079p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q          macrocell103     1250   1250  2156731  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2327   3577  2157079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q         macrocell114     1250   1250  2150404  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   2296   3546  2157111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:txn\/main_6
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2157223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q  macrocell97   1250   1250  2157223  RISE       1
\Display1:BUART:txn\/main_6   macrocell93   4684   5934  2157223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_2\/main_2
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2155804  RISE       1
\Display2:BUART:rx_state_2\/main_2   macrocell118   4611   5861  2157295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_0\/main_0
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_state_0\/main_0    macrocell115   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_load_fifo\/main_0  macrocell116   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_3\/main_0
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_state_3\/main_0    macrocell117   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_status_3\/main_0
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_status_3\/main_0   macrocell123   4568   5818  2157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_1\/main_1
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2157423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2145634  RISE       1
\Display2:BUART:tx_state_1\/main_1  macrocell110   4484   5734  2157423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_2\/main_1
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2157423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2145634  RISE       1
\Display2:BUART:tx_state_2\/main_1  macrocell112   4484   5734  2157423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_0\/main_0
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2145905  RISE       1
\Display2:BUART:tx_state_0\/main_0  macrocell111   4414   5664  2157493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_bitclk\/main_0
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q      macrocell110   1250   1250  2145905  RISE       1
\Display2:BUART:tx_bitclk\/main_0  macrocell113   4414   5664  2157493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:txn\/main_5
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2157537p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155148  RISE       1
\Display2:BUART:txn\/main_5                      macrocell109     5429   5619  2157537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_0\/main_4
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157648p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2146030  RISE       1
\Display2:BUART:tx_state_0\/main_4  macrocell111   4259   5509  2157648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_bitclk\/main_3
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157648p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q      macrocell112   1250   1250  2146030  RISE       1
\Display2:BUART:tx_bitclk\/main_3  macrocell113   4259   5509  2157648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_2\/main_1
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99    1250   1250  2150759  RISE       1
\Display1:BUART:rx_state_2\/main_1  macrocell102   4184   5434  2157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q               macrocell99    1250   1250  2150759  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_1  macrocell104   4184   5434  2157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_status_3\/main_1
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2157723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q        macrocell99    1250   1250  2150759  RISE       1
\Display1:BUART:rx_status_3\/main_1  macrocell107   4184   5434  2157723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_load_fifo\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_load_fifo\/q            macrocell116     1250   1250  2155151  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4556   5806  2157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_0\/main_5
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2157775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2157223  RISE       1
\Display1:BUART:tx_state_0\/main_5  macrocell95   4131   5381  2157775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_1\/main_5
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2157799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2154484  RISE       1
\Display2:BUART:tx_state_1\/main_5  macrocell110   4107   5357  2157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_2\/main_5
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2157799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2154484  RISE       1
\Display2:BUART:tx_state_2\/main_5  macrocell112   4107   5357  2157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_load_fifo\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_load_fifo\/q            macrocell100     1250   1250  2155350  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4478   5728  2157809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157814p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell106   1250   1250  2152213  RISE       1
MODIN13_1/main_4  macrocell105   4092   5342  2157814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157814p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell106   1250   1250  2152213  RISE       1
MODIN13_0/main_3  macrocell106   4092   5342  2157814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_0\/main_5
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2154484  RISE       1
\Display2:BUART:tx_state_0\/main_5  macrocell111   4087   5337  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_0
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_state_2\/main_0    macrocell118   4034   5284  2157873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q        macrocell114   1250   1250  2150404  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_0  macrocell120   4034   5284  2157873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_0\/main_4
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_state_0\/main_4  macrocell115   4020   5270  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q         macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_load_fifo\/main_4  macrocell116   4020   5270  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_3\/main_4
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_state_3\/main_4  macrocell117   4020   5270  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_status_3\/main_4
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q        macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_status_3\/main_4  macrocell123   4020   5270  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_0\/main_1
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2145634  RISE       1
\Display2:BUART:tx_state_0\/main_1  macrocell111   3954   5204  2157952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_bitclk\/main_1
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q      macrocell111   1250   1250  2145634  RISE       1
\Display2:BUART:tx_bitclk\/main_1  macrocell113   3954   5204  2157952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_1\/main_0
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2145905  RISE       1
\Display2:BUART:tx_state_1\/main_0  macrocell110   3861   5111  2158046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_2\/main_0
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2145905  RISE       1
\Display2:BUART:tx_state_2\/main_0  macrocell112   3861   5111  2158046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158287  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_2   macrocell103   2929   4869  2158287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158291  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_0   macrocell103   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158291  RISE       1
MODIN13_1/main_0                           macrocell105   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158291  RISE       1
MODIN13_0/main_0                           macrocell106   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_0\/main_1
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99   1250   1250  2150759  RISE       1
\Display1:BUART:rx_state_0\/main_1  macrocell99   3616   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q         macrocell99    1250   1250  2150759  RISE       1
\Display1:BUART:rx_load_fifo\/main_1  macrocell100   3616   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_3\/main_1
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99    1250   1250  2150759  RISE       1
\Display1:BUART:rx_state_3\/main_1  macrocell101   3616   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158293  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_1   macrocell103   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158293  RISE       1
MODIN13_1/main_1                           macrocell105   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158293  RISE       1
MODIN13_0/main_1                           macrocell106   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_1\/main_3
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2146030  RISE       1
\Display2:BUART:tx_state_1\/main_3  macrocell110   3555   4805  2158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_2\/main_3
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2146030  RISE       1
\Display2:BUART:tx_state_2\/main_3  macrocell112   3555   4805  2158352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_status_3\/main_6
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                          macrocell105   1250   1250  2153677  RISE       1
\Display1:BUART:rx_status_3\/main_6  macrocell107   3543   4793  2158363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158386  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_1   macrocell119   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_1\/main_1
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158386  RISE       1
\Display2:BUART:pollcount_1\/main_1        macrocell121   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_0\/main_1
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158386  RISE       1
\Display2:BUART:pollcount_0\/main_1        macrocell122   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158388  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_0   macrocell119   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_1\/main_0
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158388  RISE       1
\Display2:BUART:pollcount_1\/main_0        macrocell121   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_0\/main_0
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158388  RISE       1
\Display2:BUART:pollcount_0\/main_0        macrocell122   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158393  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_2   macrocell119   2824   4764  2158393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_0\/main_10
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158401  RISE       1
\Display1:BUART:rx_state_0\/main_10        macrocell99   2816   4756  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158401  RISE       1
\Display1:BUART:rx_load_fifo\/main_7       macrocell100   2816   4756  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_3\/main_7
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158401  RISE       1
\Display1:BUART:rx_state_3\/main_7         macrocell101   2816   4756  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_2\/main_4
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_state_2\/main_4  macrocell118   3496   4746  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q               macrocell118   1250   1250  2150942  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_3  macrocell120   3496   4746  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_2\/main_9
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158401  RISE       1
\Display1:BUART:rx_state_2\/main_9         macrocell102   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_0\/main_9
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158420  RISE       1
\Display1:BUART:rx_state_0\/main_9         macrocell99   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display1:BUART:rx_load_fifo\/main_6       macrocell100   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_3\/main_6
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display1:BUART:rx_state_3\/main_6         macrocell101   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_2\/main_8
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display1:BUART:rx_state_2\/main_8         macrocell102   2794   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_0\/main_8
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158423  RISE       1
\Display1:BUART:rx_state_0\/main_8         macrocell99   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display1:BUART:rx_load_fifo\/main_5       macrocell100   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_3\/main_5
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display1:BUART:rx_state_3\/main_5         macrocell101   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_2\/main_7
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display1:BUART:rx_state_2\/main_7         macrocell102   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_0\/main_5
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158491  RISE       1
\Display2:BUART:rx_state_0\/main_5         macrocell115   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158491  RISE       1
\Display2:BUART:rx_load_fifo\/main_5       macrocell116   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_3\/main_5
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158491  RISE       1
\Display2:BUART:rx_state_3\/main_5         macrocell117   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_2\/main_7
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158506p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158506  RISE       1
\Display2:BUART:rx_state_2\/main_7         macrocell118   2710   4650  2158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_0\/main_7
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158506  RISE       1
\Display2:BUART:rx_state_0\/main_7         macrocell115   2707   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158506  RISE       1
\Display2:BUART:rx_load_fifo\/main_7       macrocell116   2707   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_3\/main_7
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158506  RISE       1
\Display2:BUART:rx_state_3\/main_7         macrocell117   2707   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_state_0\/main_6
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell105   1250   1250  2153677  RISE       1
\Display1:BUART:rx_state_0\/main_6  macrocell99    3394   4644  2158513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_0\/main_6
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158514  RISE       1
\Display2:BUART:rx_state_0\/main_6         macrocell115   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158514  RISE       1
\Display2:BUART:rx_load_fifo\/main_6       macrocell116   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_3\/main_6
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158514  RISE       1
\Display2:BUART:rx_state_3\/main_6         macrocell117   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_0\/main_1
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2150173  RISE       1
\Display1:BUART:tx_state_0\/main_1  macrocell95   3389   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_1\/main_1
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2150173  RISE       1
\Display1:BUART:tx_state_1\/main_1  macrocell94   3387   4637  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_2\/main_1
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2150173  RISE       1
\Display1:BUART:tx_state_2\/main_1  macrocell96   3387   4637  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_2\/main_6
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158514  RISE       1
\Display2:BUART:rx_state_2\/main_6         macrocell118   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_2\/main_5
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158491  RISE       1
\Display2:BUART:rx_state_2\/main_5         macrocell118   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_1\/main_5
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2157223  RISE       1
\Display1:BUART:tx_state_1\/main_5  macrocell94   3298   4548  2158609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_2\/main_5
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2157223  RISE       1
\Display1:BUART:tx_state_2\/main_5  macrocell96   3298   4548  2158609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:txn\/main_1
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158679p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q  macrocell94   1250   1250  2150335  RISE       1
\Display1:BUART:txn\/main_1    macrocell93   3228   4478  2158679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_bitclk\/main_0
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158679p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q      macrocell94   1250   1250  2150335  RISE       1
\Display1:BUART:tx_bitclk\/main_0  macrocell97   3228   4478  2158679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_1\/main_0
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2150335  RISE       1
\Display1:BUART:tx_state_1\/main_0  macrocell94   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_2\/main_0
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2150335  RISE       1
\Display1:BUART:tx_state_2\/main_0  macrocell96   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_0\/main_0
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158685p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2150335  RISE       1
\Display1:BUART:tx_state_0\/main_0  macrocell95   3221   4471  2158685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_1\/main_2
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158686p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150339  RISE       1
\Display1:BUART:tx_state_1\/main_2               macrocell94      4281   4471  2158686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_2\/main_2
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158686p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150339  RISE       1
\Display1:BUART:tx_state_2\/main_2               macrocell96      4281   4471  2158686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_10
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153964  RISE       1
\Display2:BUART:rx_state_0\/main_10  macrocell115   3197   4447  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_7
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153964  RISE       1
\Display2:BUART:rx_status_3\/main_7  macrocell123   3197   4447  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_state_0\/main_8
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q      macrocell121   1250   1250  2153967  RISE       1
\Display2:BUART:rx_state_0\/main_8  macrocell115   3193   4443  2158714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_status_3\/main_5
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell121   1250   1250  2153967  RISE       1
\Display2:BUART:rx_status_3\/main_5  macrocell123   3193   4443  2158714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:txn\/main_2
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q  macrocell95   1250   1250  2150173  RISE       1
\Display1:BUART:txn\/main_2    macrocell93   3103   4353  2158804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_bitclk\/main_1
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q      macrocell95   1250   1250  2150173  RISE       1
\Display1:BUART:tx_bitclk\/main_1  macrocell97   3103   4353  2158804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_0\/main_0
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98   1250   1250  2151453  RISE       1
\Display1:BUART:rx_state_0\/main_0    macrocell99   2922   4172  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2151453  RISE       1
\Display1:BUART:rx_load_fifo\/main_0  macrocell100   2922   4172  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_3\/main_0
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2151453  RISE       1
\Display1:BUART:rx_state_3\/main_0    macrocell101   2922   4172  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_0
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2151453  RISE       1
\Display1:BUART:rx_state_2\/main_0    macrocell102   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q        macrocell98    1250   1250  2151453  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_0  macrocell104   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_status_3\/main_0
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2151453  RISE       1
\Display1:BUART:rx_status_3\/main_0   macrocell107   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:txn\/main_4
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q  macrocell96   1250   1250  2150646  RISE       1
\Display1:BUART:txn\/main_4    macrocell93   2916   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_bitclk\/main_3
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q      macrocell96   1250   1250  2150646  RISE       1
\Display1:BUART:tx_bitclk\/main_3  macrocell97   2916   4166  2158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_1\/main_3
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2150646  RISE       1
\Display1:BUART:tx_state_1\/main_3  macrocell94   2914   4164  2158992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_2\/main_3
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2150646  RISE       1
\Display1:BUART:tx_state_2\/main_3  macrocell96   2914   4164  2158992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_0\/main_4
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2150646  RISE       1
\Display1:BUART:tx_state_0\/main_4  macrocell95   2912   4162  2158995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_0\/main_3
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_state_0\/main_3  macrocell99    2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q         macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_load_fifo\/main_3  macrocell100   2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_3\/main_3
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_state_3\/main_3  macrocell101   2797   4047  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_2\/main_3
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_state_2\/main_3  macrocell102   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q               macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_2  macrocell104   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_status_3\/main_3
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159140p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q        macrocell101   1250   1250  2151578  RISE       1
\Display1:BUART:rx_status_3\/main_3  macrocell107   2767   4017  2159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_2\/main_3
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159187p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_state_2\/main_3  macrocell118   2720   3970  2159187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159187p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q               macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_2  macrocell120   2720   3970  2159187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_0\/main_3
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_state_0\/main_3  macrocell115   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q         macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_load_fifo\/main_3  macrocell116   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_3\/main_3
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_state_3\/main_3  macrocell117   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_status_3\/main_3
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q        macrocell117   1250   1250  2151718  RISE       1
\Display2:BUART:rx_status_3\/main_3  macrocell123   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_2\/main_1
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_state_2\/main_1  macrocell118   2684   3934  2159223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q               macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_1  macrocell120   2684   3934  2159223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_1
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_state_0\/main_1  macrocell115   2672   3922  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q         macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_load_fifo\/main_1  macrocell116   2672   3922  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_3\/main_1
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_state_3\/main_1  macrocell117   2672   3922  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_1
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q        macrocell115   1250   1250  2151754  RISE       1
\Display2:BUART:rx_status_3\/main_1  macrocell123   2672   3922  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell105   1250   1250  2153677  RISE       1
MODIN13_1/main_3  macrocell105   2627   3877  2159279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_2\/main_4
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_state_2\/main_4  macrocell102   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q               macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_3  macrocell104   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_status_3\/main_4
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q        macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_status_3\/main_4  macrocell107   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_0\/main_4
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_state_0\/main_4  macrocell99    2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q         macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_load_fifo\/main_4  macrocell100   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_3\/main_4
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2151782  RISE       1
\Display1:BUART:rx_state_3\/main_4  macrocell101   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_0\/main_2
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150339  RISE       1
\Display1:BUART:tx_state_0\/main_2               macrocell95      3593   3783  2159374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_bitclk\/main_2
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159383p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150339  RISE       1
\Display1:BUART:tx_bitclk\/main_2                macrocell97      3584   3774  2159383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_6
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_last\/q          macrocell108   1250   1250  2159599  RISE       1
\Display1:BUART:rx_state_2\/main_6  macrocell102   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:txn\/q
Path End       : \Display1:BUART:txn\/main_0
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:txn\/q       macrocell93   1250   1250  2159599  RISE       1
\Display1:BUART:txn\/main_0  macrocell93   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_1\/main_4
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153964  RISE       1
\Display2:BUART:pollcount_1\/main_4  macrocell121   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_0\/main_3
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153964  RISE       1
\Display2:BUART:pollcount_0\/main_3  macrocell122   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:pollcount_1\/main_2
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell121   1250   1250  2153967  RISE       1
\Display2:BUART:pollcount_1\/main_2  macrocell121   2303   3553  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_9
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_last\/q          macrocell124   1250   1250  2159659  RISE       1
\Display2:BUART:rx_state_2\/main_9  macrocell118   2248   3498  2159659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:txn\/q
Path End       : \Display2:BUART:txn\/main_0
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:txn\/q       macrocell109   1250   1250  2159670  RISE       1
\Display2:BUART:txn\/main_0  macrocell109   2237   3487  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_1\/main_4
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2160353p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2160353  RISE       1
\Display1:BUART:tx_state_1\/main_4               macrocell94      2614   2804  2160353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_2\/main_4
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2160353p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2160353  RISE       1
\Display1:BUART:tx_state_2\/main_4               macrocell96      2614   2804  2160353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:txn\/main_5
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2160360p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2160353  RISE       1
\Display1:BUART:txn\/main_5                      macrocell93      2606   2796  2160360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_status_3\/q
Path End       : \Display1:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2162016p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_status_3\/q       macrocell107   1250   1250  2162016  RISE       1
\Display1:BUART:sRX:RxSts\/status_3  statusicell8   2901   4151  2162016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_status_3\/q
Path End       : \Display2:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2162661p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_status_3\/q       macrocell123    1250   1250  2162661  RISE       1
\Display2:BUART:sRX:RxSts\/status_3  statusicell10   2255   3505  2162661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Physical:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023209p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13098
-------------------------------------   ----- 
End-of-path arrival time (ps)           13098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q            macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_counter_load\/main_1  macrocell5    6186   7436  13023209  RISE       1
\RF_Physical:BUART:rx_counter_load\/q       macrocell5    3350  10786  13023209  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/load   count7cell    2312  13098  13023209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13023469p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17697
-------------------------------------   ----- 
End-of-path arrival time (ps)           17697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13023469  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell11     4370   7950  13023469  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell11     3350  11300  13023469  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell3    6397  17697  13023469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024068p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q     macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_counter_load\/main_0  macrocell13   5308   6558  13024068  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell13   3350   9908  13024068  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2330  12238  13024068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_4
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13024634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16532
-------------------------------------   ----- 
End-of-path arrival time (ps)           16532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13024634  RISE       1
\RF_Physical:BUART:rx_status_4\/main_1                 macrocell7      3667   7247  13024634  RISE       1
\RF_Physical:BUART:rx_status_4\/q                      macrocell7      3350  10597  13024634  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_4                 statusicell2    5935  16532  13024634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024722p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                      macrocell58     1250   1250  13024722  RISE       1
\Printer:BUART:counter_load_not\/main_0           macrocell10     3861   5111  13024722  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell10     3350   8461  13024722  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  10755  13024722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024965p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10512
-------------------------------------   ----- 
End-of-path arrival time (ps)           10512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q                      macrocell42     1250   1250  13024965  RISE       1
\RF_Physical:BUART:counter_load_not\/main_0           macrocell2      3599   4849  13024965  RISE       1
\RF_Physical:BUART:counter_load_not\/q                macrocell2      3350   8199  13024965  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  10512  13024965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13027463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell53   1250   1250  13021360  RISE       1
\RF_Physical:BUART:rx_state_0\/main_6  macrocell47   9444  10694  13027463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13027463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell53   1250   1250  13021360  RISE       1
\RF_Physical:BUART:rx_status_3\/main_6  macrocell55   9444  10694  13027463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sTX:TxSts\/status_0
Capture Clock  : \RF_Physical:BUART:sTX:TxSts\/clock
Path slack     : 13027759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13407
-------------------------------------   ----- 
End-of-path arrival time (ps)           13407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027759  RISE       1
\RF_Physical:BUART:tx_status_0\/main_3                 macrocell3      4166   7746  13027759  RISE       1
\RF_Physical:BUART:tx_status_0\/q                      macrocell3      3350  11096  13027759  RISE       1
\RF_Physical:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13407  13027759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028694p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025273  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6773   6963  13028694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13029335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell54   1250   1250  13022215  RISE       1
\RF_Physical:BUART:rx_state_0\/main_7  macrocell47   7572   8822  13029335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13029335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell54   1250   1250  13022215  RISE       1
\RF_Physical:BUART:rx_status_3\/main_7  macrocell55   7572   8822  13029335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                macrocell59     1250   1250  13026291  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5043   6293  13029364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                macrocell43     1250   1250  13025060  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4993   6243  13029414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13029603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029603  RISE       1
MODIN1_1/main_0                               macrocell53   6613   8553  13029603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13029603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029603  RISE       1
MODIN1_0/main_0                               macrocell54   6613   8553  13029603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sRX:RxSts\/status_4
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13029617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029617  RISE       1
\Printer:BUART:rx_status_4\/main_1                 macrocell15     2293   5873  13029617  RISE       1
\Printer:BUART:rx_status_4\/q                      macrocell15     3350   9223  13029617  RISE       1
\Printer:BUART:sRX:RxSts\/status_4                 statusicell4    2327  11550  13029617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13029675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029675  RISE       1
MODIN1_1/main_1                               macrocell53   6542   8482  13029675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13029675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029675  RISE       1
MODIN1_0/main_1                               macrocell54   6542   8482  13029675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q         macrocell62     1250   1250  13024068  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4484   5734  13029923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029931p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q                macrocell63     1250   1250  13026559  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4476   5726  13029931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13030051p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_last\/q          macrocell56   1250   1250  13030051  RISE       1
\RF_Physical:BUART:rx_state_2\/main_6  macrocell50   6856   8106  13030051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q                macrocell42     1250   1250  13024965  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4270   5520  13030137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:tx_state_0\/main_3
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13030206p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13023469  RISE       1
\Printer:BUART:tx_state_0\/main_3                  macrocell59     4370   7950  13030206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030338p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q                macrocell47     1250   1250  13023209  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4068   5318  13030338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:tx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13030411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027759  RISE       1
\RF_Physical:BUART:tx_state_0\/main_3                  macrocell43     4166   7746  13030411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13030720p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_state_2\/main_1  macrocell50   6186   7436  13030720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030720p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q               macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_1  macrocell52   6186   7436  13030720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_0\/main_4
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_state_0\/main_4  macrocell63   6033   7283  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_4
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q         macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_load_fifo\/main_4  macrocell64   6033   7283  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_3\/main_4
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_state_3\/main_4  macrocell65   6033   7283  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_status_3\/main_4
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q        macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_status_3\/main_4  macrocell71   6033   7283  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  13022215  RISE       1
MODIN1_1/main_4  macrocell53   5962   7212  13030944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  13022215  RISE       1
MODIN1_0/main_3  macrocell54   5962   7212  13030944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13030973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_state_0\/main_3  macrocell47   5933   7183  13030973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_3
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13030973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q         macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_3  macrocell48   5933   7183  13030973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13030973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_state_3\/main_3  macrocell49   5933   7183  13030973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13030973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q        macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_status_3\/main_3  macrocell55   5933   7183  13030973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell53   1250   1250  13021360  RISE       1
MODIN1_1/main_3  macrocell53   5921   7171  13030985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_1\/main_2
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13031177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025273  RISE       1
\Printer:BUART:tx_state_1\/main_2               macrocell58     6789   6979  13031177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_2\/main_2
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13031177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025273  RISE       1
\Printer:BUART:tx_state_2\/main_2               macrocell60     6789   6979  13031177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_bitclk\/main_2
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13031177p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025273  RISE       1
\Printer:BUART:tx_bitclk\/main_2                macrocell61     6789   6979  13031177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_1\/main_1
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13031284p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13026291  RISE       1
\Printer:BUART:tx_state_1\/main_1  macrocell58   5623   6873  13031284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_2\/main_1
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13031284p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13026291  RISE       1
\Printer:BUART:tx_state_2\/main_1  macrocell60   5623   6873  13031284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_bitclk\/main_1
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13031284p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q      macrocell59   1250   1250  13026291  RISE       1
\Printer:BUART:tx_bitclk\/main_1  macrocell61   5623   6873  13031284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q         macrocell46     1250   1250  13026301  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3101   4351  13031305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031309p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                macrocell58     1250   1250  13024722  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3097   4347  13031309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:txn\/main_2
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031310p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q  macrocell59   1250   1250  13026291  RISE       1
\Printer:BUART:txn\/main_2    macrocell57   5597   6847  13031310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Printer:BUART:txn\/main_3
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031474p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031474  RISE       1
\Printer:BUART:txn\/main_3                macrocell57     2313   6683  13031474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q          macrocell67     1250   1250  13031485  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2922   4172  13031485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RF_Physical:BUART:txn\/main_3
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13031493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031493  RISE       1
\RF_Physical:BUART:txn\/main_3                macrocell41     2293   6663  13031493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q          macrocell51     1250   1250  13031515  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2891   4141  13031515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_0
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13031599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_state_2\/main_0    macrocell66   5308   6558  13031599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q        macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_0  macrocell68   5308   6558  13031599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_0\/main_0
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_state_0\/main_0    macrocell63   5287   6537  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_0
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_load_fifo\/main_0  macrocell64   5287   6537  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_3\/main_0
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_state_3\/main_0    macrocell65   5287   6537  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_status_3\/main_0
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024068  RISE       1
\Printer:BUART:rx_status_3\/main_0   macrocell71   5287   6537  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:txn\/main_2
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13031908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q  macrocell43   1250   1250  13025060  RISE       1
\RF_Physical:BUART:txn\/main_2    macrocell41   4998   6248  13031908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3712
-------------------------------------   ---- 
End-of-path arrival time (ps)           3712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027012  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3522   3712  13031944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_load_fifo\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_load_fifo\/q            macrocell64     1250   1250  13029628  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5166   6416  13032121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029603  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_0   macrocell51   3841   5781  13032376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029675  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_1   macrocell51   3805   5745  13032412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_state_2\/main_3  macrocell50   4419   5669  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q               macrocell49   1250   1250  13024975  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_2  macrocell52   4419   5669  13032487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:txn\/main_1
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13032631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q  macrocell42   1250   1250  13024965  RISE       1
\RF_Physical:BUART:txn\/main_1    macrocell41   4275   5525  13032631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_state_0\/main_4  macrocell47   4181   5431  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_4
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q         macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_4  macrocell48   4181   5431  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_state_3\/main_4  macrocell49   4181   5431  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q        macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_status_3\/main_4  macrocell55   4181   5431  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13032753p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13024965  RISE       1
\RF_Physical:BUART:tx_state_1\/main_0  macrocell42   4154   5404  13032753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13032753p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13024965  RISE       1
\RF_Physical:BUART:tx_state_2\/main_0  macrocell44   4154   5404  13032753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_0
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13032753p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q      macrocell42   1250   1250  13024965  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_0  macrocell45   4154   5404  13032753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_state_0\/main_1  macrocell47   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_1
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q         macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_1  macrocell48   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_state_3\/main_1  macrocell49   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q        macrocell47   1250   1250  13023209  RISE       1
\RF_Physical:BUART:rx_status_3\/main_1  macrocell55   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_0\/main_0
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033046p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13024722  RISE       1
\Printer:BUART:tx_state_0\/main_0  macrocell59   3861   5111  13033046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_2\/main_4
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033147p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_state_2\/main_4  macrocell66   3760   5010  13033147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033147p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q               macrocell66   1250   1250  13025616  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_3  macrocell68   3760   5010  13033147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:txn\/q
Path End       : \RF_Physical:BUART:txn\/main_0
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033158p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:txn\/q       macrocell41   1250   1250  13033158  RISE       1
\RF_Physical:BUART:txn\/main_0  macrocell41   3748   4998  13033158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_0\/main_4
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033183p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024859  RISE       1
\Printer:BUART:tx_state_0\/main_4  macrocell59   3723   4973  13033183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:txn\/main_4
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033221p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q  macrocell44   1250   1250  13025793  RISE       1
\RF_Physical:BUART:txn\/main_4    macrocell41   3686   4936  13033221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_state_2\/main_4  macrocell50   3624   4874  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q               macrocell50   1250   1250  13025771  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_3  macrocell52   3624   4874  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_0
Path End       : \Printer:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033290p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033290  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_2   macrocell67   2927   4867  13033290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : \Printer:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_1   macrocell67   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN5_1/main_1                           macrocell69   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN5_0/main_1                           macrocell70   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : \Printer:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_0   macrocell67   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN5_1/main_0                           macrocell69   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033294  RISE       1
MODIN5_0/main_0                           macrocell70   2923   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13024965  RISE       1
\RF_Physical:BUART:tx_state_0\/main_0  macrocell43   3599   4849  13033307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:txn\/main_6
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033336p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q  macrocell45   1250   1250  13033336  RISE       1
\RF_Physical:BUART:txn\/main_6   macrocell41   3571   4821  13033336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_0\/main_5
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13033373  RISE       1
\Printer:BUART:tx_state_0\/main_5  macrocell59   3533   4783  13033373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_2\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_2\/main_8         macrocell50   2823   4763  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_2\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_2\/main_7         macrocell50   2822   4762  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13025060  RISE       1
\RF_Physical:BUART:tx_state_0\/main_1  macrocell43   3504   4754  13033403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_2\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\RF_Physical:BUART:rx_state_2\/main_9         macrocell50   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_0\/main_10
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_0\/main_10        macrocell63   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_load_fifo\/main_7
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_load_fifo\/main_7       macrocell64   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_3\/main_7
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_3\/main_7         macrocell65   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_0\/main_10
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\RF_Physical:BUART:rx_state_0\/main_10        macrocell47   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_2\/main_9
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\Printer:BUART:rx_state_2\/main_9         macrocell66   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_7
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_7       macrocell48   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\RF_Physical:BUART:rx_state_3\/main_7         macrocell49   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_0\/main_9
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Printer:BUART:rx_state_0\/main_9         macrocell63   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_load_fifo\/main_6
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Printer:BUART:rx_load_fifo\/main_6       macrocell64   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_3\/main_6
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Printer:BUART:rx_state_3\/main_6         macrocell65   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_0\/main_8
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Printer:BUART:rx_state_0\/main_8         macrocell63   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_load_fifo\/main_5
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Printer:BUART:rx_load_fifo\/main_5       macrocell64   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_3\/main_5
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Printer:BUART:rx_state_3\/main_5         macrocell65   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_0\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_0\/main_9         macrocell47   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_2\/main_8
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Printer:BUART:rx_state_2\/main_8         macrocell66   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_6
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_6       macrocell48   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_3\/main_6         macrocell49   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_0\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_0\/main_8         macrocell47   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_2\/main_7
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Printer:BUART:rx_state_2\/main_7         macrocell66   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_5
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_5       macrocell48   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033394  RISE       1
\RF_Physical:BUART:rx_state_3\/main_5         macrocell49   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_state_0\/main_6
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033513p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                         macrocell69   1250   1250  13028058  RISE       1
\Printer:BUART:rx_state_0\/main_6  macrocell63   3394   4644  13033513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_status_3\/main_6
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033513p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell69   1250   1250  13028058  RISE       1
\Printer:BUART:rx_status_3\/main_6  macrocell71   3394   4644  13033513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_0\/main_2
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033597p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025273  RISE       1
\Printer:BUART:tx_state_0\/main_2               macrocell59     4370   4560  13033597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13025060  RISE       1
\RF_Physical:BUART:tx_state_1\/main_1  macrocell42   3216   4466  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13025060  RISE       1
\RF_Physical:BUART:tx_state_2\/main_1  macrocell44   3216   4466  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_1
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q      macrocell43   1250   1250  13025060  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_1  macrocell45   3216   4466  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_state_0\/main_7
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                         macrocell70   1250   1250  13028379  RISE       1
\Printer:BUART:rx_state_0\/main_7  macrocell63   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_status_3\/main_7
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell70   1250   1250  13028379  RISE       1
\Printer:BUART:rx_status_3\/main_7  macrocell71   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_state_2\/main_0    macrocell50   3094   4344  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q        macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_0  macrocell52   3094   4344  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_2\/main_2
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13031485  RISE       1
\Printer:BUART:rx_state_2\/main_2   macrocell66   3092   4342  13033814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_1\/main_0
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13024722  RISE       1
\Printer:BUART:tx_state_1\/main_0  macrocell58   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_2\/main_0
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13024722  RISE       1
\Printer:BUART:tx_state_2\/main_0  macrocell60   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_bitclk\/main_0
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q      macrocell58   1250   1250  13024722  RISE       1
\Printer:BUART:tx_bitclk\/main_0  macrocell61   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_0\/main_2
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13031485  RISE       1
\Printer:BUART:rx_state_0\/main_2   macrocell63   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_2
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q   macrocell67   1250   1250  13031485  RISE       1
\Printer:BUART:rx_load_fifo\/main_2  macrocell64   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_3\/main_2
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13031485  RISE       1
\Printer:BUART:rx_state_3\/main_2   macrocell65   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_status_3\/main_2
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13031485  RISE       1
\Printer:BUART:rx_status_3\/main_2  macrocell71   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_0
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033894p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033894  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_2   macrocell51   2323   4263  13033894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:txn\/main_1
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q  macrocell58   1250   1250  13024722  RISE       1
\Printer:BUART:txn\/main_1    macrocell57   2949   4199  13033958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_state_0\/main_0    macrocell47   2927   4177  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_0
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_0  macrocell48   2927   4177  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_state_3\/main_0    macrocell49   2927   4177  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13026301  RISE       1
\RF_Physical:BUART:rx_status_3\/main_0   macrocell55   2927   4177  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033336  RISE       1
\RF_Physical:BUART:tx_state_0\/main_5  macrocell43   2926   4176  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033336  RISE       1
\RF_Physical:BUART:tx_state_1\/main_5  macrocell42   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033336  RISE       1
\RF_Physical:BUART:tx_state_2\/main_5  macrocell44   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031515  RISE       1
\RF_Physical:BUART:rx_state_0\/main_2   macrocell47   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_2
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q   macrocell51   1250   1250  13031515  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_2  macrocell48   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031515  RISE       1
\RF_Physical:BUART:rx_state_3\/main_2   macrocell49   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031515  RISE       1
\RF_Physical:BUART:rx_status_3\/main_2  macrocell55   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13034028p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031515  RISE       1
\RF_Physical:BUART:rx_state_2\/main_2   macrocell50   2879   4129  13034028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_0\/main_1
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_state_0\/main_1  macrocell63   2819   4069  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_1
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q         macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_load_fifo\/main_1  macrocell64   2819   4069  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_3\/main_1
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_state_3\/main_1  macrocell65   2819   4069  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_status_3\/main_1
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q        macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_status_3\/main_1  macrocell71   2819   4069  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_2\/main_1
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_state_2\/main_1  macrocell66   2818   4068  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q               macrocell63   1250   1250  13026559  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_1  macrocell68   2818   4068  13034089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:txn\/main_4
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q  macrocell60   1250   1250  13024859  RISE       1
\Printer:BUART:txn\/main_4    macrocell57   2810   4060  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_1\/main_3
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024859  RISE       1
\Printer:BUART:tx_state_1\/main_3  macrocell58   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_2\/main_3
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024859  RISE       1
\Printer:BUART:tx_state_2\/main_3  macrocell60   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_bitclk\/main_3
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13034098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q      macrocell60   1250   1250  13024859  RISE       1
\Printer:BUART:tx_bitclk\/main_3  macrocell61   2809   4059  13034098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_0\/main_3
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_state_0\/main_3  macrocell63   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_3
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q         macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_load_fifo\/main_3  macrocell64   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_3\/main_3
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_state_3\/main_3  macrocell65   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_status_3\/main_3
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q        macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_status_3\/main_3  macrocell71   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025793  RISE       1
\RF_Physical:BUART:tx_state_1\/main_3  macrocell42   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025793  RISE       1
\RF_Physical:BUART:tx_state_2\/main_3  macrocell44   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_3
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q      macrocell44   1250   1250  13025793  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_3  macrocell45   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_2\/main_3
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_state_2\/main_3  macrocell66   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q               macrocell65   1250   1250  13026587  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_2  macrocell68   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13034136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025793  RISE       1
\RF_Physical:BUART:tx_state_0\/main_4  macrocell43   2771   4021  13034136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell69   1250   1250  13028058  RISE       1
MODIN5_1/main_3  macrocell69   2626   3876  13034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:txn\/q
Path End       : \Printer:BUART:txn\/main_0
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:txn\/q       macrocell57   1250   1250  13034287  RISE       1
\Printer:BUART:txn\/main_0  macrocell57   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:txn\/main_6
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q  macrocell61   1250   1250  13033373  RISE       1
\Printer:BUART:txn\/main_6   macrocell57   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_1\/main_5
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13033373  RISE       1
\Printer:BUART:tx_state_1\/main_5  macrocell58   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_2\/main_5
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13033373  RISE       1
\Printer:BUART:tx_state_2\/main_5  macrocell60   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_6
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_last\/q          macrocell72   1250   1250  13034600  RISE       1
\Printer:BUART:rx_state_2\/main_6  macrocell66   2306   3556  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13028379  RISE       1
MODIN5_1/main_4  macrocell69   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13028379  RISE       1
MODIN5_0/main_3  macrocell70   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_0\/main_1
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13034615p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13026291  RISE       1
\Printer:BUART:tx_state_0\/main_1  macrocell59   2291   3541  13034615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_load_fifo\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034674p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_load_fifo\/q            macrocell48     1250   1250  13026484  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2613   3863  13034674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:txn\/main_5
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13034740p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3416
-------------------------------------   ---- 
End-of-path arrival time (ps)           3416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034740  RISE       1
\RF_Physical:BUART:txn\/main_5                      macrocell41     3226   3416  13034740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_1\/main_4
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3299
-------------------------------------   ---- 
End-of-path arrival time (ps)           3299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034858  RISE       1
\Printer:BUART:tx_state_1\/main_4               macrocell58     3109   3299  13034858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_2\/main_4
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13034858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3299
-------------------------------------   ---- 
End-of-path arrival time (ps)           3299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034858  RISE       1
\Printer:BUART:tx_state_2\/main_4               macrocell60     3109   3299  13034858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:txn\/main_5
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3288
-------------------------------------   ---- 
End-of-path arrival time (ps)           3288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034858  RISE       1
\Printer:BUART:txn\/main_5                      macrocell57     3098   3288  13034869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13035355p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2802
-------------------------------------   ---- 
End-of-path arrival time (ps)           2802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027012  RISE       1
\RF_Physical:BUART:tx_state_0\/main_2               macrocell43     2612   2802  13035355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13035361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027012  RISE       1
\RF_Physical:BUART:tx_state_1\/main_2               macrocell42     2606   2796  13035361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13035361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027012  RISE       1
\RF_Physical:BUART:tx_state_2\/main_2               macrocell44     2606   2796  13035361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_bitclk\/main_2
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13035361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13027012  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_2                macrocell45     2606   2796  13035361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13035658p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2498
-------------------------------------   ---- 
End-of-path arrival time (ps)           2498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034740  RISE       1
\RF_Physical:BUART:tx_state_1\/main_4               macrocell42     2308   2498  13035658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13035658p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2498
-------------------------------------   ---- 
End-of-path arrival time (ps)           2498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034740  RISE       1
\RF_Physical:BUART:tx_state_2\/main_4               macrocell44     2308   2498  13035658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_status_3\/q
Path End       : \Printer:BUART:sRX:RxSts\/status_3
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13036276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_status_3\/q       macrocell71    1250   1250  13036276  RISE       1
\Printer:BUART:sRX:RxSts\/status_3  statusicell4   3641   4891  13036276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_status_3\/q
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_3
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_status_3\/q       macrocell55    1250   1250  13037014  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21687517p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14627
-------------------------------------   ----- 
End-of-path arrival time (ps)           14627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                      macrocell75     1250   1250  21687517  RISE       1
\Pump:BUART:counter_load_not\/main_1           macrocell18     3976   5226  21687517  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell18     3350   8576  21687517  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   6051  14627  21687517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21690559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12415
-------------------------------------   ----- 
End-of-path arrival time (ps)           12415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q     macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_counter_load\/main_0  macrocell21   5483   6733  21690559  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell21   3350  10083  21690559  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    2331  12415  21690559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21693863p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13970
-------------------------------------   ----- 
End-of-path arrival time (ps)           13970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21693863  RISE       1
\Pump:BUART:tx_status_0\/main_3                 macrocell19     4115   7695  21693863  RISE       1
\Pump:BUART:tx_status_0\/q                      macrocell19     3350  11045  21693863  RISE       1
\Pump:BUART:sTX:TxSts\/status_0                 statusicell5    2925  13970  21693863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21694733p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell84     1250   1250  21694733  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   6340   7590  21694733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21695010p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell78     1250   1250  21690559  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   6063   7313  21695010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21695070p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12763
-------------------------------------   ----- 
End-of-path arrival time (ps)           12763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  21695070  RISE       1
\Pump:BUART:rx_status_4\/main_1                 macrocell23     2935   6515  21695070  RISE       1
\Pump:BUART:rx_status_4\/q                      macrocell23     3350   9865  21695070  RISE       1
\Pump:BUART:sRX:RxSts\/status_4                 statusicell6    2899  12763  21695070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_0
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21696591p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_state_2\/main_0    macrocell83   6982   8232  21696591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21696591p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q        macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_0  macrocell85   6982   8232  21696591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21696635p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21688141  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5498   5688  21696635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_0\/main_2
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21696684p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_state_0\/main_2   macrocell80   6889   8139  21696684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21696684p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q   macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_load_fifo\/main_2  macrocell81   6889   8139  21696684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_3\/main_2
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21696684p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_state_3\/main_2   macrocell82   6889   8139  21696684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_2\/main_2
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_status_2\/main_2  macrocell88   6533   7783  21697040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_3\/main_2
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21697040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_status_3\/main_2  macrocell89   6533   7783  21697040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_2  macrocell90   6533   7783  21697040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21697040p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q    macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_parity_bit\/main_2  macrocell92   6533   7783  21697040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:tx_state_0\/main_3
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21697128p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21693863  RISE       1
\Pump:BUART:tx_state_0\/main_3                  macrocell75     4115   7695  21697128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21697537p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                macrocell74     1250   1250  21689201  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3536   4786  21697537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_2\/main_2
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21697603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21694733  RISE       1
\Pump:BUART:rx_state_2\/main_2   macrocell83   5970   7220  21697603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:tx_state_0\/main_5
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21697937p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21697937  RISE       1
\Pump:BUART:tx_state_0\/main_5               macrocell75     6696   6886  21697937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21697955p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell80     1250   1250  21692371  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3119   4369  21697955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_0\/main_0
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21698090p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_state_0\/main_0    macrocell80   5483   6733  21698090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21698090p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_load_fifo\/main_0  macrocell81   5483   6733  21698090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_3\/main_0
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21698090p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_state_3\/main_0    macrocell82   5483   6733  21698090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21698130p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                macrocell75     1250   1250  21687517  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2944   4194  21698130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Pump:BUART:txn\/main_3
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698150p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  21698150  RISE       1
\Pump:BUART:txn\/main_3                macrocell73     2303   6673  21698150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_2\/main_1
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698392p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_state_2\/main_1  macrocell83   5181   6431  21698392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21698392p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q               macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_1  macrocell85   5181   6431  21698392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_2\/main_1
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21698402p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_status_2\/main_1  macrocell88   5171   6421  21698402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_3\/main_1
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21698402p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_status_3\/main_1  macrocell89   5171   6421  21698402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21698402p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_1  macrocell90   5171   6421  21698402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21698402p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q          macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_parity_bit\/main_1  macrocell92   5171   6421  21698402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:txn\/main_5
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698491p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21697937  RISE       1
\Pump:BUART:txn\/main_5                      macrocell73     6143   6333  21698491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_0\/main_2
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699133p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21688141  RISE       1
\Pump:BUART:tx_state_0\/main_2               macrocell75     5500   5690  21699133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21699388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q       macrocell79   1250   1250  21699388  RISE       1
\Pump:BUART:tx_parity_bit\/main_5  macrocell79   4185   5435  21699388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_2\/main_4
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21699418p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_state_2\/main_4  macrocell83   4155   5405  21699418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21699418p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q               macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_3  macrocell85   4155   5405  21699418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_0\/main_5
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699469p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_state_0\/main_5  macrocell80   4104   5354  21699469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21699469p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q         macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_load_fifo\/main_4  macrocell81   4104   5354  21699469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_3\/main_4
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699469p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_state_3\/main_4  macrocell82   4104   5354  21699469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_1\/main_1
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21699597p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:tx_state_1\/main_1  macrocell74   3976   5226  21699597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_2\/main_1
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21699597p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:tx_state_2\/main_1  macrocell76   3976   5226  21699597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_bitclk\/main_1
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21699597p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q      macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:tx_bitclk\/main_1  macrocell77   3976   5226  21699597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_0\/main_1
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699903p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_state_0\/main_1  macrocell80   3671   4921  21699903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21699903p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q         macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_load_fifo\/main_1  macrocell81   3671   4921  21699903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_3\/main_1
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699903p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21692371  RISE       1
\Pump:BUART:rx_state_3\/main_1  macrocell82   3671   4921  21699903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_2\/main_0
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21699919p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_status_2\/main_0   macrocell88   3654   4904  21699919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_3\/main_0
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21699919p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_status_3\/main_0   macrocell89   3654   4904  21699919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21699919p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_0  macrocell90   3654   4904  21699919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21699919p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q   macrocell78   1250   1250  21690559  RISE       1
\Pump:BUART:rx_parity_bit\/main_0  macrocell92   3654   4904  21699919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:txn\/main_7
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21699945p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q  macrocell79   1250   1250  21699388  RISE       1
\Pump:BUART:txn\/main_7       macrocell73   3629   4879  21699945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_2\/main_4
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21699974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_status_2\/main_4  macrocell88   3599   4849  21699974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_3\/main_5
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21699974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_status_3\/main_5  macrocell89   3599   4849  21699974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21699974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q                macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_5  macrocell90   3599   4849  21699974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21699974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q          macrocell83   1250   1250  21691938  RISE       1
\Pump:BUART:rx_parity_bit\/main_5  macrocell92   3599   4849  21699974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:txn\/main_4
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700004p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q  macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:txn\/main_4    macrocell73   3569   4819  21700004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_0\/main_4
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700016p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:tx_state_0\/main_4  macrocell75   3557   4807  21700016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700016p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q          macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:tx_parity_bit\/main_3  macrocell79   3557   4807  21700016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:txn\/main_1
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700019p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q  macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:txn\/main_1    macrocell73   3554   4804  21700019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_0\/main_0
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700029p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:tx_state_0\/main_0  macrocell75   3544   4794  21700029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700029p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q          macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:tx_parity_bit\/main_1  macrocell79   3544   4794  21700029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:txn\/main_6
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700185p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q  macrocell77   1250   1250  21700185  RISE       1
\Pump:BUART:txn\/main_6   macrocell73   3388   4638  21700185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_2\/main_3
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700187p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_state_2\/main_3  macrocell83   3386   4636  21700187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700187p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q               macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_2  macrocell85   3386   4636  21700187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_0\/main_6
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21700185  RISE       1
\Pump:BUART:tx_state_0\/main_6  macrocell75   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q           macrocell77   1250   1250  21700185  RISE       1
\Pump:BUART:tx_parity_bit\/main_4  macrocell79   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_2\/main_3
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_status_2\/main_3  macrocell88   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_3\/main_4
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_status_3\/main_4  macrocell89   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q                macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_4  macrocell90   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700198p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q          macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_parity_bit\/main_4  macrocell92   3375   4625  21700198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_1\/main_2
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700221p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21688141  RISE       1
\Pump:BUART:tx_state_1\/main_2               macrocell74     4412   4602  21700221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_2\/main_2
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700221p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21688141  RISE       1
\Pump:BUART:tx_state_2\/main_2               macrocell76     4412   4602  21700221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_bitclk\/main_2
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700221p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21688141  RISE       1
\Pump:BUART:tx_bitclk\/main_2                macrocell77     4412   4602  21700221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:txn\/main_2
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q  macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:txn\/main_2    macrocell73   3064   4314  21700510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_0\/main_1
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700513p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:tx_state_0\/main_1  macrocell75   3061   4311  21700513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700513p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q          macrocell75   1250   1250  21687517  RISE       1
\Pump:BUART:tx_parity_bit\/main_2  macrocell79   3061   4311  21700513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pump:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700557p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21700557  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_2   macrocell84   2326   4266  21700557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_0\/main_8
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21700569  RISE       1
\Pump:BUART:rx_state_0\/main_8         macrocell80   2314   4254  21700569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_3\/main_7
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21700569  RISE       1
\Pump:BUART:rx_state_3\/main_7         macrocell82   2314   4254  21700569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pump:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700569  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_1   macrocell84   2314   4254  21700569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700569  RISE       1
MODIN9_1/main_1                        macrocell86   2314   4254  21700569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700569  RISE       1
MODIN9_0/main_1                        macrocell87   2314   4254  21700569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_0\/main_7
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700570p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21700570  RISE       1
\Pump:BUART:rx_state_0\/main_7         macrocell80   2313   4253  21700570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_3\/main_6
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700570p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21700570  RISE       1
\Pump:BUART:rx_state_3\/main_6         macrocell82   2313   4253  21700570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_0\/main_6
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700571p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21700571  RISE       1
\Pump:BUART:rx_state_0\/main_6         macrocell80   2313   4253  21700571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_3\/main_5
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700571p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21700571  RISE       1
\Pump:BUART:rx_state_3\/main_5         macrocell82   2313   4253  21700571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pump:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700571p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700571  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_0   macrocell84   2312   4252  21700571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700571p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700571  RISE       1
MODIN9_1/main_0                        macrocell86   2312   4252  21700571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700571p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700571  RISE       1
MODIN9_0/main_0                        macrocell87   2312   4252  21700571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_6
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700640p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_last\/q          macrocell91   1250   1250  21700640  RISE       1
\Pump:BUART:rx_state_2\/main_6  macrocell83   2933   4183  21700640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700781p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q                 macrocell73   1250   1250  21700781  RISE       1
\Pump:BUART:tx_parity_bit\/main_0  macrocell79   2793   4043  21700781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:txn\/main_0
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q       macrocell73   1250   1250  21700781  RISE       1
\Pump:BUART:txn\/main_0  macrocell73   2791   4041  21700783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700937p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell86   1250   1250  21692683  RISE       1
MODIN9_1/main_3  macrocell86   2636   3886  21700937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_1\/main_3
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700940p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:tx_state_1\/main_3  macrocell74   2633   3883  21700940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_2\/main_3
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700940p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:tx_state_2\/main_3  macrocell76   2633   3883  21700940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_bitclk\/main_3
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700940p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q      macrocell76   1250   1250  21688859  RISE       1
\Pump:BUART:tx_bitclk\/main_3  macrocell77   2633   3883  21700940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701262p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q             macrocell92   1250   1250  21701262  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_7  macrocell90   2311   3561  21701262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_6
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21701262p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q       macrocell92   1250   1250  21701262  RISE       1
\Pump:BUART:rx_parity_bit\/main_6  macrocell92   2311   3561  21701262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  21692865  RISE       1
MODIN9_1/main_4  macrocell86   2306   3556  21701268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21701268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  21692865  RISE       1
MODIN9_0/main_3  macrocell87   2306   3556  21701268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_1\/main_4
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21701278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21700185  RISE       1
\Pump:BUART:tx_state_1\/main_4  macrocell74   2295   3545  21701278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_2\/main_4
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21701278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21700185  RISE       1
\Pump:BUART:tx_state_2\/main_4  macrocell76   2295   3545  21701278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_0\/main_4
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21701278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_state_0\/main_4  macrocell80   2295   3545  21701278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21701278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q         macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_load_fifo\/main_3  macrocell81   2295   3545  21701278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_3\/main_3
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21701278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21693747  RISE       1
\Pump:BUART:rx_state_3\/main_3  macrocell82   2295   3545  21701278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_1\/main_0
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21701282p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:tx_state_1\/main_0  macrocell74   2291   3541  21701282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_2\/main_0
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21701282p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:tx_state_2\/main_0  macrocell76   2291   3541  21701282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_bitclk\/main_0
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21701282p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q      macrocell74   1250   1250  21689201  RISE       1
\Pump:BUART:tx_bitclk\/main_0  macrocell77   2291   3541  21701282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_status_2\/main_5
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21701291p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q  macrocell90   1250   1250  21701291  RISE       1
\Pump:BUART:rx_status_2\/main_5     macrocell88   2282   3532  21701291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701291p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q       macrocell90   1250   1250  21701291  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_6  macrocell90   2282   3532  21701291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_load_fifo\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21701319p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3130
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21705203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_load_fifo\/q            macrocell81     1250   1250  21696935  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2635   3885  21701319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_2\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_2
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21703687p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_2\/q       macrocell88    1250   1250  21703687  RISE       1
\Pump:BUART:sRX:RxSts\/status_2  statusicell6   2896   4146  21703687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_3\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21703688p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_3\/q       macrocell89    1250   1250  21703688  RISE       1
\Pump:BUART:sRX:RxSts\/status_3  statusicell6   2896   4146  21703688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

