Simulator report for sketch
Thu Nov 13 00:25:37 2014
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 863 nodes    ;
; Simulation Coverage         ;      21.99 % ;
; Total Number of Transitions ; 2422         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                            ;               ;
; Vector input source                                                                        ; //SRVC/Homes$/linwei8/Desktop/gold finder2/part2/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                             ; On            ;
; Check outputs                                                                              ; Off                                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                            ; Off           ;
; Detect glitches                                                                            ; Off                                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------+
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      21.99 % ;
; Total nodes checked                                 ; 863          ;
; Total output ports checked                          ; 846          ;
; Total output ports with complete 1/0-value coverage ; 186          ;
; Total output ports with no 1/0-value coverage       ; 554          ;
; Total output ports with no 1-value coverage         ; 560          ;
; Total output ports with no 0-value coverage         ; 654          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                          ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |sketch|xx~14                                                                   ; |sketch|xx~14                                                                   ; out              ;
; |sketch|xx~15                                                                   ; |sketch|xx~15                                                                   ; out              ;
; |sketch|nextstate~6                                                             ; |sketch|nextstate~6                                                             ; out              ;
; |sketch|nextstate~7                                                             ; |sketch|nextstate~7                                                             ; out              ;
; |sketch|nextstate~8                                                             ; |sketch|nextstate~8                                                             ; out              ;
; |sketch|nextstate~9                                                             ; |sketch|nextstate~9                                                             ; out              ;
; |sketch|nextstate~10                                                            ; |sketch|nextstate~10                                                            ; out              ;
; |sketch|nextstate~11                                                            ; |sketch|nextstate~11                                                            ; out              ;
; |sketch|nextstate~13                                                            ; |sketch|nextstate~13                                                            ; out              ;
; |sketch|nextstate~14                                                            ; |sketch|nextstate~14                                                            ; out              ;
; |sketch|nextstate~15                                                            ; |sketch|nextstate~15                                                            ; out              ;
; |sketch|nextstate~16                                                            ; |sketch|nextstate~16                                                            ; out              ;
; |sketch|yy~12                                                                   ; |sketch|yy~12                                                                   ; out              ;
; |sketch|yy~13                                                                   ; |sketch|yy~13                                                                   ; out              ;
; |sketch|nextstate~18                                                            ; |sketch|nextstate~18                                                            ; out              ;
; |sketch|nextstate~19                                                            ; |sketch|nextstate~19                                                            ; out              ;
; |sketch|nextstate~20                                                            ; |sketch|nextstate~20                                                            ; out              ;
; |sketch|nextstate~21                                                            ; |sketch|nextstate~21                                                            ; out              ;
; |sketch|nextstate~22                                                            ; |sketch|nextstate~22                                                            ; out              ;
; |sketch|nextstate~25                                                            ; |sketch|nextstate~25                                                            ; out              ;
; |sketch|nextstate~26                                                            ; |sketch|nextstate~26                                                            ; out              ;
; |sketch|nextstate~27                                                            ; |sketch|nextstate~27                                                            ; out              ;
; |sketch|nextstate~28                                                            ; |sketch|nextstate~28                                                            ; out              ;
; |sketch|realy~7                                                                 ; |sketch|realy~7                                                                 ; out              ;
; |sketch|realy~14                                                                ; |sketch|realy~14                                                                ; out              ;
; |sketch|realy~15                                                                ; |sketch|realy~15                                                                ; out              ;
; |sketch|color~3                                                                 ; |sketch|color~3                                                                 ; out              ;
; |sketch|color~4                                                                 ; |sketch|color~4                                                                 ; out              ;
; |sketch|color~5                                                                 ; |sketch|color~5                                                                 ; out              ;
; |sketch|nextstate~30                                                            ; |sketch|nextstate~30                                                            ; out              ;
; |sketch|nextstate~31                                                            ; |sketch|nextstate~31                                                            ; out              ;
; |sketch|nextstate~32                                                            ; |sketch|nextstate~32                                                            ; out              ;
; |sketch|nextstate~33                                                            ; |sketch|nextstate~33                                                            ; out              ;
; |sketch|nextstate~34                                                            ; |sketch|nextstate~34                                                            ; out              ;
; |sketch|nextstate~35                                                            ; |sketch|nextstate~35                                                            ; out              ;
; |sketch|nextstate~36                                                            ; |sketch|nextstate~36                                                            ; out              ;
; |sketch|nextstate~37                                                            ; |sketch|nextstate~37                                                            ; out              ;
; |sketch|nextstate~38                                                            ; |sketch|nextstate~38                                                            ; out              ;
; |sketch|nextstate~39                                                            ; |sketch|nextstate~39                                                            ; out              ;
; |sketch|nextstate~40                                                            ; |sketch|nextstate~40                                                            ; out              ;
; |sketch|nextstate~41                                                            ; |sketch|nextstate~41                                                            ; out              ;
; |sketch|xx~16                                                                   ; |sketch|xx~16                                                                   ; out0             ;
; |sketch|yy~14                                                                   ; |sketch|yy~14                                                                   ; out0             ;
; |sketch|yy~15                                                                   ; |sketch|yy~15                                                                   ; out0             ;
; |sketch|WideOr0                                                                 ; |sketch|WideOr0                                                                 ; out0             ;
; |sketch|currentstate.000                                                        ; |sketch|currentstate.000                                                        ; regout           ;
; |sketch|currentstate.erasex                                                     ; |sketch|currentstate.erasex                                                     ; regout           ;
; |sketch|currentstate.erasey                                                     ; |sketch|currentstate.erasey                                                     ; regout           ;
; |sketch|currentstate.move                                                       ; |sketch|currentstate.move                                                       ; regout           ;
; |sketch|countx~1                                                                ; |sketch|countx~1                                                                ; out              ;
; |sketch|countx~2                                                                ; |sketch|countx~2                                                                ; out              ;
; |sketch|currentstate.drawx                                                      ; |sketch|currentstate.drawx                                                      ; regout           ;
; |sketch|currentstate.drawy                                                      ; |sketch|currentstate.drawy                                                      ; regout           ;
; |sketch|county~1                                                                ; |sketch|county~1                                                                ; out              ;
; |sketch|county~2                                                                ; |sketch|county~2                                                                ; out              ;
; |sketch|countx[1]                                                               ; |sketch|countx[1]                                                               ; regout           ;
; |sketch|countx[0]                                                               ; |sketch|countx[0]                                                               ; regout           ;
; |sketch|county[1]                                                               ; |sketch|county[1]                                                               ; regout           ;
; |sketch|county[0]                                                               ; |sketch|county[0]                                                               ; regout           ;
; |sketch|realy[0]                                                                ; |sketch|realy[0]                                                                ; regout           ;
; |sketch|nextstate.drawy                                                         ; |sketch|nextstate.drawy                                                         ; regout           ;
; |sketch|nextstate.drawx                                                         ; |sketch|nextstate.drawx                                                         ; regout           ;
; |sketch|nextstate.move                                                          ; |sketch|nextstate.move                                                          ; regout           ;
; |sketch|nextstate.erasey                                                        ; |sketch|nextstate.erasey                                                        ; regout           ;
; |sketch|nextstate.erasex                                                        ; |sketch|nextstate.erasex                                                        ; regout           ;
; |sketch|nextstate.idle                                                          ; |sketch|nextstate.idle                                                          ; regout           ;
; |sketch|yy[0]                                                                   ; |sketch|yy[0]                                                                   ; regout           ;
; |sketch|yy[1]                                                                   ; |sketch|yy[1]                                                                   ; regout           ;
; |sketch|xx[0]                                                                   ; |sketch|xx[0]                                                                   ; regout           ;
; |sketch|xx[1]                                                                   ; |sketch|xx[1]                                                                   ; regout           ;
; |sketch|CLOCK_50                                                                ; |sketch|CLOCK_50                                                                ; out              ;
; |sketch|VGA_CLK                                                                 ; |sketch|VGA_CLK                                                                 ; pin_out          ;
; |sketch|currentstate~0                                                          ; |sketch|currentstate~0                                                          ; out0             ;
; |sketch|nextstate~42                                                            ; |sketch|nextstate~42                                                            ; out0             ;
; |sketch|yy~17                                                                   ; |sketch|yy~17                                                                   ; out0             ;
; |sketch|Selector0~0                                                             ; |sketch|Selector0~0                                                             ; out0             ;
; |sketch|xx~18                                                                   ; |sketch|xx~18                                                                   ; out0             ;
; |sketch|yy~19                                                                   ; |sketch|yy~19                                                                   ; out0             ;
; |sketch|Selector0~1                                                             ; |sketch|Selector0~1                                                             ; out0             ;
; |sketch|xx~20                                                                   ; |sketch|xx~20                                                                   ; out0             ;
; |sketch|currentstate~4                                                          ; |sketch|currentstate~4                                                          ; out0             ;
; |sketch|nextstate~44                                                            ; |sketch|nextstate~44                                                            ; out0             ;
; |sketch|nextstate~46                                                            ; |sketch|nextstate~46                                                            ; out0             ;
; |sketch|nextstate~48                                                            ; |sketch|nextstate~48                                                            ; out0             ;
; |sketch|nextstate~50                                                            ; |sketch|nextstate~50                                                            ; out0             ;
; |sketch|nextstate~52                                                            ; |sketch|nextstate~52                                                            ; out0             ;
; |sketch|nextstate~54                                                            ; |sketch|nextstate~54                                                            ; out0             ;
; |sketch|nextstate~58                                                            ; |sketch|nextstate~58                                                            ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~4                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~4                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~5                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~5                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~6                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~6                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~7                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~7                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~8                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~8                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~9                    ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~9                    ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[3]                   ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[3]                   ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[2]                   ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[2]                   ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[1]                   ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[1]                   ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[0]                   ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[0]                   ; regout           ;
; |sketch|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|cycloneii_pll:pll ; |sketch|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|cycloneii_pll:pll ; clk              ;
; |sketch|Selector6~0                                                             ; |sketch|Selector6~0                                                             ; out0             ;
; |sketch|Selector6~1                                                             ; |sketch|Selector6~1                                                             ; out0             ;
; |sketch|Selector6~2                                                             ; |sketch|Selector6~2                                                             ; out0             ;
; |sketch|Selector6~3                                                             ; |sketch|Selector6~3                                                             ; out0             ;
; |sketch|Selector7~0                                                             ; |sketch|Selector7~0                                                             ; out0             ;
; |sketch|Selector7~3                                                             ; |sketch|Selector7~3                                                             ; out0             ;
; |sketch|Selector13~0                                                            ; |sketch|Selector13~0                                                            ; out0             ;
; |sketch|Selector13~1                                                            ; |sketch|Selector13~1                                                            ; out0             ;
; |sketch|Selector13~2                                                            ; |sketch|Selector13~2                                                            ; out0             ;
; |sketch|Selector13~3                                                            ; |sketch|Selector13~3                                                            ; out0             ;
; |sketch|Selector13~4                                                            ; |sketch|Selector13~4                                                            ; out0             ;
; |sketch|Selector14~0                                                            ; |sketch|Selector14~0                                                            ; out0             ;
; |sketch|Selector14~2                                                            ; |sketch|Selector14~2                                                            ; out0             ;
; |sketch|Selector14~3                                                            ; |sketch|Selector14~3                                                            ; out0             ;
; |sketch|Selector14~4                                                            ; |sketch|Selector14~4                                                            ; out0             ;
; |sketch|Selector15~0                                                            ; |sketch|Selector15~0                                                            ; out0             ;
; |sketch|Selector15~1                                                            ; |sketch|Selector15~1                                                            ; out0             ;
; |sketch|Selector16~0                                                            ; |sketch|Selector16~0                                                            ; out0             ;
; |sketch|Selector16~3                                                            ; |sketch|Selector16~3                                                            ; out0             ;
; |sketch|Selector16~4                                                            ; |sketch|Selector16~4                                                            ; out0             ;
; |sketch|Selector16~5                                                            ; |sketch|Selector16~5                                                            ; out0             ;
; |sketch|Selector17~0                                                            ; |sketch|Selector17~0                                                            ; out0             ;
; |sketch|Selector17~3                                                            ; |sketch|Selector17~3                                                            ; out0             ;
; |sketch|Selector17~4                                                            ; |sketch|Selector17~4                                                            ; out0             ;
; |sketch|Selector18~0                                                            ; |sketch|Selector18~0                                                            ; out0             ;
; |sketch|Selector18~3                                                            ; |sketch|Selector18~3                                                            ; out0             ;
; |sketch|Selector19~0                                                            ; |sketch|Selector19~0                                                            ; out0             ;
; |sketch|Selector19~1                                                            ; |sketch|Selector19~1                                                            ; out0             ;
; |sketch|Selector19~2                                                            ; |sketch|Selector19~2                                                            ; out0             ;
; |sketch|Selector19~3                                                            ; |sketch|Selector19~3                                                            ; out0             ;
; |sketch|Selector19~4                                                            ; |sketch|Selector19~4                                                            ; out0             ;
; |sketch|Selector19~5                                                            ; |sketch|Selector19~5                                                            ; out0             ;
; |sketch|Selector20~0                                                            ; |sketch|Selector20~0                                                            ; out0             ;
; |sketch|Selector20~2                                                            ; |sketch|Selector20~2                                                            ; out0             ;
; |sketch|LessThan0~0                                                             ; |sketch|LessThan0~0                                                             ; out0             ;
; |sketch|LessThan0~1                                                             ; |sketch|LessThan0~1                                                             ; out0             ;
; |sketch|LessThan0~2                                                             ; |sketch|LessThan0~2                                                             ; out0             ;
; |sketch|LessThan0~3                                                             ; |sketch|LessThan0~3                                                             ; out0             ;
; |sketch|LessThan0~4                                                             ; |sketch|LessThan0~4                                                             ; out0             ;
; |sketch|LessThan1~1                                                             ; |sketch|LessThan1~1                                                             ; out0             ;
; |sketch|LessThan2~0                                                             ; |sketch|LessThan2~0                                                             ; out0             ;
; |sketch|LessThan2~1                                                             ; |sketch|LessThan2~1                                                             ; out0             ;
; |sketch|LessThan5~0                                                             ; |sketch|LessThan5~0                                                             ; out0             ;
; |sketch|LessThan5~1                                                             ; |sketch|LessThan5~1                                                             ; out0             ;
; |sketch|LessThan5~2                                                             ; |sketch|LessThan5~2                                                             ; out0             ;
; |sketch|LessThan5~3                                                             ; |sketch|LessThan5~3                                                             ; out0             ;
; |sketch|LessThan5~4                                                             ; |sketch|LessThan5~4                                                             ; out0             ;
; |sketch|LessThan5~5                                                             ; |sketch|LessThan5~5                                                             ; out0             ;
; |sketch|LessThan6~0                                                             ; |sketch|LessThan6~0                                                             ; out0             ;
; |sketch|LessThan7~0                                                             ; |sketch|LessThan7~0                                                             ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~0                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~0                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~1                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~1                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~2                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~2                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~3                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~3                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~4                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~4                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~5                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~5                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~6                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~6                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~7                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~7                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~8                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~8                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~9                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~9                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~0                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~0                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~1                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~1                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~2                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~2                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~3                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~3                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~4                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~4                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~5                   ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~5                   ; out0             ;
; |sketch|Add0~0                                                                  ; |sketch|Add0~0                                                                  ; out0             ;
; |sketch|Add1~0                                                                  ; |sketch|Add1~0                                                                  ; out0             ;
; |sketch|Add4~0                                                                  ; |sketch|Add4~0                                                                  ; out0             ;
; |sketch|Add5~0                                                                  ; |sketch|Add5~0                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~0                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~0                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~1                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~1                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~2                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~2                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~3                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~3                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~4                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~4                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~5                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~5                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~6                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~6                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~7                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~7                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~8                        ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~8                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~0     ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~0     ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~2     ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~2     ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~0     ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~0     ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~2     ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~2     ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~7     ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~7     ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~12    ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~12    ; out0             ;
; |sketch|Equal0~0                                                                ; |sketch|Equal0~0                                                                ; out0             ;
; |sketch|Equal1~0                                                                ; |sketch|Equal1~0                                                                ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sketch|always0~0                                                                                                                             ; |sketch|always0~0                                                                                                                             ; out0             ;
; |sketch|always0~1                                                                                                                             ; |sketch|always0~1                                                                                                                             ; out0             ;
; |sketch|always0~2                                                                                                                             ; |sketch|always0~2                                                                                                                             ; out0             ;
; |sketch|nextstate~0                                                                                                                           ; |sketch|nextstate~0                                                                                                                           ; out              ;
; |sketch|nextstate~1                                                                                                                           ; |sketch|nextstate~1                                                                                                                           ; out              ;
; |sketch|nextstate~2                                                                                                                           ; |sketch|nextstate~2                                                                                                                           ; out              ;
; |sketch|nextstate~3                                                                                                                           ; |sketch|nextstate~3                                                                                                                           ; out              ;
; |sketch|nextstate~4                                                                                                                           ; |sketch|nextstate~4                                                                                                                           ; out              ;
; |sketch|nextstate~5                                                                                                                           ; |sketch|nextstate~5                                                                                                                           ; out              ;
; |sketch|xx~8                                                                                                                                  ; |sketch|xx~8                                                                                                                                  ; out              ;
; |sketch|xx~9                                                                                                                                  ; |sketch|xx~9                                                                                                                                  ; out              ;
; |sketch|xx~10                                                                                                                                 ; |sketch|xx~10                                                                                                                                 ; out              ;
; |sketch|xx~11                                                                                                                                 ; |sketch|xx~11                                                                                                                                 ; out              ;
; |sketch|xx~12                                                                                                                                 ; |sketch|xx~12                                                                                                                                 ; out              ;
; |sketch|xx~13                                                                                                                                 ; |sketch|xx~13                                                                                                                                 ; out              ;
; |sketch|writeEn~0                                                                                                                             ; |sketch|writeEn~0                                                                                                                             ; out              ;
; |sketch|nextstate~12                                                                                                                          ; |sketch|nextstate~12                                                                                                                          ; out              ;
; |sketch|nextstate~17                                                                                                                          ; |sketch|nextstate~17                                                                                                                          ; out              ;
; |sketch|yy~7                                                                                                                                  ; |sketch|yy~7                                                                                                                                  ; out              ;
; |sketch|yy~8                                                                                                                                  ; |sketch|yy~8                                                                                                                                  ; out              ;
; |sketch|yy~9                                                                                                                                  ; |sketch|yy~9                                                                                                                                  ; out              ;
; |sketch|yy~10                                                                                                                                 ; |sketch|yy~10                                                                                                                                 ; out              ;
; |sketch|yy~11                                                                                                                                 ; |sketch|yy~11                                                                                                                                 ; out              ;
; |sketch|nextstate~23                                                                                                                          ; |sketch|nextstate~23                                                                                                                          ; out              ;
; |sketch|realx[6]                                                                                                                              ; |sketch|realx[6]                                                                                                                              ; regout           ;
; |sketch|nextstate~24                                                                                                                          ; |sketch|nextstate~24                                                                                                                          ; out              ;
; |sketch|nextstate~29                                                                                                                          ; |sketch|nextstate~29                                                                                                                          ; out              ;
; |sketch|realx[5]                                                                                                                              ; |sketch|realx[5]                                                                                                                              ; regout           ;
; |sketch|realx[4]                                                                                                                              ; |sketch|realx[4]                                                                                                                              ; regout           ;
; |sketch|realx[3]                                                                                                                              ; |sketch|realx[3]                                                                                                                              ; regout           ;
; |sketch|realy~0                                                                                                                               ; |sketch|realy~0                                                                                                                               ; out              ;
; |sketch|realy~1                                                                                                                               ; |sketch|realy~1                                                                                                                               ; out              ;
; |sketch|realy~2                                                                                                                               ; |sketch|realy~2                                                                                                                               ; out              ;
; |sketch|realy~3                                                                                                                               ; |sketch|realy~3                                                                                                                               ; out              ;
; |sketch|realy~4                                                                                                                               ; |sketch|realy~4                                                                                                                               ; out              ;
; |sketch|realy~5                                                                                                                               ; |sketch|realy~5                                                                                                                               ; out              ;
; |sketch|always0~4                                                                                                                             ; |sketch|always0~4                                                                                                                             ; out0             ;
; |sketch|realy~8                                                                                                                               ; |sketch|realy~8                                                                                                                               ; out              ;
; |sketch|realy~9                                                                                                                               ; |sketch|realy~9                                                                                                                               ; out              ;
; |sketch|realy~10                                                                                                                              ; |sketch|realy~10                                                                                                                              ; out              ;
; |sketch|realy~11                                                                                                                              ; |sketch|realy~11                                                                                                                              ; out              ;
; |sketch|realy~12                                                                                                                              ; |sketch|realy~12                                                                                                                              ; out              ;
; |sketch|always0~5                                                                                                                             ; |sketch|always0~5                                                                                                                             ; out0             ;
; |sketch|realx[2]                                                                                                                              ; |sketch|realx[2]                                                                                                                              ; regout           ;
; |sketch|realx[1]                                                                                                                              ; |sketch|realx[1]                                                                                                                              ; regout           ;
; |sketch|realx[0]                                                                                                                              ; |sketch|realx[0]                                                                                                                              ; regout           ;
; |sketch|realx~0                                                                                                                               ; |sketch|realx~0                                                                                                                               ; out              ;
; |sketch|realx~1                                                                                                                               ; |sketch|realx~1                                                                                                                               ; out              ;
; |sketch|realx~2                                                                                                                               ; |sketch|realx~2                                                                                                                               ; out              ;
; |sketch|realx~3                                                                                                                               ; |sketch|realx~3                                                                                                                               ; out              ;
; |sketch|realx~4                                                                                                                               ; |sketch|realx~4                                                                                                                               ; out              ;
; |sketch|realx~5                                                                                                                               ; |sketch|realx~5                                                                                                                               ; out              ;
; |sketch|realx~6                                                                                                                               ; |sketch|realx~6                                                                                                                               ; out              ;
; |sketch|realx~7                                                                                                                               ; |sketch|realx~7                                                                                                                               ; out              ;
; |sketch|always0~6                                                                                                                             ; |sketch|always0~6                                                                                                                             ; out0             ;
; |sketch|realx~8                                                                                                                               ; |sketch|realx~8                                                                                                                               ; out              ;
; |sketch|realx~9                                                                                                                               ; |sketch|realx~9                                                                                                                               ; out              ;
; |sketch|realx~10                                                                                                                              ; |sketch|realx~10                                                                                                                              ; out              ;
; |sketch|realx~11                                                                                                                              ; |sketch|realx~11                                                                                                                              ; out              ;
; |sketch|realx~12                                                                                                                              ; |sketch|realx~12                                                                                                                              ; out              ;
; |sketch|realx~13                                                                                                                              ; |sketch|realx~13                                                                                                                              ; out              ;
; |sketch|realx~14                                                                                                                              ; |sketch|realx~14                                                                                                                              ; out              ;
; |sketch|realx~15                                                                                                                              ; |sketch|realx~15                                                                                                                              ; out              ;
; |sketch|countx~0                                                                                                                              ; |sketch|countx~0                                                                                                                              ; out              ;
; |sketch|countx[2]                                                                                                                             ; |sketch|countx[2]                                                                                                                             ; regout           ;
; |sketch|county~0                                                                                                                              ; |sketch|county~0                                                                                                                              ; out              ;
; |sketch|county[2]                                                                                                                             ; |sketch|county[2]                                                                                                                             ; regout           ;
; |sketch|realx[7]                                                                                                                              ; |sketch|realx[7]                                                                                                                              ; regout           ;
; |sketch|realy[2]                                                                                                                              ; |sketch|realy[2]                                                                                                                              ; regout           ;
; |sketch|realy[3]                                                                                                                              ; |sketch|realy[3]                                                                                                                              ; regout           ;
; |sketch|realy[4]                                                                                                                              ; |sketch|realy[4]                                                                                                                              ; regout           ;
; |sketch|realy[5]                                                                                                                              ; |sketch|realy[5]                                                                                                                              ; regout           ;
; |sketch|realy[6]                                                                                                                              ; |sketch|realy[6]                                                                                                                              ; regout           ;
; |sketch|realy[7]                                                                                                                              ; |sketch|realy[7]                                                                                                                              ; regout           ;
; |sketch|yy[2]                                                                                                                                 ; |sketch|yy[2]                                                                                                                                 ; regout           ;
; |sketch|yy[3]                                                                                                                                 ; |sketch|yy[3]                                                                                                                                 ; regout           ;
; |sketch|yy[4]                                                                                                                                 ; |sketch|yy[4]                                                                                                                                 ; regout           ;
; |sketch|yy[5]                                                                                                                                 ; |sketch|yy[5]                                                                                                                                 ; regout           ;
; |sketch|yy[6]                                                                                                                                 ; |sketch|yy[6]                                                                                                                                 ; regout           ;
; |sketch|xx[2]                                                                                                                                 ; |sketch|xx[2]                                                                                                                                 ; regout           ;
; |sketch|xx[3]                                                                                                                                 ; |sketch|xx[3]                                                                                                                                 ; regout           ;
; |sketch|xx[4]                                                                                                                                 ; |sketch|xx[4]                                                                                                                                 ; regout           ;
; |sketch|xx[5]                                                                                                                                 ; |sketch|xx[5]                                                                                                                                 ; regout           ;
; |sketch|xx[6]                                                                                                                                 ; |sketch|xx[6]                                                                                                                                 ; regout           ;
; |sketch|xx[7]                                                                                                                                 ; |sketch|xx[7]                                                                                                                                 ; regout           ;
; |sketch|KEY[0]                                                                                                                                ; |sketch|KEY[0]                                                                                                                                ; out              ;
; |sketch|KEY[1]                                                                                                                                ; |sketch|KEY[1]                                                                                                                                ; out              ;
; |sketch|KEY[2]                                                                                                                                ; |sketch|KEY[2]                                                                                                                                ; out              ;
; |sketch|KEY[3]                                                                                                                                ; |sketch|KEY[3]                                                                                                                                ; out              ;
; |sketch|SW[0]                                                                                                                                 ; |sketch|SW[0]                                                                                                                                 ; out              ;
; |sketch|VGA_SYNC                                                                                                                              ; |sketch|VGA_SYNC                                                                                                                              ; pin_out          ;
; |sketch|LEDR[0]                                                                                                                               ; |sketch|LEDR[0]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[1]                                                                                                                               ; |sketch|LEDR[1]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[2]                                                                                                                               ; |sketch|LEDR[2]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[3]                                                                                                                               ; |sketch|LEDR[3]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[4]                                                                                                                               ; |sketch|LEDR[4]                                                                                                                               ; pin_out          ;
; |sketch|vga_adapter:VGA|valid_160x120                                                                                                         ; |sketch|vga_adapter:VGA|valid_160x120                                                                                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~0                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~0                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~1                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~1                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~2                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~2                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~3                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~3                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|always1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|always1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~0                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~0                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~1                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~1                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~2                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~2                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~3                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~3                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~4                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~4                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~5                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~5                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~6                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~6                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~7                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~7                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~8                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~8                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~9                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~9                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~10                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~10                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~11                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~11                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~12                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~12                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~13                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~13                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~14                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~14                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~15                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~15                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~16                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~16                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~17                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~17                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~18                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~18                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~19                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~19                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~0                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~0                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a3                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a3                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a4                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a4                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a5                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a5                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a6                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a6                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a7                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a7                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a8                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a8                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a9                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a9                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a10                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a10                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a11                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a11                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a12                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a12                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a13                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a13                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a14                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a14                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[2]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[2]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[1]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[1]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[0]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[0]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[2]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[2]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[1]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[1]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[0]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[0]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~4                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~4                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~5                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~5                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~7                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~7                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~8                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~8                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~9                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~9                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~13                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~13                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~14                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~14                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~16                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~16                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~17                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~17                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~18                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~18                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~22                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~22                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~23                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~23                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~25                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~25                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~26                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~26                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~27                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~27                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[3]   ; out0             ;
; |sketch|Selector0~2                                                                                                                           ; |sketch|Selector0~2                                                                                                                           ; out0             ;
; |sketch|Selector0~3                                                                                                                           ; |sketch|Selector0~3                                                                                                                           ; out0             ;
; |sketch|Selector0~4                                                                                                                           ; |sketch|Selector0~4                                                                                                                           ; out0             ;
; |sketch|Selector0~5                                                                                                                           ; |sketch|Selector0~5                                                                                                                           ; out0             ;
; |sketch|Selector0~6                                                                                                                           ; |sketch|Selector0~6                                                                                                                           ; out0             ;
; |sketch|Selector1~0                                                                                                                           ; |sketch|Selector1~0                                                                                                                           ; out0             ;
; |sketch|Selector1~1                                                                                                                           ; |sketch|Selector1~1                                                                                                                           ; out0             ;
; |sketch|Selector1~2                                                                                                                           ; |sketch|Selector1~2                                                                                                                           ; out0             ;
; |sketch|Selector1~3                                                                                                                           ; |sketch|Selector1~3                                                                                                                           ; out0             ;
; |sketch|Selector1~4                                                                                                                           ; |sketch|Selector1~4                                                                                                                           ; out0             ;
; |sketch|Selector2~0                                                                                                                           ; |sketch|Selector2~0                                                                                                                           ; out0             ;
; |sketch|Selector2~1                                                                                                                           ; |sketch|Selector2~1                                                                                                                           ; out0             ;
; |sketch|Selector2~2                                                                                                                           ; |sketch|Selector2~2                                                                                                                           ; out0             ;
; |sketch|Selector2~3                                                                                                                           ; |sketch|Selector2~3                                                                                                                           ; out0             ;
; |sketch|Selector2~4                                                                                                                           ; |sketch|Selector2~4                                                                                                                           ; out0             ;
; |sketch|Selector3~0                                                                                                                           ; |sketch|Selector3~0                                                                                                                           ; out0             ;
; |sketch|Selector3~1                                                                                                                           ; |sketch|Selector3~1                                                                                                                           ; out0             ;
; |sketch|Selector3~2                                                                                                                           ; |sketch|Selector3~2                                                                                                                           ; out0             ;
; |sketch|Selector3~3                                                                                                                           ; |sketch|Selector3~3                                                                                                                           ; out0             ;
; |sketch|Selector3~4                                                                                                                           ; |sketch|Selector3~4                                                                                                                           ; out0             ;
; |sketch|Selector4~0                                                                                                                           ; |sketch|Selector4~0                                                                                                                           ; out0             ;
; |sketch|Selector4~1                                                                                                                           ; |sketch|Selector4~1                                                                                                                           ; out0             ;
; |sketch|Selector4~2                                                                                                                           ; |sketch|Selector4~2                                                                                                                           ; out0             ;
; |sketch|Selector4~3                                                                                                                           ; |sketch|Selector4~3                                                                                                                           ; out0             ;
; |sketch|Selector4~4                                                                                                                           ; |sketch|Selector4~4                                                                                                                           ; out0             ;
; |sketch|Selector5~0                                                                                                                           ; |sketch|Selector5~0                                                                                                                           ; out0             ;
; |sketch|Selector5~1                                                                                                                           ; |sketch|Selector5~1                                                                                                                           ; out0             ;
; |sketch|Selector5~2                                                                                                                           ; |sketch|Selector5~2                                                                                                                           ; out0             ;
; |sketch|Selector5~3                                                                                                                           ; |sketch|Selector5~3                                                                                                                           ; out0             ;
; |sketch|Selector5~4                                                                                                                           ; |sketch|Selector5~4                                                                                                                           ; out0             ;
; |sketch|Selector6~4                                                                                                                           ; |sketch|Selector6~4                                                                                                                           ; out0             ;
; |sketch|Selector7~2                                                                                                                           ; |sketch|Selector7~2                                                                                                                           ; out0             ;
; |sketch|Selector7~4                                                                                                                           ; |sketch|Selector7~4                                                                                                                           ; out0             ;
; |sketch|Selector8~0                                                                                                                           ; |sketch|Selector8~0                                                                                                                           ; out0             ;
; |sketch|Selector8~1                                                                                                                           ; |sketch|Selector8~1                                                                                                                           ; out0             ;
; |sketch|Selector8~2                                                                                                                           ; |sketch|Selector8~2                                                                                                                           ; out0             ;
; |sketch|Selector8~3                                                                                                                           ; |sketch|Selector8~3                                                                                                                           ; out0             ;
; |sketch|Selector8~4                                                                                                                           ; |sketch|Selector8~4                                                                                                                           ; out0             ;
; |sketch|Selector9~0                                                                                                                           ; |sketch|Selector9~0                                                                                                                           ; out0             ;
; |sketch|Selector9~1                                                                                                                           ; |sketch|Selector9~1                                                                                                                           ; out0             ;
; |sketch|Selector9~2                                                                                                                           ; |sketch|Selector9~2                                                                                                                           ; out0             ;
; |sketch|Selector9~3                                                                                                                           ; |sketch|Selector9~3                                                                                                                           ; out0             ;
; |sketch|Selector9~4                                                                                                                           ; |sketch|Selector9~4                                                                                                                           ; out0             ;
; |sketch|Selector10~0                                                                                                                          ; |sketch|Selector10~0                                                                                                                          ; out0             ;
; |sketch|Selector10~1                                                                                                                          ; |sketch|Selector10~1                                                                                                                          ; out0             ;
; |sketch|Selector10~2                                                                                                                          ; |sketch|Selector10~2                                                                                                                          ; out0             ;
; |sketch|Selector10~3                                                                                                                          ; |sketch|Selector10~3                                                                                                                          ; out0             ;
; |sketch|Selector10~4                                                                                                                          ; |sketch|Selector10~4                                                                                                                          ; out0             ;
; |sketch|Selector11~0                                                                                                                          ; |sketch|Selector11~0                                                                                                                          ; out0             ;
; |sketch|Selector11~1                                                                                                                          ; |sketch|Selector11~1                                                                                                                          ; out0             ;
; |sketch|Selector11~2                                                                                                                          ; |sketch|Selector11~2                                                                                                                          ; out0             ;
; |sketch|Selector11~3                                                                                                                          ; |sketch|Selector11~3                                                                                                                          ; out0             ;
; |sketch|Selector11~4                                                                                                                          ; |sketch|Selector11~4                                                                                                                          ; out0             ;
; |sketch|Selector12~0                                                                                                                          ; |sketch|Selector12~0                                                                                                                          ; out0             ;
; |sketch|Selector12~1                                                                                                                          ; |sketch|Selector12~1                                                                                                                          ; out0             ;
; |sketch|Selector12~2                                                                                                                          ; |sketch|Selector12~2                                                                                                                          ; out0             ;
; |sketch|Selector12~3                                                                                                                          ; |sketch|Selector12~3                                                                                                                          ; out0             ;
; |sketch|Selector12~4                                                                                                                          ; |sketch|Selector12~4                                                                                                                          ; out0             ;
; |sketch|Selector14~1                                                                                                                          ; |sketch|Selector14~1                                                                                                                          ; out0             ;
; |sketch|Selector15~2                                                                                                                          ; |sketch|Selector15~2                                                                                                                          ; out0             ;
; |sketch|Selector15~3                                                                                                                          ; |sketch|Selector15~3                                                                                                                          ; out0             ;
; |sketch|Selector15~4                                                                                                                          ; |sketch|Selector15~4                                                                                                                          ; out0             ;
; |sketch|Selector15~5                                                                                                                          ; |sketch|Selector15~5                                                                                                                          ; out0             ;
; |sketch|Selector16~1                                                                                                                          ; |sketch|Selector16~1                                                                                                                          ; out0             ;
; |sketch|Selector16~2                                                                                                                          ; |sketch|Selector16~2                                                                                                                          ; out0             ;
; |sketch|Selector17~1                                                                                                                          ; |sketch|Selector17~1                                                                                                                          ; out0             ;
; |sketch|Selector17~2                                                                                                                          ; |sketch|Selector17~2                                                                                                                          ; out0             ;
; |sketch|Selector17~5                                                                                                                          ; |sketch|Selector17~5                                                                                                                          ; out0             ;
; |sketch|Selector18~1                                                                                                                          ; |sketch|Selector18~1                                                                                                                          ; out0             ;
; |sketch|Selector18~2                                                                                                                          ; |sketch|Selector18~2                                                                                                                          ; out0             ;
; |sketch|Selector18~4                                                                                                                          ; |sketch|Selector18~4                                                                                                                          ; out0             ;
; |sketch|Selector18~5                                                                                                                          ; |sketch|Selector18~5                                                                                                                          ; out0             ;
; |sketch|Selector20~1                                                                                                                          ; |sketch|Selector20~1                                                                                                                          ; out0             ;
; |sketch|Selector20~3                                                                                                                          ; |sketch|Selector20~3                                                                                                                          ; out0             ;
; |sketch|Selector20~4                                                                                                                          ; |sketch|Selector20~4                                                                                                                          ; out0             ;
; |sketch|Selector20~5                                                                                                                          ; |sketch|Selector20~5                                                                                                                          ; out0             ;
; |sketch|LessThan2~2                                                                                                                           ; |sketch|LessThan2~2                                                                                                                           ; out0             ;
; |sketch|LessThan2~3                                                                                                                           ; |sketch|LessThan2~3                                                                                                                           ; out0             ;
; |sketch|LessThan2~4                                                                                                                           ; |sketch|LessThan2~4                                                                                                                           ; out0             ;
; |sketch|LessThan2~5                                                                                                                           ; |sketch|LessThan2~5                                                                                                                           ; out0             ;
; |sketch|LessThan2~6                                                                                                                           ; |sketch|LessThan2~6                                                                                                                           ; out0             ;
; |sketch|LessThan2~7                                                                                                                           ; |sketch|LessThan2~7                                                                                                                           ; out0             ;
; |sketch|LessThan2~8                                                                                                                           ; |sketch|LessThan2~8                                                                                                                           ; out0             ;
; |sketch|LessThan2~9                                                                                                                           ; |sketch|LessThan2~9                                                                                                                           ; out0             ;
; |sketch|LessThan2~10                                                                                                                          ; |sketch|LessThan2~10                                                                                                                          ; out0             ;
; |sketch|LessThan2~11                                                                                                                          ; |sketch|LessThan2~11                                                                                                                          ; out0             ;
; |sketch|LessThan3~0                                                                                                                           ; |sketch|LessThan3~0                                                                                                                           ; out0             ;
; |sketch|LessThan3~1                                                                                                                           ; |sketch|LessThan3~1                                                                                                                           ; out0             ;
; |sketch|LessThan3~2                                                                                                                           ; |sketch|LessThan3~2                                                                                                                           ; out0             ;
; |sketch|LessThan3~3                                                                                                                           ; |sketch|LessThan3~3                                                                                                                           ; out0             ;
; |sketch|LessThan3~4                                                                                                                           ; |sketch|LessThan3~4                                                                                                                           ; out0             ;
; |sketch|LessThan3~5                                                                                                                           ; |sketch|LessThan3~5                                                                                                                           ; out0             ;
; |sketch|LessThan3~6                                                                                                                           ; |sketch|LessThan3~6                                                                                                                           ; out0             ;
; |sketch|LessThan3~7                                                                                                                           ; |sketch|LessThan3~7                                                                                                                           ; out0             ;
; |sketch|LessThan3~8                                                                                                                           ; |sketch|LessThan3~8                                                                                                                           ; out0             ;
; |sketch|LessThan3~9                                                                                                                           ; |sketch|LessThan3~9                                                                                                                           ; out0             ;
; |sketch|LessThan3~10                                                                                                                          ; |sketch|LessThan3~10                                                                                                                          ; out0             ;
; |sketch|LessThan3~11                                                                                                                          ; |sketch|LessThan3~11                                                                                                                          ; out0             ;
; |sketch|LessThan3~12                                                                                                                          ; |sketch|LessThan3~12                                                                                                                          ; out0             ;
; |sketch|LessThan3~13                                                                                                                          ; |sketch|LessThan3~13                                                                                                                          ; out0             ;
; |sketch|LessThan4~0                                                                                                                           ; |sketch|LessThan4~0                                                                                                                           ; out0             ;
; |sketch|LessThan4~1                                                                                                                           ; |sketch|LessThan4~1                                                                                                                           ; out0             ;
; |sketch|LessThan4~2                                                                                                                           ; |sketch|LessThan4~2                                                                                                                           ; out0             ;
; |sketch|LessThan4~3                                                                                                                           ; |sketch|LessThan4~3                                                                                                                           ; out0             ;
; |sketch|LessThan4~4                                                                                                                           ; |sketch|LessThan4~4                                                                                                                           ; out0             ;
; |sketch|LessThan4~5                                                                                                                           ; |sketch|LessThan4~5                                                                                                                           ; out0             ;
; |sketch|LessThan4~6                                                                                                                           ; |sketch|LessThan4~6                                                                                                                           ; out0             ;
; |sketch|LessThan4~7                                                                                                                           ; |sketch|LessThan4~7                                                                                                                           ; out0             ;
; |sketch|LessThan4~8                                                                                                                           ; |sketch|LessThan4~8                                                                                                                           ; out0             ;
; |sketch|LessThan4~9                                                                                                                           ; |sketch|LessThan4~9                                                                                                                           ; out0             ;
; |sketch|LessThan4~10                                                                                                                          ; |sketch|LessThan4~10                                                                                                                          ; out0             ;
; |sketch|LessThan4~11                                                                                                                          ; |sketch|LessThan4~11                                                                                                                          ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~0                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~0                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~1                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~1                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~2                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~2                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~0                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~0                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~1                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~1                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~2                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~2                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~3                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~3                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~4                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~4                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~5                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~5                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~14                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~14                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~14                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~14                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~15                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~15                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~6                                                                                 ; out0             ;
; |sketch|Add0~3                                                                                                                                ; |sketch|Add0~3                                                                                                                                ; out0             ;
; |sketch|Add0~5                                                                                                                                ; |sketch|Add0~5                                                                                                                                ; out0             ;
; |sketch|Add0~6                                                                                                                                ; |sketch|Add0~6                                                                                                                                ; out0             ;
; |sketch|Add0~8                                                                                                                                ; |sketch|Add0~8                                                                                                                                ; out0             ;
; |sketch|Add0~9                                                                                                                                ; |sketch|Add0~9                                                                                                                                ; out0             ;
; |sketch|Add0~11                                                                                                                               ; |sketch|Add0~11                                                                                                                               ; out0             ;
; |sketch|Add0~12                                                                                                                               ; |sketch|Add0~12                                                                                                                               ; out0             ;
; |sketch|Add0~14                                                                                                                               ; |sketch|Add0~14                                                                                                                               ; out0             ;
; |sketch|Add0~15                                                                                                                               ; |sketch|Add0~15                                                                                                                               ; out0             ;
; |sketch|Add0~17                                                                                                                               ; |sketch|Add0~17                                                                                                                               ; out0             ;
; |sketch|Add0~18                                                                                                                               ; |sketch|Add0~18                                                                                                                               ; out0             ;
; |sketch|Add1~3                                                                                                                                ; |sketch|Add1~3                                                                                                                                ; out0             ;
; |sketch|Add1~4                                                                                                                                ; |sketch|Add1~4                                                                                                                                ; out0             ;
; |sketch|Add1~5                                                                                                                                ; |sketch|Add1~5                                                                                                                                ; out0             ;
; |sketch|Add1~6                                                                                                                                ; |sketch|Add1~6                                                                                                                                ; out0             ;
; |sketch|Add1~7                                                                                                                                ; |sketch|Add1~7                                                                                                                                ; out0             ;
; |sketch|Add1~8                                                                                                                                ; |sketch|Add1~8                                                                                                                                ; out0             ;
; |sketch|Add1~9                                                                                                                                ; |sketch|Add1~9                                                                                                                                ; out0             ;
; |sketch|Add1~10                                                                                                                               ; |sketch|Add1~10                                                                                                                               ; out0             ;
; |sketch|Add1~11                                                                                                                               ; |sketch|Add1~11                                                                                                                               ; out0             ;
; |sketch|Add1~12                                                                                                                               ; |sketch|Add1~12                                                                                                                               ; out0             ;
; |sketch|Add2~0                                                                                                                                ; |sketch|Add2~0                                                                                                                                ; out0             ;
; |sketch|Add2~1                                                                                                                                ; |sketch|Add2~1                                                                                                                                ; out0             ;
; |sketch|Add2~2                                                                                                                                ; |sketch|Add2~2                                                                                                                                ; out0             ;
; |sketch|Add2~3                                                                                                                                ; |sketch|Add2~3                                                                                                                                ; out0             ;
; |sketch|Add2~4                                                                                                                                ; |sketch|Add2~4                                                                                                                                ; out0             ;
; |sketch|Add2~5                                                                                                                                ; |sketch|Add2~5                                                                                                                                ; out0             ;
; |sketch|Add2~6                                                                                                                                ; |sketch|Add2~6                                                                                                                                ; out0             ;
; |sketch|Add2~7                                                                                                                                ; |sketch|Add2~7                                                                                                                                ; out0             ;
; |sketch|Add2~8                                                                                                                                ; |sketch|Add2~8                                                                                                                                ; out0             ;
; |sketch|Add2~9                                                                                                                                ; |sketch|Add2~9                                                                                                                                ; out0             ;
; |sketch|Add2~10                                                                                                                               ; |sketch|Add2~10                                                                                                                               ; out0             ;
; |sketch|Add2~11                                                                                                                               ; |sketch|Add2~11                                                                                                                               ; out0             ;
; |sketch|Add2~12                                                                                                                               ; |sketch|Add2~12                                                                                                                               ; out0             ;
; |sketch|Add2~13                                                                                                                               ; |sketch|Add2~13                                                                                                                               ; out0             ;
; |sketch|Add2~14                                                                                                                               ; |sketch|Add2~14                                                                                                                               ; out0             ;
; |sketch|Add2~15                                                                                                                               ; |sketch|Add2~15                                                                                                                               ; out0             ;
; |sketch|Add2~16                                                                                                                               ; |sketch|Add2~16                                                                                                                               ; out0             ;
; |sketch|Add2~17                                                                                                                               ; |sketch|Add2~17                                                                                                                               ; out0             ;
; |sketch|Add2~18                                                                                                                               ; |sketch|Add2~18                                                                                                                               ; out0             ;
; |sketch|Add3~0                                                                                                                                ; |sketch|Add3~0                                                                                                                                ; out0             ;
; |sketch|Add3~1                                                                                                                                ; |sketch|Add3~1                                                                                                                                ; out0             ;
; |sketch|Add3~2                                                                                                                                ; |sketch|Add3~2                                                                                                                                ; out0             ;
; |sketch|Add3~3                                                                                                                                ; |sketch|Add3~3                                                                                                                                ; out0             ;
; |sketch|Add3~4                                                                                                                                ; |sketch|Add3~4                                                                                                                                ; out0             ;
; |sketch|Add3~5                                                                                                                                ; |sketch|Add3~5                                                                                                                                ; out0             ;
; |sketch|Add3~6                                                                                                                                ; |sketch|Add3~6                                                                                                                                ; out0             ;
; |sketch|Add3~7                                                                                                                                ; |sketch|Add3~7                                                                                                                                ; out0             ;
; |sketch|Add3~8                                                                                                                                ; |sketch|Add3~8                                                                                                                                ; out0             ;
; |sketch|Add3~9                                                                                                                                ; |sketch|Add3~9                                                                                                                                ; out0             ;
; |sketch|Add3~10                                                                                                                               ; |sketch|Add3~10                                                                                                                               ; out0             ;
; |sketch|Add3~11                                                                                                                               ; |sketch|Add3~11                                                                                                                               ; out0             ;
; |sketch|Add3~12                                                                                                                               ; |sketch|Add3~12                                                                                                                               ; out0             ;
; |sketch|Add4~1                                                                                                                                ; |sketch|Add4~1                                                                                                                                ; out0             ;
; |sketch|Add4~2                                                                                                                                ; |sketch|Add4~2                                                                                                                                ; out0             ;
; |sketch|Add5~1                                                                                                                                ; |sketch|Add5~1                                                                                                                                ; out0             ;
; |sketch|Add5~2                                                                                                                                ; |sketch|Add5~2                                                                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~9                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~9                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~10                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~10                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~11                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~11                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~12                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~12                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~13                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~13                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~14                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~14                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~15                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~15                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~16                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~16                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~0                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~0                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~1                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~1                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~2                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~2                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~3                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~3                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~4                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~4                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~5                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~5                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~6                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~6                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~7                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~7                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~8                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~8                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~9                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~9                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~10                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~10                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~11                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~11                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~12                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~12                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~13                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~13                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~14                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~14                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~15                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~15                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~16                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~16                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~0                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~0                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~3                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~3                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~4                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~4                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~7                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~7                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~8                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~8                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~9                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~9                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~10                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~10                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~11                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~11                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~12                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~12                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~13                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~13                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~14                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~14                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~15                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~15                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~16                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~16                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~17                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~17                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~18                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~18                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~19                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~19                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~20                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~20                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~21                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~21                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~22                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~22                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~23                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~23                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~24                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~24                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~25                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~25                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~0                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~0                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~1                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~1                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~2                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~2                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~3                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~3                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~4                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~4                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~5                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~5                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~6                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~6                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~7                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~7                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~8                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~8                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~9                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~9                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~10                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~10                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~11                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~11                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~12                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~12                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~13                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~13                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~14                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~14                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~15                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~15                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~16                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~16                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~17                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~17                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~18                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~18                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~19                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~19                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~20                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~20                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~21                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~21                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~22                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~22                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~23                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~23                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~24                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~24                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~1                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~1                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~3                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~3                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~4                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~4                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~5                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~5                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~6                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~6                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~7                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~7                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~8                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~8                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~9                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~9                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~10                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~10                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~11                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~11                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~12                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~12                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~13                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~13                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~14                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~14                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~15                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~15                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~16                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~16                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~17                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~17                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~18                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~18                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~19                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~19                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~20                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~20                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~21                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~21                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~22                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~22                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~23                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~23                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~24                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~24                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~25                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~25                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~1                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~1                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~3                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~3                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~4                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~4                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~5                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~5                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~6                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~6                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~8                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~8                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~9                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~9                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~10                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~10                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~11                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~11                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~13                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~13                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~14                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~14                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~15                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~15                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~16                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~16                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~17                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~17                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~18                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~18                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~19                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~19                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~20                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~20                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~21                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~21                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~22                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~22                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~23                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~23                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~24                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~24                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Equal0~0                                                                                    ; |sketch|vga_adapter:VGA|vga_controller:controller|Equal0~0                                                                                    ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Equal1~0                                                                                    ; |sketch|vga_adapter:VGA|vga_controller:controller|Equal1~0                                                                                    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sketch|always0~0                                                                                                                             ; |sketch|always0~0                                                                                                                             ; out0             ;
; |sketch|always0~1                                                                                                                             ; |sketch|always0~1                                                                                                                             ; out0             ;
; |sketch|always0~2                                                                                                                             ; |sketch|always0~2                                                                                                                             ; out0             ;
; |sketch|nextstate~0                                                                                                                           ; |sketch|nextstate~0                                                                                                                           ; out              ;
; |sketch|nextstate~1                                                                                                                           ; |sketch|nextstate~1                                                                                                                           ; out              ;
; |sketch|nextstate~2                                                                                                                           ; |sketch|nextstate~2                                                                                                                           ; out              ;
; |sketch|nextstate~3                                                                                                                           ; |sketch|nextstate~3                                                                                                                           ; out              ;
; |sketch|nextstate~4                                                                                                                           ; |sketch|nextstate~4                                                                                                                           ; out              ;
; |sketch|nextstate~5                                                                                                                           ; |sketch|nextstate~5                                                                                                                           ; out              ;
; |sketch|xx~8                                                                                                                                  ; |sketch|xx~8                                                                                                                                  ; out              ;
; |sketch|xx~9                                                                                                                                  ; |sketch|xx~9                                                                                                                                  ; out              ;
; |sketch|xx~10                                                                                                                                 ; |sketch|xx~10                                                                                                                                 ; out              ;
; |sketch|xx~11                                                                                                                                 ; |sketch|xx~11                                                                                                                                 ; out              ;
; |sketch|xx~12                                                                                                                                 ; |sketch|xx~12                                                                                                                                 ; out              ;
; |sketch|xx~13                                                                                                                                 ; |sketch|xx~13                                                                                                                                 ; out              ;
; |sketch|writeEn~0                                                                                                                             ; |sketch|writeEn~0                                                                                                                             ; out              ;
; |sketch|nextstate~12                                                                                                                          ; |sketch|nextstate~12                                                                                                                          ; out              ;
; |sketch|nextstate~17                                                                                                                          ; |sketch|nextstate~17                                                                                                                          ; out              ;
; |sketch|yy~7                                                                                                                                  ; |sketch|yy~7                                                                                                                                  ; out              ;
; |sketch|yy~8                                                                                                                                  ; |sketch|yy~8                                                                                                                                  ; out              ;
; |sketch|yy~9                                                                                                                                  ; |sketch|yy~9                                                                                                                                  ; out              ;
; |sketch|yy~10                                                                                                                                 ; |sketch|yy~10                                                                                                                                 ; out              ;
; |sketch|yy~11                                                                                                                                 ; |sketch|yy~11                                                                                                                                 ; out              ;
; |sketch|nextstate~23                                                                                                                          ; |sketch|nextstate~23                                                                                                                          ; out              ;
; |sketch|realx[6]                                                                                                                              ; |sketch|realx[6]                                                                                                                              ; regout           ;
; |sketch|nextstate~24                                                                                                                          ; |sketch|nextstate~24                                                                                                                          ; out              ;
; |sketch|nextstate~29                                                                                                                          ; |sketch|nextstate~29                                                                                                                          ; out              ;
; |sketch|always0~3                                                                                                                             ; |sketch|always0~3                                                                                                                             ; out0             ;
; |sketch|realx[5]                                                                                                                              ; |sketch|realx[5]                                                                                                                              ; regout           ;
; |sketch|realx[4]                                                                                                                              ; |sketch|realx[4]                                                                                                                              ; regout           ;
; |sketch|realx[3]                                                                                                                              ; |sketch|realx[3]                                                                                                                              ; regout           ;
; |sketch|realy~0                                                                                                                               ; |sketch|realy~0                                                                                                                               ; out              ;
; |sketch|realy~1                                                                                                                               ; |sketch|realy~1                                                                                                                               ; out              ;
; |sketch|realy~2                                                                                                                               ; |sketch|realy~2                                                                                                                               ; out              ;
; |sketch|realy~3                                                                                                                               ; |sketch|realy~3                                                                                                                               ; out              ;
; |sketch|realy~4                                                                                                                               ; |sketch|realy~4                                                                                                                               ; out              ;
; |sketch|realy~5                                                                                                                               ; |sketch|realy~5                                                                                                                               ; out              ;
; |sketch|realy~6                                                                                                                               ; |sketch|realy~6                                                                                                                               ; out              ;
; |sketch|always0~4                                                                                                                             ; |sketch|always0~4                                                                                                                             ; out0             ;
; |sketch|realy~8                                                                                                                               ; |sketch|realy~8                                                                                                                               ; out              ;
; |sketch|realy~9                                                                                                                               ; |sketch|realy~9                                                                                                                               ; out              ;
; |sketch|realy~10                                                                                                                              ; |sketch|realy~10                                                                                                                              ; out              ;
; |sketch|realy~11                                                                                                                              ; |sketch|realy~11                                                                                                                              ; out              ;
; |sketch|realy~12                                                                                                                              ; |sketch|realy~12                                                                                                                              ; out              ;
; |sketch|realy~13                                                                                                                              ; |sketch|realy~13                                                                                                                              ; out              ;
; |sketch|always0~5                                                                                                                             ; |sketch|always0~5                                                                                                                             ; out0             ;
; |sketch|realx[2]                                                                                                                              ; |sketch|realx[2]                                                                                                                              ; regout           ;
; |sketch|realx[1]                                                                                                                              ; |sketch|realx[1]                                                                                                                              ; regout           ;
; |sketch|realx[0]                                                                                                                              ; |sketch|realx[0]                                                                                                                              ; regout           ;
; |sketch|realx~0                                                                                                                               ; |sketch|realx~0                                                                                                                               ; out              ;
; |sketch|realx~1                                                                                                                               ; |sketch|realx~1                                                                                                                               ; out              ;
; |sketch|realx~2                                                                                                                               ; |sketch|realx~2                                                                                                                               ; out              ;
; |sketch|realx~3                                                                                                                               ; |sketch|realx~3                                                                                                                               ; out              ;
; |sketch|realx~4                                                                                                                               ; |sketch|realx~4                                                                                                                               ; out              ;
; |sketch|realx~5                                                                                                                               ; |sketch|realx~5                                                                                                                               ; out              ;
; |sketch|realx~6                                                                                                                               ; |sketch|realx~6                                                                                                                               ; out              ;
; |sketch|realx~7                                                                                                                               ; |sketch|realx~7                                                                                                                               ; out              ;
; |sketch|always0~6                                                                                                                             ; |sketch|always0~6                                                                                                                             ; out0             ;
; |sketch|realx~8                                                                                                                               ; |sketch|realx~8                                                                                                                               ; out              ;
; |sketch|realx~9                                                                                                                               ; |sketch|realx~9                                                                                                                               ; out              ;
; |sketch|realx~10                                                                                                                              ; |sketch|realx~10                                                                                                                              ; out              ;
; |sketch|realx~11                                                                                                                              ; |sketch|realx~11                                                                                                                              ; out              ;
; |sketch|realx~12                                                                                                                              ; |sketch|realx~12                                                                                                                              ; out              ;
; |sketch|realx~13                                                                                                                              ; |sketch|realx~13                                                                                                                              ; out              ;
; |sketch|realx~14                                                                                                                              ; |sketch|realx~14                                                                                                                              ; out              ;
; |sketch|realx~15                                                                                                                              ; |sketch|realx~15                                                                                                                              ; out              ;
; |sketch|color[2]                                                                                                                              ; |sketch|color[2]                                                                                                                              ; regout           ;
; |sketch|color[1]                                                                                                                              ; |sketch|color[1]                                                                                                                              ; regout           ;
; |sketch|color~6                                                                                                                               ; |sketch|color~6                                                                                                                               ; out              ;
; |sketch|color~7                                                                                                                               ; |sketch|color~7                                                                                                                               ; out              ;
; |sketch|color~8                                                                                                                               ; |sketch|color~8                                                                                                                               ; out              ;
; |sketch|countx~0                                                                                                                              ; |sketch|countx~0                                                                                                                              ; out              ;
; |sketch|countx[2]                                                                                                                             ; |sketch|countx[2]                                                                                                                             ; regout           ;
; |sketch|county~0                                                                                                                              ; |sketch|county~0                                                                                                                              ; out              ;
; |sketch|color[0]                                                                                                                              ; |sketch|color[0]                                                                                                                              ; regout           ;
; |sketch|county[2]                                                                                                                             ; |sketch|county[2]                                                                                                                             ; regout           ;
; |sketch|realx[7]                                                                                                                              ; |sketch|realx[7]                                                                                                                              ; regout           ;
; |sketch|realy[1]                                                                                                                              ; |sketch|realy[1]                                                                                                                              ; regout           ;
; |sketch|realy[2]                                                                                                                              ; |sketch|realy[2]                                                                                                                              ; regout           ;
; |sketch|realy[3]                                                                                                                              ; |sketch|realy[3]                                                                                                                              ; regout           ;
; |sketch|realy[4]                                                                                                                              ; |sketch|realy[4]                                                                                                                              ; regout           ;
; |sketch|realy[5]                                                                                                                              ; |sketch|realy[5]                                                                                                                              ; regout           ;
; |sketch|realy[6]                                                                                                                              ; |sketch|realy[6]                                                                                                                              ; regout           ;
; |sketch|realy[7]                                                                                                                              ; |sketch|realy[7]                                                                                                                              ; regout           ;
; |sketch|writeEn                                                                                                                               ; |sketch|writeEn                                                                                                                               ; regout           ;
; |sketch|yy[2]                                                                                                                                 ; |sketch|yy[2]                                                                                                                                 ; regout           ;
; |sketch|yy[3]                                                                                                                                 ; |sketch|yy[3]                                                                                                                                 ; regout           ;
; |sketch|yy[4]                                                                                                                                 ; |sketch|yy[4]                                                                                                                                 ; regout           ;
; |sketch|yy[5]                                                                                                                                 ; |sketch|yy[5]                                                                                                                                 ; regout           ;
; |sketch|yy[6]                                                                                                                                 ; |sketch|yy[6]                                                                                                                                 ; regout           ;
; |sketch|xx[2]                                                                                                                                 ; |sketch|xx[2]                                                                                                                                 ; regout           ;
; |sketch|xx[3]                                                                                                                                 ; |sketch|xx[3]                                                                                                                                 ; regout           ;
; |sketch|xx[4]                                                                                                                                 ; |sketch|xx[4]                                                                                                                                 ; regout           ;
; |sketch|xx[5]                                                                                                                                 ; |sketch|xx[5]                                                                                                                                 ; regout           ;
; |sketch|xx[6]                                                                                                                                 ; |sketch|xx[6]                                                                                                                                 ; regout           ;
; |sketch|xx[7]                                                                                                                                 ; |sketch|xx[7]                                                                                                                                 ; regout           ;
; |sketch|KEY[0]                                                                                                                                ; |sketch|KEY[0]                                                                                                                                ; out              ;
; |sketch|KEY[1]                                                                                                                                ; |sketch|KEY[1]                                                                                                                                ; out              ;
; |sketch|KEY[2]                                                                                                                                ; |sketch|KEY[2]                                                                                                                                ; out              ;
; |sketch|KEY[3]                                                                                                                                ; |sketch|KEY[3]                                                                                                                                ; out              ;
; |sketch|SW[0]                                                                                                                                 ; |sketch|SW[0]                                                                                                                                 ; out              ;
; |sketch|VGA_HS                                                                                                                                ; |sketch|VGA_HS                                                                                                                                ; pin_out          ;
; |sketch|VGA_VS                                                                                                                                ; |sketch|VGA_VS                                                                                                                                ; pin_out          ;
; |sketch|VGA_BLANK                                                                                                                             ; |sketch|VGA_BLANK                                                                                                                             ; pin_out          ;
; |sketch|VGA_SYNC                                                                                                                              ; |sketch|VGA_SYNC                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[0]                                                                                                                              ; |sketch|VGA_R[0]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[1]                                                                                                                              ; |sketch|VGA_R[1]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[2]                                                                                                                              ; |sketch|VGA_R[2]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[3]                                                                                                                              ; |sketch|VGA_R[3]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[4]                                                                                                                              ; |sketch|VGA_R[4]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[5]                                                                                                                              ; |sketch|VGA_R[5]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[6]                                                                                                                              ; |sketch|VGA_R[6]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[7]                                                                                                                              ; |sketch|VGA_R[7]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[8]                                                                                                                              ; |sketch|VGA_R[8]                                                                                                                              ; pin_out          ;
; |sketch|VGA_R[9]                                                                                                                              ; |sketch|VGA_R[9]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[0]                                                                                                                              ; |sketch|VGA_G[0]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[1]                                                                                                                              ; |sketch|VGA_G[1]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[2]                                                                                                                              ; |sketch|VGA_G[2]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[3]                                                                                                                              ; |sketch|VGA_G[3]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[4]                                                                                                                              ; |sketch|VGA_G[4]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[5]                                                                                                                              ; |sketch|VGA_G[5]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[6]                                                                                                                              ; |sketch|VGA_G[6]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[7]                                                                                                                              ; |sketch|VGA_G[7]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[8]                                                                                                                              ; |sketch|VGA_G[8]                                                                                                                              ; pin_out          ;
; |sketch|VGA_G[9]                                                                                                                              ; |sketch|VGA_G[9]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[0]                                                                                                                              ; |sketch|VGA_B[0]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[1]                                                                                                                              ; |sketch|VGA_B[1]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[2]                                                                                                                              ; |sketch|VGA_B[2]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[3]                                                                                                                              ; |sketch|VGA_B[3]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[4]                                                                                                                              ; |sketch|VGA_B[4]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[5]                                                                                                                              ; |sketch|VGA_B[5]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[6]                                                                                                                              ; |sketch|VGA_B[6]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[7]                                                                                                                              ; |sketch|VGA_B[7]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[8]                                                                                                                              ; |sketch|VGA_B[8]                                                                                                                              ; pin_out          ;
; |sketch|VGA_B[9]                                                                                                                              ; |sketch|VGA_B[9]                                                                                                                              ; pin_out          ;
; |sketch|LEDR[0]                                                                                                                               ; |sketch|LEDR[0]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[1]                                                                                                                               ; |sketch|LEDR[1]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[2]                                                                                                                               ; |sketch|LEDR[2]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[3]                                                                                                                               ; |sketch|LEDR[3]                                                                                                                               ; pin_out          ;
; |sketch|LEDR[4]                                                                                                                               ; |sketch|LEDR[4]                                                                                                                               ; pin_out          ;
; |sketch|vga_adapter:VGA|valid_160x120                                                                                                         ; |sketch|vga_adapter:VGA|valid_160x120                                                                                                         ; out0             ;
; |sketch|vga_adapter:VGA|writeEn                                                                                                               ; |sketch|vga_adapter:VGA|writeEn                                                                                                               ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~0                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~0                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~1                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~1                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~2                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~2                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~3                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter~3                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|always1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|always1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~0                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~0                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~1                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~1                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~2                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~2                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~3                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~3                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~4                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~4                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~5                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~5                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~6                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~6                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~7                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~7                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~8                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~8                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~9                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~9                                                                                  ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~10                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~10                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~11                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~11                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~12                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~12                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~13                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~13                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~14                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~14                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~15                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~15                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~16                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~16                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~17                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~17                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~18                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~18                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~19                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter~19                                                                                 ; out              ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1~0                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1~0                                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~0                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1~0                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                                 ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                     ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                     ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                                  ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                                  ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                      ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                      ; regout           ;
; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                   ; |sketch|vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                   ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a3                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a3                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a4                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a4                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a5                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a5                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a6                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a6                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a7                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a7                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a8                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a8                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a9                        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a9                        ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a10                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a10                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a11                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a11                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a12                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a12                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a13                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a13                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a14                       ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a14                       ; portadataout0    ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[2]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[2]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[1]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[1]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[0]                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|address_reg_a[0]                    ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[2]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[2]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[1]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[1]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[0]                ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|out_address_reg_a[0]                ; regout           ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~0      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~0      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result0w        ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~0      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~0      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result1w        ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~0      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~0      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~1      ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w~1      ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w        ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|muxlut_result2w        ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~4                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~4                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~5                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~5                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~7                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~7                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~8                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~8                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~9                    ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~9                    ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~11                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~11                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~1 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]~1 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs345w[0]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~13                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~13                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~14                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~14                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~16                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~16                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~17                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~17                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~18                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~18                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~20                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~20                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~1 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]~1 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs393w[0]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~22                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~22                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~23                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~23                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~25                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~25                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~26                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~26                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~27                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~27                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~29                   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|_~29                   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode235w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode262w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode272w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_b|w_anode282w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode235w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode252w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode272w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[3]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[3]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[2]  ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode_a|w_anode282w[2]  ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode235w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode252w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode262w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode272w[1]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[3]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[3]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[2]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[2]   ; out0             ;
; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[1]   ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|decode_6oa:decode4|w_anode282w[1]   ; out0             ;
; |sketch|Selector0~2                                                                                                                           ; |sketch|Selector0~2                                                                                                                           ; out0             ;
; |sketch|Selector0~3                                                                                                                           ; |sketch|Selector0~3                                                                                                                           ; out0             ;
; |sketch|Selector0~4                                                                                                                           ; |sketch|Selector0~4                                                                                                                           ; out0             ;
; |sketch|Selector0~5                                                                                                                           ; |sketch|Selector0~5                                                                                                                           ; out0             ;
; |sketch|Selector0~6                                                                                                                           ; |sketch|Selector0~6                                                                                                                           ; out0             ;
; |sketch|Selector1~0                                                                                                                           ; |sketch|Selector1~0                                                                                                                           ; out0             ;
; |sketch|Selector1~1                                                                                                                           ; |sketch|Selector1~1                                                                                                                           ; out0             ;
; |sketch|Selector1~2                                                                                                                           ; |sketch|Selector1~2                                                                                                                           ; out0             ;
; |sketch|Selector1~3                                                                                                                           ; |sketch|Selector1~3                                                                                                                           ; out0             ;
; |sketch|Selector1~4                                                                                                                           ; |sketch|Selector1~4                                                                                                                           ; out0             ;
; |sketch|Selector2~0                                                                                                                           ; |sketch|Selector2~0                                                                                                                           ; out0             ;
; |sketch|Selector2~1                                                                                                                           ; |sketch|Selector2~1                                                                                                                           ; out0             ;
; |sketch|Selector2~2                                                                                                                           ; |sketch|Selector2~2                                                                                                                           ; out0             ;
; |sketch|Selector2~3                                                                                                                           ; |sketch|Selector2~3                                                                                                                           ; out0             ;
; |sketch|Selector2~4                                                                                                                           ; |sketch|Selector2~4                                                                                                                           ; out0             ;
; |sketch|Selector3~0                                                                                                                           ; |sketch|Selector3~0                                                                                                                           ; out0             ;
; |sketch|Selector3~1                                                                                                                           ; |sketch|Selector3~1                                                                                                                           ; out0             ;
; |sketch|Selector3~2                                                                                                                           ; |sketch|Selector3~2                                                                                                                           ; out0             ;
; |sketch|Selector3~3                                                                                                                           ; |sketch|Selector3~3                                                                                                                           ; out0             ;
; |sketch|Selector3~4                                                                                                                           ; |sketch|Selector3~4                                                                                                                           ; out0             ;
; |sketch|Selector4~0                                                                                                                           ; |sketch|Selector4~0                                                                                                                           ; out0             ;
; |sketch|Selector4~1                                                                                                                           ; |sketch|Selector4~1                                                                                                                           ; out0             ;
; |sketch|Selector4~2                                                                                                                           ; |sketch|Selector4~2                                                                                                                           ; out0             ;
; |sketch|Selector4~3                                                                                                                           ; |sketch|Selector4~3                                                                                                                           ; out0             ;
; |sketch|Selector4~4                                                                                                                           ; |sketch|Selector4~4                                                                                                                           ; out0             ;
; |sketch|Selector5~0                                                                                                                           ; |sketch|Selector5~0                                                                                                                           ; out0             ;
; |sketch|Selector5~1                                                                                                                           ; |sketch|Selector5~1                                                                                                                           ; out0             ;
; |sketch|Selector5~2                                                                                                                           ; |sketch|Selector5~2                                                                                                                           ; out0             ;
; |sketch|Selector5~3                                                                                                                           ; |sketch|Selector5~3                                                                                                                           ; out0             ;
; |sketch|Selector5~4                                                                                                                           ; |sketch|Selector5~4                                                                                                                           ; out0             ;
; |sketch|Selector6~4                                                                                                                           ; |sketch|Selector6~4                                                                                                                           ; out0             ;
; |sketch|Selector7~1                                                                                                                           ; |sketch|Selector7~1                                                                                                                           ; out0             ;
; |sketch|Selector7~2                                                                                                                           ; |sketch|Selector7~2                                                                                                                           ; out0             ;
; |sketch|Selector7~4                                                                                                                           ; |sketch|Selector7~4                                                                                                                           ; out0             ;
; |sketch|Selector8~0                                                                                                                           ; |sketch|Selector8~0                                                                                                                           ; out0             ;
; |sketch|Selector8~1                                                                                                                           ; |sketch|Selector8~1                                                                                                                           ; out0             ;
; |sketch|Selector8~2                                                                                                                           ; |sketch|Selector8~2                                                                                                                           ; out0             ;
; |sketch|Selector8~3                                                                                                                           ; |sketch|Selector8~3                                                                                                                           ; out0             ;
; |sketch|Selector8~4                                                                                                                           ; |sketch|Selector8~4                                                                                                                           ; out0             ;
; |sketch|Selector9~0                                                                                                                           ; |sketch|Selector9~0                                                                                                                           ; out0             ;
; |sketch|Selector9~1                                                                                                                           ; |sketch|Selector9~1                                                                                                                           ; out0             ;
; |sketch|Selector9~2                                                                                                                           ; |sketch|Selector9~2                                                                                                                           ; out0             ;
; |sketch|Selector9~3                                                                                                                           ; |sketch|Selector9~3                                                                                                                           ; out0             ;
; |sketch|Selector9~4                                                                                                                           ; |sketch|Selector9~4                                                                                                                           ; out0             ;
; |sketch|Selector10~0                                                                                                                          ; |sketch|Selector10~0                                                                                                                          ; out0             ;
; |sketch|Selector10~1                                                                                                                          ; |sketch|Selector10~1                                                                                                                          ; out0             ;
; |sketch|Selector10~2                                                                                                                          ; |sketch|Selector10~2                                                                                                                          ; out0             ;
; |sketch|Selector10~3                                                                                                                          ; |sketch|Selector10~3                                                                                                                          ; out0             ;
; |sketch|Selector10~4                                                                                                                          ; |sketch|Selector10~4                                                                                                                          ; out0             ;
; |sketch|Selector11~0                                                                                                                          ; |sketch|Selector11~0                                                                                                                          ; out0             ;
; |sketch|Selector11~1                                                                                                                          ; |sketch|Selector11~1                                                                                                                          ; out0             ;
; |sketch|Selector11~2                                                                                                                          ; |sketch|Selector11~2                                                                                                                          ; out0             ;
; |sketch|Selector11~3                                                                                                                          ; |sketch|Selector11~3                                                                                                                          ; out0             ;
; |sketch|Selector11~4                                                                                                                          ; |sketch|Selector11~4                                                                                                                          ; out0             ;
; |sketch|Selector12~0                                                                                                                          ; |sketch|Selector12~0                                                                                                                          ; out0             ;
; |sketch|Selector12~1                                                                                                                          ; |sketch|Selector12~1                                                                                                                          ; out0             ;
; |sketch|Selector12~2                                                                                                                          ; |sketch|Selector12~2                                                                                                                          ; out0             ;
; |sketch|Selector12~3                                                                                                                          ; |sketch|Selector12~3                                                                                                                          ; out0             ;
; |sketch|Selector12~4                                                                                                                          ; |sketch|Selector12~4                                                                                                                          ; out0             ;
; |sketch|Selector14~1                                                                                                                          ; |sketch|Selector14~1                                                                                                                          ; out0             ;
; |sketch|Selector15~2                                                                                                                          ; |sketch|Selector15~2                                                                                                                          ; out0             ;
; |sketch|Selector15~3                                                                                                                          ; |sketch|Selector15~3                                                                                                                          ; out0             ;
; |sketch|Selector15~4                                                                                                                          ; |sketch|Selector15~4                                                                                                                          ; out0             ;
; |sketch|Selector15~5                                                                                                                          ; |sketch|Selector15~5                                                                                                                          ; out0             ;
; |sketch|Selector16~1                                                                                                                          ; |sketch|Selector16~1                                                                                                                          ; out0             ;
; |sketch|Selector16~2                                                                                                                          ; |sketch|Selector16~2                                                                                                                          ; out0             ;
; |sketch|Selector17~1                                                                                                                          ; |sketch|Selector17~1                                                                                                                          ; out0             ;
; |sketch|Selector17~2                                                                                                                          ; |sketch|Selector17~2                                                                                                                          ; out0             ;
; |sketch|Selector17~5                                                                                                                          ; |sketch|Selector17~5                                                                                                                          ; out0             ;
; |sketch|Selector18~1                                                                                                                          ; |sketch|Selector18~1                                                                                                                          ; out0             ;
; |sketch|Selector18~2                                                                                                                          ; |sketch|Selector18~2                                                                                                                          ; out0             ;
; |sketch|Selector18~4                                                                                                                          ; |sketch|Selector18~4                                                                                                                          ; out0             ;
; |sketch|Selector18~5                                                                                                                          ; |sketch|Selector18~5                                                                                                                          ; out0             ;
; |sketch|Selector20~1                                                                                                                          ; |sketch|Selector20~1                                                                                                                          ; out0             ;
; |sketch|Selector20~3                                                                                                                          ; |sketch|Selector20~3                                                                                                                          ; out0             ;
; |sketch|Selector20~4                                                                                                                          ; |sketch|Selector20~4                                                                                                                          ; out0             ;
; |sketch|Selector20~5                                                                                                                          ; |sketch|Selector20~5                                                                                                                          ; out0             ;
; |sketch|Selector21~0                                                                                                                          ; |sketch|Selector21~0                                                                                                                          ; out              ;
; |sketch|LessThan1~0                                                                                                                           ; |sketch|LessThan1~0                                                                                                                           ; out0             ;
; |sketch|LessThan1~2                                                                                                                           ; |sketch|LessThan1~2                                                                                                                           ; out0             ;
; |sketch|LessThan1~3                                                                                                                           ; |sketch|LessThan1~3                                                                                                                           ; out0             ;
; |sketch|LessThan1~4                                                                                                                           ; |sketch|LessThan1~4                                                                                                                           ; out0             ;
; |sketch|LessThan1~5                                                                                                                           ; |sketch|LessThan1~5                                                                                                                           ; out0             ;
; |sketch|LessThan1~6                                                                                                                           ; |sketch|LessThan1~6                                                                                                                           ; out0             ;
; |sketch|LessThan1~7                                                                                                                           ; |sketch|LessThan1~7                                                                                                                           ; out0             ;
; |sketch|LessThan1~8                                                                                                                           ; |sketch|LessThan1~8                                                                                                                           ; out0             ;
; |sketch|LessThan1~9                                                                                                                           ; |sketch|LessThan1~9                                                                                                                           ; out0             ;
; |sketch|LessThan1~10                                                                                                                          ; |sketch|LessThan1~10                                                                                                                          ; out0             ;
; |sketch|LessThan1~11                                                                                                                          ; |sketch|LessThan1~11                                                                                                                          ; out0             ;
; |sketch|LessThan1~12                                                                                                                          ; |sketch|LessThan1~12                                                                                                                          ; out0             ;
; |sketch|LessThan1~13                                                                                                                          ; |sketch|LessThan1~13                                                                                                                          ; out0             ;
; |sketch|LessThan2~2                                                                                                                           ; |sketch|LessThan2~2                                                                                                                           ; out0             ;
; |sketch|LessThan2~3                                                                                                                           ; |sketch|LessThan2~3                                                                                                                           ; out0             ;
; |sketch|LessThan2~4                                                                                                                           ; |sketch|LessThan2~4                                                                                                                           ; out0             ;
; |sketch|LessThan2~5                                                                                                                           ; |sketch|LessThan2~5                                                                                                                           ; out0             ;
; |sketch|LessThan2~6                                                                                                                           ; |sketch|LessThan2~6                                                                                                                           ; out0             ;
; |sketch|LessThan2~7                                                                                                                           ; |sketch|LessThan2~7                                                                                                                           ; out0             ;
; |sketch|LessThan2~8                                                                                                                           ; |sketch|LessThan2~8                                                                                                                           ; out0             ;
; |sketch|LessThan2~9                                                                                                                           ; |sketch|LessThan2~9                                                                                                                           ; out0             ;
; |sketch|LessThan2~10                                                                                                                          ; |sketch|LessThan2~10                                                                                                                          ; out0             ;
; |sketch|LessThan2~11                                                                                                                          ; |sketch|LessThan2~11                                                                                                                          ; out0             ;
; |sketch|LessThan3~0                                                                                                                           ; |sketch|LessThan3~0                                                                                                                           ; out0             ;
; |sketch|LessThan3~1                                                                                                                           ; |sketch|LessThan3~1                                                                                                                           ; out0             ;
; |sketch|LessThan3~2                                                                                                                           ; |sketch|LessThan3~2                                                                                                                           ; out0             ;
; |sketch|LessThan3~3                                                                                                                           ; |sketch|LessThan3~3                                                                                                                           ; out0             ;
; |sketch|LessThan3~4                                                                                                                           ; |sketch|LessThan3~4                                                                                                                           ; out0             ;
; |sketch|LessThan3~5                                                                                                                           ; |sketch|LessThan3~5                                                                                                                           ; out0             ;
; |sketch|LessThan3~6                                                                                                                           ; |sketch|LessThan3~6                                                                                                                           ; out0             ;
; |sketch|LessThan3~7                                                                                                                           ; |sketch|LessThan3~7                                                                                                                           ; out0             ;
; |sketch|LessThan3~8                                                                                                                           ; |sketch|LessThan3~8                                                                                                                           ; out0             ;
; |sketch|LessThan3~9                                                                                                                           ; |sketch|LessThan3~9                                                                                                                           ; out0             ;
; |sketch|LessThan3~10                                                                                                                          ; |sketch|LessThan3~10                                                                                                                          ; out0             ;
; |sketch|LessThan3~11                                                                                                                          ; |sketch|LessThan3~11                                                                                                                          ; out0             ;
; |sketch|LessThan3~12                                                                                                                          ; |sketch|LessThan3~12                                                                                                                          ; out0             ;
; |sketch|LessThan3~13                                                                                                                          ; |sketch|LessThan3~13                                                                                                                          ; out0             ;
; |sketch|LessThan4~0                                                                                                                           ; |sketch|LessThan4~0                                                                                                                           ; out0             ;
; |sketch|LessThan4~1                                                                                                                           ; |sketch|LessThan4~1                                                                                                                           ; out0             ;
; |sketch|LessThan4~2                                                                                                                           ; |sketch|LessThan4~2                                                                                                                           ; out0             ;
; |sketch|LessThan4~3                                                                                                                           ; |sketch|LessThan4~3                                                                                                                           ; out0             ;
; |sketch|LessThan4~4                                                                                                                           ; |sketch|LessThan4~4                                                                                                                           ; out0             ;
; |sketch|LessThan4~5                                                                                                                           ; |sketch|LessThan4~5                                                                                                                           ; out0             ;
; |sketch|LessThan4~6                                                                                                                           ; |sketch|LessThan4~6                                                                                                                           ; out0             ;
; |sketch|LessThan4~7                                                                                                                           ; |sketch|LessThan4~7                                                                                                                           ; out0             ;
; |sketch|LessThan4~8                                                                                                                           ; |sketch|LessThan4~8                                                                                                                           ; out0             ;
; |sketch|LessThan4~9                                                                                                                           ; |sketch|LessThan4~9                                                                                                                           ; out0             ;
; |sketch|LessThan4~10                                                                                                                          ; |sketch|LessThan4~10                                                                                                                          ; out0             ;
; |sketch|LessThan4~11                                                                                                                          ; |sketch|LessThan4~11                                                                                                                          ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~0                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~0                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~1                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~1                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan1~2                                                                                                           ; |sketch|vga_adapter:VGA|LessThan1~2                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~0                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~0                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~1                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~1                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~2                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~2                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~3                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~3                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~4                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~4                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|LessThan3~5                                                                                                           ; |sketch|vga_adapter:VGA|LessThan3~5                                                                                                           ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan0~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~14                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan1~14                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan2~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~6                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~7                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~7                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~8                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~8                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~9                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~9                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~10                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~10                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~11                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~11                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~12                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~12                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~13                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~13                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~14                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~14                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~15                                                                                ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan3~15                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan4~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~0                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~0                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~1                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~1                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~2                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~2                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~3                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~3                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~4                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~4                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~5                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~5                                                                                 ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~6                                                                                 ; |sketch|vga_adapter:VGA|vga_controller:controller|LessThan5~6                                                                                 ; out0             ;
; |sketch|Add0~1                                                                                                                                ; |sketch|Add0~1                                                                                                                                ; out0             ;
; |sketch|Add0~2                                                                                                                                ; |sketch|Add0~2                                                                                                                                ; out0             ;
; |sketch|Add0~4                                                                                                                                ; |sketch|Add0~4                                                                                                                                ; out0             ;
; |sketch|Add0~5                                                                                                                                ; |sketch|Add0~5                                                                                                                                ; out0             ;
; |sketch|Add0~7                                                                                                                                ; |sketch|Add0~7                                                                                                                                ; out0             ;
; |sketch|Add0~8                                                                                                                                ; |sketch|Add0~8                                                                                                                                ; out0             ;
; |sketch|Add0~10                                                                                                                               ; |sketch|Add0~10                                                                                                                               ; out0             ;
; |sketch|Add0~11                                                                                                                               ; |sketch|Add0~11                                                                                                                               ; out0             ;
; |sketch|Add0~13                                                                                                                               ; |sketch|Add0~13                                                                                                                               ; out0             ;
; |sketch|Add0~14                                                                                                                               ; |sketch|Add0~14                                                                                                                               ; out0             ;
; |sketch|Add0~16                                                                                                                               ; |sketch|Add0~16                                                                                                                               ; out0             ;
; |sketch|Add0~17                                                                                                                               ; |sketch|Add0~17                                                                                                                               ; out0             ;
; |sketch|Add1~1                                                                                                                                ; |sketch|Add1~1                                                                                                                                ; out0             ;
; |sketch|Add1~2                                                                                                                                ; |sketch|Add1~2                                                                                                                                ; out0             ;
; |sketch|Add1~3                                                                                                                                ; |sketch|Add1~3                                                                                                                                ; out0             ;
; |sketch|Add1~4                                                                                                                                ; |sketch|Add1~4                                                                                                                                ; out0             ;
; |sketch|Add1~5                                                                                                                                ; |sketch|Add1~5                                                                                                                                ; out0             ;
; |sketch|Add1~6                                                                                                                                ; |sketch|Add1~6                                                                                                                                ; out0             ;
; |sketch|Add1~7                                                                                                                                ; |sketch|Add1~7                                                                                                                                ; out0             ;
; |sketch|Add1~8                                                                                                                                ; |sketch|Add1~8                                                                                                                                ; out0             ;
; |sketch|Add1~9                                                                                                                                ; |sketch|Add1~9                                                                                                                                ; out0             ;
; |sketch|Add1~10                                                                                                                               ; |sketch|Add1~10                                                                                                                               ; out0             ;
; |sketch|Add1~11                                                                                                                               ; |sketch|Add1~11                                                                                                                               ; out0             ;
; |sketch|Add1~12                                                                                                                               ; |sketch|Add1~12                                                                                                                               ; out0             ;
; |sketch|Add2~0                                                                                                                                ; |sketch|Add2~0                                                                                                                                ; out0             ;
; |sketch|Add2~1                                                                                                                                ; |sketch|Add2~1                                                                                                                                ; out0             ;
; |sketch|Add2~2                                                                                                                                ; |sketch|Add2~2                                                                                                                                ; out0             ;
; |sketch|Add2~3                                                                                                                                ; |sketch|Add2~3                                                                                                                                ; out0             ;
; |sketch|Add2~4                                                                                                                                ; |sketch|Add2~4                                                                                                                                ; out0             ;
; |sketch|Add2~5                                                                                                                                ; |sketch|Add2~5                                                                                                                                ; out0             ;
; |sketch|Add2~6                                                                                                                                ; |sketch|Add2~6                                                                                                                                ; out0             ;
; |sketch|Add2~7                                                                                                                                ; |sketch|Add2~7                                                                                                                                ; out0             ;
; |sketch|Add2~8                                                                                                                                ; |sketch|Add2~8                                                                                                                                ; out0             ;
; |sketch|Add2~9                                                                                                                                ; |sketch|Add2~9                                                                                                                                ; out0             ;
; |sketch|Add2~10                                                                                                                               ; |sketch|Add2~10                                                                                                                               ; out0             ;
; |sketch|Add2~11                                                                                                                               ; |sketch|Add2~11                                                                                                                               ; out0             ;
; |sketch|Add2~12                                                                                                                               ; |sketch|Add2~12                                                                                                                               ; out0             ;
; |sketch|Add2~13                                                                                                                               ; |sketch|Add2~13                                                                                                                               ; out0             ;
; |sketch|Add2~14                                                                                                                               ; |sketch|Add2~14                                                                                                                               ; out0             ;
; |sketch|Add2~15                                                                                                                               ; |sketch|Add2~15                                                                                                                               ; out0             ;
; |sketch|Add2~16                                                                                                                               ; |sketch|Add2~16                                                                                                                               ; out0             ;
; |sketch|Add2~17                                                                                                                               ; |sketch|Add2~17                                                                                                                               ; out0             ;
; |sketch|Add2~18                                                                                                                               ; |sketch|Add2~18                                                                                                                               ; out0             ;
; |sketch|Add3~0                                                                                                                                ; |sketch|Add3~0                                                                                                                                ; out0             ;
; |sketch|Add3~1                                                                                                                                ; |sketch|Add3~1                                                                                                                                ; out0             ;
; |sketch|Add3~2                                                                                                                                ; |sketch|Add3~2                                                                                                                                ; out0             ;
; |sketch|Add3~3                                                                                                                                ; |sketch|Add3~3                                                                                                                                ; out0             ;
; |sketch|Add3~4                                                                                                                                ; |sketch|Add3~4                                                                                                                                ; out0             ;
; |sketch|Add3~5                                                                                                                                ; |sketch|Add3~5                                                                                                                                ; out0             ;
; |sketch|Add3~6                                                                                                                                ; |sketch|Add3~6                                                                                                                                ; out0             ;
; |sketch|Add3~7                                                                                                                                ; |sketch|Add3~7                                                                                                                                ; out0             ;
; |sketch|Add3~8                                                                                                                                ; |sketch|Add3~8                                                                                                                                ; out0             ;
; |sketch|Add3~9                                                                                                                                ; |sketch|Add3~9                                                                                                                                ; out0             ;
; |sketch|Add3~10                                                                                                                               ; |sketch|Add3~10                                                                                                                               ; out0             ;
; |sketch|Add3~11                                                                                                                               ; |sketch|Add3~11                                                                                                                               ; out0             ;
; |sketch|Add3~12                                                                                                                               ; |sketch|Add3~12                                                                                                                               ; out0             ;
; |sketch|Add4~1                                                                                                                                ; |sketch|Add4~1                                                                                                                                ; out0             ;
; |sketch|Add4~2                                                                                                                                ; |sketch|Add4~2                                                                                                                                ; out0             ;
; |sketch|Add5~1                                                                                                                                ; |sketch|Add5~1                                                                                                                                ; out0             ;
; |sketch|Add5~2                                                                                                                                ; |sketch|Add5~2                                                                                                                                ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~9                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~9                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~10                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~10                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~11                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~11                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~12                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~12                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~13                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~13                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~14                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~14                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~15                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~15                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~16                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add0~16                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~0                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~0                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~1                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~1                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~2                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~2                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~3                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~3                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~4                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~4                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~5                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~5                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~6                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~6                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~7                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~7                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~8                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~8                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~9                                                                                      ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~9                                                                                      ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~10                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~10                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~11                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~11                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~12                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~12                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~13                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~13                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~14                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~14                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~15                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~15                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~16                                                                                     ; |sketch|vga_adapter:VGA|vga_controller:controller|Add1~16                                                                                     ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~0                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~0                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~1                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~2                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~3                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~3                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~4                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~4                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~7                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~7                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~8                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~8                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~9                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~9                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~10                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~10                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~11                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~11                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~12                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~12                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~13                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~13                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~14                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~14                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~15                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~15                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~16                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~16                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~17                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~17                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~18                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~18                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~19                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~19                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~20                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~20                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~21                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~21                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~22                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~22                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~23                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~23                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~24                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~24                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~25                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~25                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~0                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~0                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~1                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~1                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~2                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~2                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~3                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~3                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~4                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~4                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~5                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~5                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~6                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~6                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~7                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~7                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~8                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~8                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~9                                         ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~9                                         ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~10                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~10                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~11                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~11                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~12                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~12                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~13                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~13                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~14                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~14                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~15                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~15                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~16                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~16                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~17                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~17                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~18                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~18                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~19                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~19                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~20                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~20                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~21                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~21                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~22                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~22                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~23                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~23                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~24                                        ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add1~24                                        ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~1                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~1                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~3                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~3                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~4                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~4                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~5                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~5                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~6                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~6                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~7                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~7                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~8                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~8                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~9                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~9                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~10                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~10                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~11                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~11                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~12                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~12                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~13                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~13                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~14                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~14                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~15                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~15                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~16                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~16                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~17                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~17                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~18                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~18                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~19                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~19                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~20                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~20                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~21                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~21                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~22                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~22                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~23                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~23                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~24                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~24                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~25                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~25                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~1                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~1                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~3                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~3                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~4                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~4                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~5                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~5                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~6                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~6                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~8                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~8                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~9                                                                   ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~9                                                                   ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~10                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~10                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~11                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~11                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~13                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~13                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~14                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~14                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~15                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~15                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~16                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~16                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~17                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~17                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~18                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~18                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~19                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~19                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~20                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~20                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~21                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~21                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~22                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~22                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~23                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~23                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~24                                                                  ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator|Add1~24                                                                  ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Equal0~0                                                                                    ; |sketch|vga_adapter:VGA|vga_controller:controller|Equal0~0                                                                                    ; out0             ;
; |sketch|vga_adapter:VGA|vga_controller:controller|Equal1~0                                                                                    ; |sketch|vga_adapter:VGA|vga_controller:controller|Equal1~0                                                                                    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version
    Info: Processing started: Thu Nov 13 00:25:36 2014
Info: Command: quartus_sim --simulation_results_format=VWF sketch -c sketch
Info (324025): Using vector source file "//SRVC/Homes$/linwei8/Desktop/gold finder2/part2/Waveform1.vwf"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[1]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[2]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[3]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[4]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[5]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[6]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[7]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[8]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[9]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[10]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[11]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[12]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[13]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[14]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[15]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[16]"
Warning (328012): Can't find signal in vector source file for input pin "|sketch|SW[17]"
Info (311000): System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored.
Info (311000): System task: Time: 0  Instance: VGA|mypll|altpll_component|pll
Info (311000): System task:  Note : CycloneII PLL is enabled
Info (311000): System task: Time: 0  Instance: VGA|mypll|altpll_component|pll
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (311000): System task:  Note : CycloneII PLL locked to incoming clock
Info (311000): System task: Time: 110000  Instance: VGA|mypll|altpll_component|pll
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      21.99 %
Info (328052): Number of transitions in simulation is 2422
Info (324045): Vector file sketch.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Thu Nov 13 00:25:37 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


