{
  "Top": "Lenet_HW",
  "RtlTop": "Lenet_HW",
  "RtlPrefix": "",
  "RtlSubPrefix": "Lenet_HW_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Layer1_Neurons_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Layer1_Neurons_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Layer1_Weights_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Layer1_Weights_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Layer2_Weights_stream": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Layer2_Weights_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Layer3_Weights_stream": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Layer3_Weights_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Layer4_Neurons_stream": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "Layer4_Neurons_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top Lenet_HW -name Lenet_HW"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Lenet_HW"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "Uncertainty": "13.5",
    "IsCombinational": "0",
    "II": "187790",
    "Latency": "187789"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Lenet_HW",
    "Version": "1.0",
    "DisplayName": "Lenet_hw",
    "Revision": "2113888697",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Lenet_HW_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/HW_CNN.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Lenet_HW_calculateLayer2.vhd",
      "impl\/vhdl\/Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/Lenet_HW_calculateLayer3.vhd",
      "impl\/vhdl\/Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_exp_generic_double_s.vhd",
      "impl\/vhdl\/Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.vhd",
      "impl\/vhdl\/Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.vhd",
      "impl\/vhdl\/Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.vhd",
      "impl\/vhdl\/Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_fptrunc_64ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/Lenet_HW_generic_tanh_double_s.vhd",
      "impl\/vhdl\/Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Lenet_HW_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.vhd",
      "impl\/vhdl\/Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1.vhd",
      "impl\/vhdl\/Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1.vhd",
      "impl\/vhdl\/Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1.vhd",
      "impl\/vhdl\/Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/Lenet_HW_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/Lenet_HW_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/Lenet_HW_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/Lenet_HW_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/Lenet_HW_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/Lenet_HW_regslice_both.vhd",
      "impl\/vhdl\/Lenet_HW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Lenet_HW_calculateLayer2.v",
      "impl\/verilog\/Lenet_HW_calculateLayer2_conv_buff_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/Lenet_HW_calculateLayer3.v",
      "impl\/verilog\/Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1.v",
      "impl\/verilog\/Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1.v",
      "impl\/verilog\/Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1.v",
      "impl\/verilog\/Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1.v",
      "impl\/verilog\/Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1.v",
      "impl\/verilog\/Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1.v",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s.v",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.dat",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.v",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.dat",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.v",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.dat",
      "impl\/verilog\/Lenet_HW_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.v",
      "impl\/verilog\/Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/Lenet_HW_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/Lenet_HW_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/Lenet_HW_fptrunc_64ns_32_1_no_dsp_1.v",
      "impl\/verilog\/Lenet_HW_generic_tanh_double_s.v",
      "impl\/verilog\/Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/Lenet_HW_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/Lenet_HW_Layer3_Neurons_CPU_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Lenet_HW_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4.v",
      "impl\/verilog\/Lenet_HW_mac_muladd_3ns_8ns_4ns_10_4_1.v",
      "impl\/verilog\/Lenet_HW_mac_muladd_4ns_4ns_10ns_10_4_1.v",
      "impl\/verilog\/Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1.v",
      "impl\/verilog\/Lenet_HW_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/Lenet_HW_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/Lenet_HW_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/Lenet_HW_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/Lenet_HW_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/Lenet_HW_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/Lenet_HW_regslice_both.v",
      "impl\/verilog\/Lenet_HW.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Lenet_HW_fptrunc_64ns_32_1_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/calculateLayer3.protoinst",
      ".debug\/Lenet_HW.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_dadd_64ns_64ns_64_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_dadddsub_64ns_64ns_64_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Lenet_HW_dcmp_64ns_64ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_ddiv_64ns_64ns_64_10_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_dsub_64ns_64ns_64_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Lenet_HW_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Lenet_HW_fptrunc_64ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Lenet_HW_fptrunc_64ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "Layer1_Neurons_stream:Layer1_Weights_stream:Layer2_Weights_stream:Layer3_Weights_stream:Layer4_Neurons_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Layer1_Neurons_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "Layer1_Neurons_stream_",
      "ports": [
        "Layer1_Neurons_stream_TDATA",
        "Layer1_Neurons_stream_TREADY",
        "Layer1_Neurons_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Layer1_Neurons_stream"
        }]
    },
    "Layer1_Weights_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "Layer1_Weights_stream_",
      "ports": [
        "Layer1_Weights_stream_TDATA",
        "Layer1_Weights_stream_TREADY",
        "Layer1_Weights_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Layer1_Weights_stream"
        }]
    },
    "Layer2_Weights_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "Layer2_Weights_stream_",
      "ports": [
        "Layer2_Weights_stream_TDATA",
        "Layer2_Weights_stream_TREADY",
        "Layer2_Weights_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Layer2_Weights_stream"
        }]
    },
    "Layer3_Weights_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "Layer3_Weights_stream_",
      "ports": [
        "Layer3_Weights_stream_TDATA",
        "Layer3_Weights_stream_TREADY",
        "Layer3_Weights_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Layer3_Weights_stream"
        }]
    },
    "Layer4_Neurons_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "Layer4_Neurons_stream_",
      "ports": [
        "Layer4_Neurons_stream_TDATA",
        "Layer4_Neurons_stream_TREADY",
        "Layer4_Neurons_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Layer4_Neurons_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Neurons_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Layer1_Neurons_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Layer1_Neurons_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Layer1_Weights_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Layer1_Weights_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Weights_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Layer2_Weights_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Weights_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Layer3_Weights_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Layer4_Neurons_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "Layer4_Neurons_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Layer4_Neurons_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Lenet_HW",
      "Instances": [
        {
          "ModuleName": "calculateLayer2",
          "InstanceName": "grp_calculateLayer2_fu_107",
          "Instances": [{
              "ModuleName": "generic_tanh_double_s",
              "InstanceName": "grp_generic_tanh_double_s_fu_229",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }]
        },
        {
          "ModuleName": "calculateLayer3",
          "InstanceName": "grp_calculateLayer3_fu_122",
          "Instances": [{
              "ModuleName": "generic_tanh_double_s",
              "InstanceName": "grp_generic_tanh_double_s_fu_448",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }]
        },
        {
          "ModuleName": "Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4",
          "InstanceName": "grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136"
        },
        {
          "ModuleName": "generic_tanh_double_s",
          "InstanceName": "grp_generic_tanh_double_s_fu_146",
          "Instances": [{
              "ModuleName": "exp_generic_double_s",
              "InstanceName": "grp_exp_generic_double_s_fu_89"
            }]
        }
      ]
    },
    "Info": {
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculateLayer2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculateLayer3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Lenet_HW": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "34.575"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "4",
          "DSP": "29",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "36",
          "FF": "751",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "2681",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_double_s": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "1",
          "PipelineDepth": "24",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "35.160"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "4",
          "DSP": "55",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "68",
          "FF": "6019",
          "AVAIL_FF": "35200",
          "UTIL_FF": "17",
          "LUT": "9629",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "54",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculateLayer2": {
        "Latency": {
          "LatencyBest": "26424",
          "LatencyAvg": "26424",
          "LatencyWorst": "26424",
          "PipelineII": "26424",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "35.985"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3",
            "TripCount": "1014",
            "Latency": "26422",
            "PipelineII": "26",
            "PipelineDepth": "85"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "2",
          "FF": "1231",
          "AVAIL_FF": "35200",
          "UTIL_FF": "3",
          "LUT": "1154",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculateLayer3": {
        "Latency": {
          "LatencyBest": "32560",
          "LatencyAvg": "32560",
          "LatencyWorst": "32560",
          "PipelineII": "32560",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "35.985"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3",
            "TripCount": "1250",
            "Latency": "32558",
            "PipelineII": "26",
            "PipelineDepth": "85"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "1",
          "FF": "1864",
          "AVAIL_FF": "35200",
          "UTIL_FF": "5",
          "LUT": "1858",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4": {
        "Latency": {
          "LatencyBest": "1254",
          "LatencyAvg": "1254",
          "LatencyWorst": "1254",
          "PipelineII": "1254",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "34.961"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4",
            "TripCount": "1250",
            "Latency": "1252",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "102",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "304",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Lenet_HW": {
        "Latency": {
          "LatencyBest": "187789",
          "LatencyAvg": "187789",
          "LatencyWorst": "187789",
          "PipelineII": "187790",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "35.985"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_1",
            "TripCount": "100",
            "Latency": "128800",
            "PipelineII": "",
            "PipelineDepth": "1288"
          }],
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "9",
          "DSP": "74",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "92",
          "FF": "10105",
          "AVAIL_FF": "35200",
          "UTIL_FF": "28",
          "LUT": "14807",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "84",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-30 16:17:52 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
