INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
ERROR: [VRFC 10-1412] syntax error near wait [/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
