$date
	Wed Dec 21 19:12:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 ! S $end
$var wire 1 " C $end
$scope module U1 $end
$var wire 4 ' I [3:0] $end
$var wire 2 ( S [1:0] $end
$var reg 1 ! Y $end
$upscope $end
$scope module U2 $end
$var wire 4 ) I [3:0] $end
$var wire 2 * S [1:0] $end
$var reg 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b1000 )
b0 (
b110 '
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
b1001 '
b1110 )
1%
b1 &
#20
1!
b1 (
b1 *
1$
b110 '
b1000 )
0%
b10 &
#30
0!
1"
b1001 '
b1110 )
1%
b11 &
#40
1!
0"
1#
b10 (
b10 *
0$
b110 '
b1000 )
0%
b100 &
#50
0!
1"
b1001 '
b1110 )
1%
b101 &
#60
b11 (
b11 *
1$
b110 '
b1000 )
0%
b110 &
#70
1!
b1001 '
b1110 )
1%
b111 &
#80
b1000 &
