

================================================================
== Vivado HLS Report for 'gravity'
================================================================
* Date:           Sun Jul  9 17:38:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_5
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%distance_read = call float @_ssdm_op_Read.s_axilite.float(float %distance) nounwind"   --->   Operation 26 'read' 'distance_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%m2_read = call float @_ssdm_op_Read.s_axilite.float(float %m2) nounwind"   --->   Operation 27 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%m1_read = call float @_ssdm_op_Read.s_axilite.float(float %m1) nounwind"   --->   Operation 28 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %distance_read, 0x3F1A36E2E0000000" [Lab_5/core.cpp:7]   --->   Operation 29 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %m1_read, %m2_read" [Lab_5/core.cpp:8]   --->   Operation 30 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 31 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %distance_read, 0x3F1A36E2E0000000" [Lab_5/core.cpp:7]   --->   Operation 31 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %m1_read, %m2_read" [Lab_5/core.cpp:8]   --->   Operation 32 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 33 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %distance_read, 0x3F1A36E2E0000000" [Lab_5/core.cpp:7]   --->   Operation 33 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %m1_read, %m2_read" [Lab_5/core.cpp:8]   --->   Operation 34 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 35 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %distance_read, 0x3F1A36E2E0000000" [Lab_5/core.cpp:7]   --->   Operation 35 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %m1_read, %m2_read" [Lab_5/core.cpp:8]   --->   Operation 36 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 37 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %distance_read, 0x3F1A36E2E0000000" [Lab_5/core.cpp:7]   --->   Operation 37 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 38 [4/4] (5.70ns)   --->   "%dist_square = fmul float %tmp_3, %tmp_3" [Lab_5/core.cpp:7]   --->   Operation 38 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 39 [3/4] (5.70ns)   --->   "%dist_square = fmul float %tmp_3, %tmp_3" [Lab_5/core.cpp:7]   --->   Operation 39 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 40 [2/4] (5.70ns)   --->   "%dist_square = fmul float %tmp_3, %tmp_3" [Lab_5/core.cpp:7]   --->   Operation 40 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 41 [1/4] (5.70ns)   --->   "%dist_square = fmul float %tmp_3, %tmp_3" [Lab_5/core.cpp:7]   --->   Operation 41 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 42 [16/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 42 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 43 [15/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 43 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 44 [14/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 44 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 45 [13/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 45 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 46 [12/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 46 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 47 [11/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 47 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 48 [10/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 48 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 49 [9/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 49 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 50 [8/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 50 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 51 [7/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 51 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 52 [6/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 52 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 53 [5/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 53 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 54 [4/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 54 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 55 [3/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 55 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 56 [2/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 56 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %m1) nounwind, !map !7"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %m2) nounwind, !map !13"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %distance) nounwind, !map !17"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !21"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @gravity_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_5/core.cpp:2]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %m1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_5/core.cpp:3]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %m2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_5/core.cpp:4]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %distance, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_5/core.cpp:5]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 66 [1/16] (6.07ns)   --->   "%force = fdiv float %tmp_4, %dist_square" [Lab_5/core.cpp:8]   --->   Operation 66 'fdiv' 'force' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 67 [1/1] (0.00ns)   --->   "ret float %force" [Lab_5/core.cpp:9]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.26ns
The critical path consists of the following:
	s_axi read on port 'distance' [9]  (1 ns)
	'fadd' operation ('tmp_3', Lab_5/core.cpp:7) [16]  (7.26 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', Lab_5/core.cpp:7) [16]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', Lab_5/core.cpp:7) [16]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', Lab_5/core.cpp:7) [16]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', Lab_5/core.cpp:7) [16]  (7.26 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dist_square', Lab_5/core.cpp:7) [17]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dist_square', Lab_5/core.cpp:7) [17]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dist_square', Lab_5/core.cpp:7) [17]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('dist_square', Lab_5/core.cpp:7) [17]  (5.7 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('force', Lab_5/core.cpp:8) [19]  (6.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
