<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1703): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 12 15:40:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/trig_MUSE_SPS_Final_version/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_100_i" 100.000000 MHz (28 errors)</FONT></A></LI>
</FONT>            4096 items scored, 28 timing errors detected.
Warning:  58.685MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.
Report:  290.444MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.
Report:  330.688MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (0 errors)</A></LI>            304 items scored, 0 timing errors detected.
Report:  457.875MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 28 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.520ns (weighted slack = -7.040ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (to clk_100_i +)
                   FF                        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]

   Delay:               0.933ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.933ns physical path delay ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390 exceeds
      5.000ns delay constraint less
      7.201ns skew and
      0.000ns feedback compensation and
      0.386ns LSR_SET requirement (totaling -2.587ns) by 3.520ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C126B.CLK to    R72C126B.Q0 ScatterTriggerring/Positron_abs/SLICE_2404 (from OUT_pC_c[2])
ROUTE         9     0.690    R72C126B.Q0 to   R69C125A.LSR ScatterTriggerring/Positron_abs/or_back_100ns[0] (to clk_100_i)
                  --------
                    0.933   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.176    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    9.517   (15.7% logic, 84.3% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125A.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.520ns (weighted slack = -7.040ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[6]  (to clk_100_i +)
                   FF                        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[5]

   Delay:               0.933ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.933ns physical path delay ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392 exceeds
      5.000ns delay constraint less
      7.201ns skew and
      0.000ns feedback compensation and
      0.386ns LSR_SET requirement (totaling -2.587ns) by 3.520ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C126B.CLK to    R72C126B.Q0 ScatterTriggerring/Positron_abs/SLICE_2404 (from OUT_pC_c[2])
ROUTE         9     0.690    R72C126B.Q0 to   R69C125C.LSR ScatterTriggerring/Positron_abs/or_back_100ns[0] (to clk_100_i)
                  --------
                    0.933   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.176    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    9.517   (15.7% logic, 84.3% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125C.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.520ns (weighted slack = -7.040ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[4]  (to clk_100_i +)
                   FF                        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[3]

   Delay:               0.933ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.933ns physical path delay ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391 exceeds
      5.000ns delay constraint less
      7.201ns skew and
      0.000ns feedback compensation and
      0.386ns LSR_SET requirement (totaling -2.587ns) by 3.520ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C126B.CLK to    R72C126B.Q0 ScatterTriggerring/Positron_abs/SLICE_2404 (from OUT_pC_c[2])
ROUTE         9     0.690    R72C126B.Q0 to   R69C125B.LSR ScatterTriggerring/Positron_abs/or_back_100ns[0] (to clk_100_i)
                  --------
                    0.933   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.176    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    9.517   (15.7% logic, 84.3% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125B.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.508ns (weighted slack = -7.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[3]  (to clk_100_i +)

   Delay:               1.048ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      1.048ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.508ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.658    R72C125C.Q0 to    R69C125B.D0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125B.D0 to    R69C125B.F0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391
ROUTE         1     0.000    R69C125B.F0 to   R69C125B.DI0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_20[3] (to clk_100_i)
                  --------
                    1.048   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125B.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.508ns (weighted slack = -7.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (to clk_100_i +)

   Delay:               1.048ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      1.048ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.508ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.658    R72C125C.Q0 to    R69C125A.D1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125A.D1 to    R69C125A.F1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390
ROUTE         1     0.000    R69C125A.F1 to   R69C125A.DI1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_19[2] (to clk_100_i)
                  --------
                    1.048   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125A.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.508ns (weighted slack = -7.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]  (to clk_100_i +)

   Delay:               1.048ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      1.048ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.508ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.658    R72C125C.Q0 to    R69C125A.D0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125A.D0 to    R69C125A.F0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390
ROUTE         1     0.000    R69C125A.F0 to   R69C125A.DI0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_18[1] (to clk_100_i)
                  --------
                    1.048   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125A.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.508ns (weighted slack = -7.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[4]  (to clk_100_i +)

   Delay:               1.048ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      1.048ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.508ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.658    R72C125C.Q0 to    R69C125B.D1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125B.D1 to    R69C125B.F1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391
ROUTE         1     0.000    R69C125B.F1 to   R69C125B.DI1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_21[4] (to clk_100_i)
                  --------
                    1.048   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2391:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125B.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.498ns (weighted slack = -6.996ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[5]  (to clk_100_i +)

   Delay:               1.038ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      1.038ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.498ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.648    R72C125C.Q0 to    R69C125C.D0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125C.D0 to    R69C125C.F0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392
ROUTE         1     0.000    R69C125C.F0 to   R69C125C.DI0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_22[5] (to clk_100_i)
                  --------
                    1.038   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125C.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.498ns (weighted slack = -6.996ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[6]  (to clk_100_i +)

   Delay:               1.038ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      1.038ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392 exceeds
      5.000ns delay constraint less
      7.399ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -2.460ns) by 3.498ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C125C.CLK to    R72C125C.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 (from OUT_pC_c[2])
ROUTE        11     0.648    R72C125C.Q0 to    R69C125C.D1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]
CTOF_DEL    ---     0.147    R69C125C.D1 to    R69C125C.F1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392
ROUTE         1     0.000    R69C125C.F1 to   R69C125C.DI1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_23[6] (to clk_100_i)
                  --------
                    1.038   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.374    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    9.715   (15.4% logic, 84.6% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to   R69C125C.CLK clk_100_i
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 3.469ns (weighted slack = -6.938ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (from OUT_pC_c[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[8]  (to clk_100_i +)
                   FF                        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[7]

   Delay:               0.886ns  (27.4% logic, 72.6% route), 1 logic levels.

 Constraint Details:

      0.886ns physical path delay ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2393 exceeds
      5.000ns delay constraint less
      7.197ns skew and
      0.000ns feedback compensation and
      0.386ns LSR_SET requirement (totaling -2.583ns) by 3.469ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/SLICE_2404 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C126B.CLK to    R72C126B.Q0 ScatterTriggerring/Positron_abs/SLICE_2404 (from OUT_pC_c[2])
ROUTE         9     0.643    R72C126B.Q0 to   R71C125A.LSR ScatterTriggerring/Positron_abs/or_back_100ns[0] (to clk_100_i)
                  --------
                    0.886   (27.4% logic, 72.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.243    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.353     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.147     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     2.280     R75C86B.F1 to   R82C121C.CLK ScatterTriggerring/INP_enabled[25]
REG_DEL     ---     0.243   R82C121C.CLK to    R82C121C.Q0 ScatterTriggerring/SLICE_2413
ROUTE        13     1.746    R82C121C.Q0 to    R80C119B.A0 ScatterTriggerring/back_bars_100ns[7]
CTOF_DEL    ---     0.147    R80C119B.A0 to    R80C119B.F0 ScatterTriggerring/SLICE_2411
ROUTE         2     0.146    R80C119B.F0 to    R80C119B.D1 ScatterTriggerring/OutpC_1_16[2]
CTOF_DEL    ---     0.147    R80C119B.D1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.435    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.147    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     1.176    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    9.517   (15.7% logic, 84.3% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to   R71C125A.CLK clk_100_i
                  --------
                    2.320   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

Warning:  58.685MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.057ns  (22.4% logic, 77.6% route), 4 logic levels.

 Constraint Details:

      3.057ns physical path delay THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4102 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.557ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C102B.CLK to   R110C102B.Q0 THE_MEDIA_UPLINK/SLICE_4062 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.736   R110C102B.Q0 to   R108C102C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C102C.A1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.057   (22.4% logic, 77.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.057ns  (22.4% logic, 77.6% route), 4 logic levels.

 Constraint Details:

      3.057ns physical path delay THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4103 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.557ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C102B.CLK to   R110C102B.Q0 THE_MEDIA_UPLINK/SLICE_4062 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.736   R110C102B.Q0 to   R108C102C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C102C.A1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.057   (22.4% logic, 77.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.608ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.057ns  (22.4% logic, 77.6% route), 4 logic levels.

 Constraint Details:

      3.057ns physical path delay THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4104 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.608ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4062 to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C102B.CLK to   R110C102B.Q0 THE_MEDIA_UPLINK/SLICE_4062 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.736   R110C102B.Q0 to   R108C102C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C102C.A1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.057   (22.4% logic, 77.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.649ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.965ns  (23.1% logic, 76.9% route), 4 logic levels.

 Constraint Details:

      2.965ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4103 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.649ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C103B.CLK to   R110C103B.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C103B.Q0 to   R108C102C.C1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C102C.C1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.965   (23.1% logic, 76.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.649ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.965ns  (23.1% logic, 76.9% route), 4 logic levels.

 Constraint Details:

      2.965ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4102 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.649ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C103B.CLK to   R110C103B.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C103B.Q0 to   R108C102C.C1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C102C.C1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.965   (23.1% logic, 76.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.936ns  (18.3% logic, 81.7% route), 3 logic levels.

 Constraint Details:

      2.936ns physical path delay THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4103 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.678ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C103B.CLK to   R109C103B.Q0 THE_MEDIA_UPLINK/SLICE_4060 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.006   R109C103B.Q0 to   R108C103B.C1 THE_MEDIA_UPLINK/fifo_rx_din[4]
CTOF_DEL    ---     0.147   R108C103B.C1 to   R108C103B.F1 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         1     0.435   R108C103B.F1 to   R108C103B.C0 THE_MEDIA_UPLINK/fifo_rx_din_RNIA245[3]
CTOF_DEL    ---     0.147   R108C103B.C0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.936   (18.3% logic, 81.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.936ns  (18.3% logic, 81.7% route), 3 logic levels.

 Constraint Details:

      2.936ns physical path delay THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4102 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.678ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C103B.CLK to   R109C103B.Q0 THE_MEDIA_UPLINK/SLICE_4060 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.006   R109C103B.Q0 to   R108C103B.C1 THE_MEDIA_UPLINK/fifo_rx_din[4]
CTOF_DEL    ---     0.147   R108C103B.C1 to   R108C103B.F1 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         1     0.435   R108C103B.F1 to   R108C103B.C0 THE_MEDIA_UPLINK/fifo_rx_din_RNIA245[3]
CTOF_DEL    ---     0.147   R108C103B.C0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.936   (18.3% logic, 81.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.965ns  (23.1% logic, 76.9% route), 4 logic levels.

 Constraint Details:

      2.965ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4104 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.700ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C103B.CLK to   R110C103B.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C103B.Q0 to   R108C102C.C1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C102C.C1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.965   (23.1% logic, 76.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.936ns  (18.3% logic, 81.7% route), 3 logic levels.

 Constraint Details:

      2.936ns physical path delay THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4104 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.729ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C103B.CLK to   R109C103B.Q0 THE_MEDIA_UPLINK/SLICE_4060 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.006   R109C103B.Q0 to   R108C103B.C1 THE_MEDIA_UPLINK/fifo_rx_din[4]
CTOF_DEL    ---     0.147   R108C103B.C1 to   R108C103B.F1 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         1     0.435   R108C103B.F1 to   R108C103B.C0 THE_MEDIA_UPLINK/fifo_rx_din_RNIA245[3]
CTOF_DEL    ---     0.147   R108C103B.C0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.936   (18.3% logic, 81.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.881ns  (23.7% logic, 76.3% route), 4 logic levels.

 Constraint Details:

      2.881ns physical path delay THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/SLICE_4102 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.733ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C102C.CLK to   R110C102C.Q1 THE_MEDIA_UPLINK/SLICE_4058 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.560   R110C102C.Q1 to   R108C102C.B1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R108C102C.B1 to   R108C102C.F1 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.360   R108C102C.F1 to   R108C102C.A0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C102C.A0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_7137
ROUTE         1     0.319   R108C102C.F0 to   R108C103B.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_7139
ROUTE         3     0.958   R108C103B.F0 to  R112C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.881   (23.7% logic, 76.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4058:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

Report:  290.444MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[15]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.959ns  (23.1% logic, 76.9% route), 4 logic levels.

 Constraint Details:

      2.959ns physical path delay THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_4196 meets
      5.000ns delay constraint less
      0.004ns skew and
      0.061ns DIN_SET requirement (totaling 4.935ns) by 1.976ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C102C.CLK to    R72C102C.Q0 THE_RESET_HANDLER/SLICE_1723 (from clk_200_i_0)
ROUTE         2     0.956    R72C102C.Q0 to    R71C101A.B1 THE_RESET_HANDLER/reset_cnt[15]
CTOF_DEL    ---     0.147    R71C101A.B1 to    R71C101A.F1 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.517    R71C101A.F1 to    R72C100D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147    R72C100D.D0 to    R72C100D.F0 THE_RESET_HANDLER/SLICE_7140
ROUTE         2     0.802    R72C100D.F0 to    R69C100A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147    R69C100A.B0 to    R69C100A.F0 THE_RESET_HANDLER/SLICE_4196
ROUTE         1     0.000    R69C100A.F0 to   R69C100A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.959   (23.1% logic, 76.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R72C102C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R69C100A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[15]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.910ns  (23.5% logic, 76.5% route), 4 logic levels.

 Constraint Details:

      2.910ns physical path delay THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_4197 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.029ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C102C.CLK to    R72C102C.Q0 THE_RESET_HANDLER/SLICE_1723 (from clk_200_i_0)
ROUTE         2     0.956    R72C102C.Q0 to    R71C101A.B1 THE_RESET_HANDLER/reset_cnt[15]
CTOF_DEL    ---     0.147    R71C101A.B1 to    R71C101A.F1 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.517    R71C101A.F1 to    R72C100D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147    R72C100D.D0 to    R72C100D.F0 THE_RESET_HANDLER/SLICE_7140
ROUTE         2     0.753    R72C100D.F0 to    R71C101A.A0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147    R71C101A.A0 to    R71C101A.F0 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.000    R71C101A.F0 to   R71C101A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.910   (23.5% logic, 76.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R72C102C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R71C101A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[8]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.809ns  (24.4% logic, 75.6% route), 4 logic levels.

 Constraint Details:

      2.809ns physical path delay THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4196 meets
      5.000ns delay constraint less
      0.004ns skew and
      0.061ns DIN_SET requirement (totaling 4.935ns) by 2.126ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C101B.CLK to    R72C101B.Q1 THE_RESET_HANDLER/SLICE_1719 (from clk_200_i_0)
ROUTE         2     0.806    R72C101B.Q1 to    R71C101A.A1 THE_RESET_HANDLER/reset_cnt[8]
CTOF_DEL    ---     0.147    R71C101A.A1 to    R71C101A.F1 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.517    R71C101A.F1 to    R72C100D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147    R72C100D.D0 to    R72C100D.F0 THE_RESET_HANDLER/SLICE_7140
ROUTE         2     0.802    R72C100D.F0 to    R69C100A.B0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147    R69C100A.B0 to    R69C100A.F0 THE_RESET_HANDLER/SLICE_4196
ROUTE         1     0.000    R69C100A.F0 to   R69C100A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.809   (24.4% logic, 75.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R72C101B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R69C100A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[8]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.760ns  (24.8% logic, 75.2% route), 4 logic levels.

 Constraint Details:

      2.760ns physical path delay THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4197 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.179ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1719 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C101B.CLK to    R72C101B.Q1 THE_RESET_HANDLER/SLICE_1719 (from clk_200_i_0)
ROUTE         2     0.806    R72C101B.Q1 to    R71C101A.A1 THE_RESET_HANDLER/reset_cnt[8]
CTOF_DEL    ---     0.147    R71C101A.A1 to    R71C101A.F1 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.517    R71C101A.F1 to    R72C100D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147    R72C100D.D0 to    R72C100D.F0 THE_RESET_HANDLER/SLICE_7140
ROUTE         2     0.753    R72C100D.F0 to    R71C101A.A0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147    R71C101A.A0 to    R71C101A.F0 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.000    R71C101A.F0 to   R71C101A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.760   (24.8% logic, 75.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R72C101B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R71C101A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[2]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[1]

   Delay:               2.420ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      2.420ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.194ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107B.CLK to   R111C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 (from clk_200_i_0)
ROUTE         2     0.555   R111C107B.Q0 to   R111C106B.A1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]
CTOF_DEL    ---     0.147   R111C106B.A1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101B.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.420   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[4]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[3]

   Delay:               2.420ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      2.420ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.194ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107B.CLK to   R111C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 (from clk_200_i_0)
ROUTE         2     0.555   R111C107B.Q0 to   R111C106B.A1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]
CTOF_DEL    ---     0.147   R111C106B.A1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101C.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.420   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[2]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[1]

   Delay:               2.390ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      2.390ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.224ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C106B.CLK to   R111C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 (from clk_200_i_0)
ROUTE        42     0.525   R111C106B.Q0 to   R111C106B.B1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.147   R111C106B.B1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101B.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.390   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C106B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[4]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[3]

   Delay:               2.390ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      2.390ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.224ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C106B.CLK to   R111C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 (from clk_200_i_0)
ROUTE        42     0.525   R111C106B.Q0 to   R111C106B.B1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.147   R111C106B.B1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101C.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.390   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C106B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[0]  (to clk_200_i_0 +)

   Delay:               2.420ns  (16.1% logic, 83.9% route), 2 logic levels.

 Constraint Details:

      2.420ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 4.665ns) by 2.245ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C107B.CLK to   R111C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090 (from clk_200_i_0)
ROUTE         2     0.555   R111C107B.Q0 to   R111C106B.A1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]
CTOF_DEL    ---     0.147   R111C106B.A1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.420   (16.1% logic, 83.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C107B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[0]  (to clk_200_i_0 +)

   Delay:               2.390ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      2.390ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 4.665ns) by 2.275ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C106B.CLK to   R111C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 (from clk_200_i_0)
ROUTE        42     0.525   R111C106B.Q0 to   R111C106B.B1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.147   R111C106B.B1 to   R111C106B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE        10     1.475   R111C106B.F1 to  R107C101A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.390   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R111C106B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R107C101A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

Report:  330.688MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[27].C[27]  (from ScatterTriggerring/INP_enabled[45] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[27].retr[27]  (to ScatterTriggerring/INP_enabled[45] +)

   Delay:               2.580ns  (15.1% logic, 84.9% route), 2 logic levels.

 Constraint Details:

      2.580ns physical path delay ScatterTriggerring/SLICE_7044 to ScatterTriggerring/Back_100ns/SLICE_2111 meets
      5.000ns delay constraint less
     -0.457ns skew and
      0.061ns DIN_SET requirement (totaling 5.396ns) by 2.816ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_7044 to ScatterTriggerring/Back_100ns/SLICE_2111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R80C119A.CLK to    R80C119A.Q0 ScatterTriggerring/SLICE_7044 (from ScatterTriggerring/INP_enabled[45])
ROUTE        11     2.190    R80C119A.Q0 to    R78C121C.D0 ScatterTriggerring/back_bars_100ns[27]
CTOF_DEL    ---     0.147    R78C121C.D0 to    R78C121C.F0 ScatterTriggerring/Back_100ns/SLICE_2111
ROUTE         1     0.000    R78C121C.F0 to   R78C121C.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[27] (to ScatterTriggerring/INP_enabled[45])
                  --------
                    2.580   (15.1% logic, 84.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ScatterTriggerring/SLICE_7414 to ScatterTriggerring/SLICE_7044:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.786    R77C117B.F1 to   R80C119A.CLK ScatterTriggerring/INP_enabled[45]
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ScatterTriggerring/SLICE_7414 to ScatterTriggerring/Back_100ns/SLICE_2111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.243    R77C117B.F1 to   R78C121C.CLK ScatterTriggerring/INP_enabled[45]
                  --------
                    1.243   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[12].C[12]  (from ScatterTriggerring/INP_enabled[30] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[12].retr[12]  (to ScatterTriggerring/INP_enabled[30] +)

   Delay:               1.823ns  (21.4% logic, 78.6% route), 2 logic levels.

 Constraint Details:

      1.823ns physical path delay ScatterTriggerring/SLICE_2418 to ScatterTriggerring/Back_100ns/SLICE_2096 meets
      5.000ns delay constraint less
      0.198ns skew and
      0.061ns DIN_SET requirement (totaling 4.741ns) by 2.918ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_2418 to ScatterTriggerring/Back_100ns/SLICE_2096:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C120A.CLK to    R81C120A.Q0 ScatterTriggerring/SLICE_2418 (from ScatterTriggerring/INP_enabled[30])
ROUTE        15     1.433    R81C120A.Q0 to    R84C124A.A0 ScatterTriggerring/back_bars_100ns[12]
CTOF_DEL    ---     0.147    R84C124A.A0 to    R84C124A.F0 ScatterTriggerring/Back_100ns/SLICE_2096
ROUTE         1     0.000    R84C124A.F0 to   R84C124A.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[12] (to ScatterTriggerring/INP_enabled[30])
                  --------
                    1.823   (21.4% logic, 78.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_4175 to ScatterTriggerring/SLICE_2418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.212     R76C96C.F0 to   R81C120A.CLK ScatterTriggerring/INP_enabled[30]
                  --------
                    2.212   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_4175 to ScatterTriggerring/Back_100ns/SLICE_2096:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.014     R76C96C.F0 to   R84C124A.CLK ScatterTriggerring/INP_enabled[30]
                  --------
                    2.014   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Front_40ns/ireg/input_reg[2].C[2]  (from ScatterTriggerring/INP_enabled[2] +)
   Destination:    FF         Data in        ScatterTriggerring/Front_40ns/iretrig/retrigger[2].retr[2]  (to ScatterTriggerring/INP_enabled[2] +)

   Delay:               1.408ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      1.408ns physical path delay ScatterTriggerring/SLICE_2464 to ScatterTriggerring/Front_40ns/SLICE_2372 meets
      5.000ns delay constraint less
      0.528ns skew and
      0.061ns DIN_SET requirement (totaling 4.411ns) by 3.003ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_2464 to ScatterTriggerring/Front_40ns/SLICE_2372:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C111A.CLK to    R73C111A.Q0 ScatterTriggerring/SLICE_2464 (from ScatterTriggerring/INP_enabled[2])
ROUTE         7     1.018    R73C111A.Q0 to    R69C111A.A0 ScatterTriggerring/front_bars_40ns[2]
CTOF_DEL    ---     0.147    R69C111A.A0 to    R69C111A.F0 ScatterTriggerring/Front_40ns/SLICE_2372
ROUTE         1     0.000    R69C111A.F0 to   R69C111A.DI0 ScatterTriggerring/Front_40ns/front_bars_40ns_i[2] (to ScatterTriggerring/INP_enabled[2])
                  --------
                    1.408   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_4161 to ScatterTriggerring/SLICE_2464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     1.243    R69C103B.F1 to   R73C111A.CLK ScatterTriggerring/INP_enabled[2]
                  --------
                    1.243   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_4161 to ScatterTriggerring/Front_40ns/SLICE_2372:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.715    R69C103B.F1 to   R69C111A.CLK ScatterTriggerring/INP_enabled[2]
                  --------
                    0.715   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.021ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[1].C[1]  (from ScatterTriggerring/INP_enabled[19] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[1].retr[1]  (to ScatterTriggerring/INP_enabled[19] +)

   Delay:               1.645ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      1.645ns physical path delay ScatterTriggerring/SLICE_7033 to ScatterTriggerring/Back_100ns/SLICE_2085 meets
      5.000ns delay constraint less
      0.273ns skew and
      0.061ns DIN_SET requirement (totaling 4.666ns) by 3.021ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_7033 to ScatterTriggerring/Back_100ns/SLICE_2085:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R77C119A.CLK to    R77C119A.Q0 ScatterTriggerring/SLICE_7033 (from ScatterTriggerring/INP_enabled[19])
ROUTE        11     1.255    R77C119A.Q0 to    R67C119A.A0 ScatterTriggerring/back_bars_100ns[1]
CTOF_DEL    ---     0.147    R67C119A.A0 to    R67C119A.F0 ScatterTriggerring/Back_100ns/SLICE_2085
ROUTE         1     0.000    R67C119A.F0 to   R67C119A.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[1] (to ScatterTriggerring/INP_enabled[19])
                  --------
                    1.645   (23.7% logic, 76.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_4169 to ScatterTriggerring/SLICE_7033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.489    R69C103A.F1 to   R77C119A.CLK ScatterTriggerring/INP_enabled[19]
                  --------
                    1.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_4169 to ScatterTriggerring/Back_100ns/SLICE_2085:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.216    R69C103A.F1 to   R67C119A.CLK ScatterTriggerring/INP_enabled[19]
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[0].C[0]  (from ScatterTriggerring/INP_enabled[18] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[0].retr[0]  (to ScatterTriggerring/INP_enabled[18] +)

   Delay:               1.454ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      1.454ns physical path delay ScatterTriggerring/SLICE_2406 to ScatterTriggerring/Back_100ns/SLICE_2084 meets
      5.000ns delay constraint less
      0.461ns skew and
      0.061ns DIN_SET requirement (totaling 4.478ns) by 3.024ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_2406 to ScatterTriggerring/Back_100ns/SLICE_2084:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C119C.CLK to    R73C119C.Q0 ScatterTriggerring/SLICE_2406 (from ScatterTriggerring/INP_enabled[18])
ROUTE        10     1.064    R73C119C.Q0 to    R68C118B.A0 ScatterTriggerring/back_bars_100ns[0]
CTOF_DEL    ---     0.147    R68C118B.A0 to    R68C118B.F0 ScatterTriggerring/Back_100ns/SLICE_2084
ROUTE         1     0.000    R68C118B.F0 to   R68C118B.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[0] (to ScatterTriggerring/INP_enabled[18])
                  --------
                    1.454   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ScatterTriggerring/spsControling/SLICE_7960 to ScatterTriggerring/SLICE_2406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.590    R69C103D.F0 to   R73C119C.CLK ScatterTriggerring/INP_enabled[18]
                  --------
                    1.590   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ScatterTriggerring/spsControling/SLICE_7960 to ScatterTriggerring/Back_100ns/SLICE_2084:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.129    R69C103D.F0 to   R68C118B.CLK ScatterTriggerring/INP_enabled[18]
                  --------
                    1.129   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[15].C[15]  (from ScatterTriggerring/INP_enabled[33] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[15].retr[15]  (to ScatterTriggerring/INP_enabled[33] +)

   Delay:               1.944ns  (20.1% logic, 79.9% route), 2 logic levels.

 Constraint Details:

      1.944ns physical path delay ScatterTriggerring/SLICE_6701 to ScatterTriggerring/Back_100ns/SLICE_2099 meets
      5.000ns delay constraint less
     -0.127ns skew and
      0.061ns DIN_SET requirement (totaling 5.066ns) by 3.122ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_6701 to ScatterTriggerring/Back_100ns/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C118A.CLK to    R81C118A.Q0 ScatterTriggerring/SLICE_6701 (from ScatterTriggerring/INP_enabled[33])
ROUTE        12     1.554    R81C118A.Q0 to    R82C120A.B0 ScatterTriggerring/back_bars_100ns[15]
CTOF_DEL    ---     0.147    R82C120A.B0 to    R82C120A.F0 ScatterTriggerring/Back_100ns/SLICE_2099
ROUTE         1     0.000    R82C120A.F0 to   R82C120A.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[15] (to ScatterTriggerring/INP_enabled[33])
                  --------
                    1.944   (20.1% logic, 79.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ScatterTriggerring/SLICE_7416 to ScatterTriggerring/SLICE_6701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.659    R76C118D.F1 to   R81C118A.CLK ScatterTriggerring/INP_enabled[33]
                  --------
                    0.659   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ScatterTriggerring/SLICE_7416 to ScatterTriggerring/Back_100ns/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.786    R76C118D.F1 to   R82C120A.CLK ScatterTriggerring/INP_enabled[33]
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_40ns/ireg/input_reg[27].C[27]  (from ScatterTriggerring/INP_enabled[45] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_40ns/iretrig/retrigger[27].retr[27]  (to ScatterTriggerring/INP_enabled[45] +)

   Delay:               1.569ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      1.569ns physical path delay ScatterTriggerring/Back_40ns/ireg/SLICE_2461 to ScatterTriggerring/Back_40ns/SLICE_2279 meets
      5.000ns delay constraint less
      0.210ns skew and
      0.061ns DIN_SET requirement (totaling 4.729ns) by 3.160ns

 Physical Path Details:

      Data path ScatterTriggerring/Back_40ns/ireg/SLICE_2461 to ScatterTriggerring/Back_40ns/SLICE_2279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R80C121A.CLK to    R80C121A.Q0 ScatterTriggerring/Back_40ns/ireg/SLICE_2461 (from ScatterTriggerring/INP_enabled[45])
ROUTE         6     1.179    R80C121A.Q0 to    R81C117B.D0 ScatterTriggerring/back_bars_40ns[27]
CTOF_DEL    ---     0.147    R81C117B.D0 to    R81C117B.F0 ScatterTriggerring/Back_40ns/SLICE_2279
ROUTE         1     0.000    R81C117B.F0 to   R81C117B.DI0 ScatterTriggerring/Back_40ns/back_bars_40ns_i[27] (to ScatterTriggerring/INP_enabled[45])
                  --------
                    1.569   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ScatterTriggerring/SLICE_7414 to ScatterTriggerring/Back_40ns/ireg/SLICE_2461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.990    R77C117B.F1 to   R80C121A.CLK ScatterTriggerring/INP_enabled[45]
                  --------
                    0.990   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ScatterTriggerring/SLICE_7414 to ScatterTriggerring/Back_40ns/SLICE_2279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.780    R77C117B.F1 to   R81C117B.CLK ScatterTriggerring/INP_enabled[45]
                  --------
                    0.780   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[14].C[14]  (from ScatterTriggerring/INP_enabled[32] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[14].retr[14]  (to ScatterTriggerring/INP_enabled[32] +)

   Delay:               1.541ns  (25.3% logic, 74.7% route), 2 logic levels.

 Constraint Details:

      1.541ns physical path delay ScatterTriggerring/SLICE_7032 to ScatterTriggerring/Back_100ns/SLICE_2098 meets
      5.000ns delay constraint less
      0.198ns skew and
      0.061ns DIN_SET requirement (totaling 4.741ns) by 3.200ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_7032 to ScatterTriggerring/Back_100ns/SLICE_2098:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C119C.CLK to    R82C119C.Q0 ScatterTriggerring/SLICE_7032 (from ScatterTriggerring/INP_enabled[32])
ROUTE        12     1.151    R82C119C.Q0 to    R82C121A.B0 ScatterTriggerring/back_bars_100ns[14]
CTOF_DEL    ---     0.147    R82C121A.B0 to    R82C121A.F0 ScatterTriggerring/Back_100ns/SLICE_2098
ROUTE         1     0.000    R82C121A.F0 to   R82C121A.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[14] (to ScatterTriggerring/INP_enabled[32])
                  --------
                    1.541   (25.3% logic, 74.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_4176 to ScatterTriggerring/SLICE_7032:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.820    R73C105A.F0 to   R82C119C.CLK ScatterTriggerring/INP_enabled[32]
                  --------
                    1.820   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_4176 to ScatterTriggerring/Back_100ns/SLICE_2098:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.622    R73C105A.F0 to   R82C121A.CLK ScatterTriggerring/INP_enabled[32]
                  --------
                    1.622   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/ireg/input_reg[2].C[2]  (from ScatterTriggerring/INP_enabled[20] +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[2].retr[2]  (to ScatterTriggerring/INP_enabled[20] +)

   Delay:               1.595ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      1.595ns physical path delay ScatterTriggerring/SLICE_2408 to ScatterTriggerring/Back_100ns/SLICE_2086 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 3.344ns

 Physical Path Details:

      Data path ScatterTriggerring/SLICE_2408 to ScatterTriggerring/Back_100ns/SLICE_2086:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R76C119B.CLK to    R76C119B.Q0 ScatterTriggerring/SLICE_2408 (from ScatterTriggerring/INP_enabled[20])
ROUTE        13     1.205    R76C119B.Q0 to    R76C119A.B0 ScatterTriggerring/back_bars_100ns[2]
CTOF_DEL    ---     0.147    R76C119A.B0 to    R76C119A.F0 ScatterTriggerring/Back_100ns/SLICE_2086
ROUTE         1     0.000    R76C119A.F0 to   R76C119A.DI0 ScatterTriggerring/Back_100ns/back_bars_100ns_i[2] (to ScatterTriggerring/INP_enabled[20])
                  --------
                    1.595   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_4170 to ScatterTriggerring/SLICE_2408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.930     R74C99B.F0 to   R76C119B.CLK ScatterTriggerring/INP_enabled[20]
                  --------
                    1.930   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_4170 to ScatterTriggerring/Back_100ns/SLICE_2086:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.930     R74C99B.F0 to   R76C119A.CLK ScatterTriggerring/INP_enabled[20]
                  --------
                    1.930   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.443ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Front_40ns/ireg/input_reg[3].C[3]  (from ScatterTriggerring/INP_enabled[3] +)
   Destination:    FF         Data in        ScatterTriggerring/Front_40ns/iretrig/retrigger[3].retr[3]  (to ScatterTriggerring/INP_enabled[3] +)

   Delay:               1.236ns  (31.6% logic, 68.4% route), 2 logic levels.

 Constraint Details:

      1.236ns physical path delay ScatterTriggerring/Front_40ns/ireg/SLICE_2465 to ScatterTriggerring/Front_40ns/SLICE_2373 meets
      5.000ns delay constraint less
      0.260ns skew and
      0.061ns DIN_SET requirement (totaling 4.679ns) by 3.443ns

 Physical Path Details:

      Data path ScatterTriggerring/Front_40ns/ireg/SLICE_2465 to ScatterTriggerring/Front_40ns/SLICE_2373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R72C110C.CLK to    R72C110C.Q0 ScatterTriggerring/Front_40ns/ireg/SLICE_2465 (from ScatterTriggerring/INP_enabled[3])
ROUTE         7     0.846    R72C110C.Q0 to    R68C110A.A0 ScatterTriggerring/front_bars_40ns[3]
CTOF_DEL    ---     0.147    R68C110A.A0 to    R68C110A.F0 ScatterTriggerring/Front_40ns/SLICE_2373
ROUTE         1     0.000    R68C110A.F0 to   R68C110A.DI0 ScatterTriggerring/Front_40ns/front_bars_40ns_i[3] (to ScatterTriggerring/INP_enabled[3])
                  --------
                    1.236   (31.6% logic, 68.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ScatterTriggerring/spsControling/SLICE_7962 to ScatterTriggerring/Front_40ns/ireg/SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.975    R69C104D.F0 to   R72C110C.CLK ScatterTriggerring/INP_enabled[3]
                  --------
                    0.975   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ScatterTriggerring/spsControling/SLICE_7962 to ScatterTriggerring/Front_40ns/SLICE_2373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.715    R69C104D.F0 to   R68C110A.CLK ScatterTriggerring/INP_enabled[3]
                  --------
                    0.715   (0.0% logic, 100.0% route), 0 logic levels.

Report:  457.875MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 25.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               3.749ns  (6.5% logic, 93.5% route), 1 logic levels.

 Constraint Details:

      3.749ns physical path delay THE_RESET_HANDLER/SLICE_4196 to THE_RESET_HANDLER/SLICE_4195 meets
     30.000ns delay constraint less
      0.947ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.919ns) by 25.170ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4196 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R69C100A.CLK to    R69C100A.Q0 THE_RESET_HANDLER/SLICE_4196 (from clk_200_i_0)
ROUTE         1     3.506    R69C100A.Q0 to      R2C93A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    3.749   (6.5% logic, 93.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.103 *L_R79C5.CLKOK to   R69C100A.CLK clk_200_i_0
                  --------
                    3.254   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 26.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               3.158ns  (7.7% logic, 92.3% route), 1 logic levels.

 Constraint Details:

      3.158ns physical path delay THE_RESET_HANDLER/SLICE_4195 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268 meets
     30.000ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 29.862ns) by 26.704ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C93A.CLK to      R2C93A.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2     2.915      R2C93A.Q0 to     R59C92C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    3.158   (7.7% logic, 92.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R59C92C.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C93A.CLK to      R2C93A.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2     0.300      R2C93A.Q0 to      R2C93A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    4.830ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 18.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               2.338ns  (10.4% logic, 89.6% route), 1 logic levels.

 Constraint Details:

      2.338ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 18.479ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R100C99A.CLK to    R100C99A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 (from clk_100_i)
ROUTE         2     2.095    R100C99A.Q0 to    R71C100A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    2.338   (10.4% logic, 89.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_4189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R100C99A.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R71C100A.CLK to    R71C100A.Q0 THE_RESET_HANDLER/SLICE_4198 (from clk_200_i_0)
ROUTE         1     0.294    R71C100A.Q0 to    R71C100A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.521ns is the minimum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|   58.685 MHz|   1 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  290.444 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  330.688 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  457.875 MHz|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     4.830 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     1.521 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
ScatterTriggerring/Positron_abs/OR_Back_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/retr[0]">Bars_100ns/retr[0]</a>                      |      11|      11|     39.29%
                                        |        |        |
ScatterTriggerring/Positron_abs/or_back_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ScatterTriggerring/Positron_abs/or_back_100ns[0]">100ns[0]</a>                                |       9|       7|     25.00%
                                        |        |        |
ScatterTriggerring/Positron_abs/OR_Front|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/retr[0]">_Bars_30ns/retr[0]</a>                      |       4|       4|     14.29%
                                        |        |        |
ScatterTriggerring/Positron_abs/or_front|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ScatterTriggerring/Positron_abs/or_front_30ns[0]">_30ns[0]</a>                                |       5|       3|     10.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ScatterTriggerring/Back_100ns/retr[5]">ScatterTriggerring/Back_100ns/retr[5]</a>   |      11|       3|     10.71%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 81 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 39

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 9

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4995
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 5

   Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 2

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 145

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 28  Score: 131852
Cumulative negative slack: 131852

Constraints cover 184949 paths, 141 nets, and 58708 connections (98.51% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2</big></U></B>
Tue Apr 12 15:40:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/musefpgawin/Trigger/trig_MUSE_SPS_Final_version/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_100_i" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz (0 errors)</A></LI>            330 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_200_i_0" 200.000000 MHz (0 errors)</A></LI>            814 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_4' Target='right'><FONT COLOR=red>FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz (227 errors)</FONT></A></LI>
</FONT>            304 items scored, 227 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_correct[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.369ns  (26.0% logic, 74.0% route), 1 logic levels.

 Constraint Details:

      0.369ns physical path delay THE_MEDIA_UPLINK/SLICE_4126 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.049ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4126 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C108B.CLK to   R114C108B.Q0 THE_MEDIA_UPLINK/SLICE_4126 (from clk_100_i)
ROUTE         1     0.273   R114C108B.Q0 to *.FF_TX_D_1_21 THE_MEDIA_UPLINK/tx_correct[1] (to clk_100_i)
                  --------
                    0.369   (26.0% logic, 74.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R114C108B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.076ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/buf_MED_DATA_OUT[1]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.248ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.248ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_2555 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.076ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_2555 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R95C63C.CLK to     R95C63C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_2555 (from clk_100_i)
ROUTE         1     0.152     R95C63C.Q1 to EBR_R97C62.DI1 THE_ENDPOINT/THE_ENDPOINT/MED_IO_DATA_OUT[97] (to clk_100_i)
                  --------
                    0.248   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/SLICE_2555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R95C63C.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.6.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R97C62.CLKW clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[9]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_4133 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.083ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4133 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C104A.CLK to   R113C104A.Q0 THE_MEDIA_UPLINK/SLICE_4133 (from clk_100_i)
ROUTE         1     0.307   R113C104A.Q0 to *.FF_TX_D_1_13 THE_MEDIA_UPLINK/tx_data[9] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R113C104A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[0]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_4139 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.083ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4139 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C105A.CLK to   R114C105A.Q0 THE_MEDIA_UPLINK/SLICE_4139 (from clk_100_i)
ROUTE         1     0.307   R114C105A.Q0 to *A.FF_TX_D_1_8 THE_MEDIA_UPLINK/tx_k[0] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_4139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R114C105A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_7  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_951 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_951 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C72A.CLK to     R42C72A.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_951 (from clk_100_i)
ROUTE         2     0.121     R42C72A.Q0 to *R_R43C71.ADB8 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rcount_4 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R42C72A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C71.CLKB clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_16  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C80B.CLK to     R60C80B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774 (from clk_100_i)
ROUTE         2     0.121     R60C80B.Q0 to *_R61C80.ADA10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_6 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R60C80B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.547 *L_R79C5.CLKOP to *R_R61C80.CLKA clk_100_i
                  --------
                    0.547   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_4  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_952 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_952 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C72B.CLK to     R42C72B.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_952 (from clk_100_i)
ROUTE         2     0.131     R42C72B.Q1 to *_R43C71.ADB11 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rcount_7 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R42C72B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C71.CLKB clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_14  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_695 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_695 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R78C86C.CLK to     R78C86C.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_695 (from clk_100_i)
ROUTE         2     0.131     R78C86C.Q0 to *_R79C86.ADA12 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_8 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_695:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R78C86C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R79C86.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C80C.CLK to     R60C80C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 (from clk_100_i)
ROUTE         2     0.131     R60C80C.Q1 to *_R61C80.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R60C80C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.547 *L_R79C5.CLKOP to *R_R61C80.CLKA clk_100_i
                  --------
                    0.547   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_14  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C80C.CLK to     R60C80C.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775 (from clk_100_i)
ROUTE         2     0.131     R60C80C.Q0 to *_R61C80.ADA12 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_8 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R60C80C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.547 *L_R79C5.CLKOP to *R_R61C80.CLKA clk_100_i
                  --------
                    0.547   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[13]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.323ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay THE_MEDIA_UPLINK/SLICE_4064 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.150ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4064 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103A.CLK to   R109C103A.Q1 THE_MEDIA_UPLINK/SLICE_4064 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.227   R109C103A.Q1 to *106C101.DIA13 THE_MEDIA_UPLINK/fifo_rx_din[13] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.323   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[12]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.351ns  (27.4% logic, 72.6% route), 1 logic levels.

 Constraint Details:

      0.351ns physical path delay THE_MEDIA_UPLINK/SLICE_4064 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.178ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4064 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103A.CLK to   R109C103A.Q0 THE_MEDIA_UPLINK/SLICE_4064 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.255   R109C103A.Q0 to *106C101.DIA12 THE_MEDIA_UPLINK/fifo_rx_din[12] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.351   (27.4% logic, 72.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.351ns  (27.4% logic, 72.6% route), 1 logic levels.

 Constraint Details:

      0.351ns physical path delay THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.178ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4058 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C102C.CLK to   R110C102C.Q1 THE_MEDIA_UPLINK/SLICE_4058 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.255   R110C102C.Q1 to *R106C101.DIA1 THE_MEDIA_UPLINK/fifo_rx_din[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.351   (27.4% logic, 72.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4058:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_4104 to THE_MEDIA_UPLINK/SLICE_4104 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4104 to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C106A.CLK to   R112C106A.Q0 THE_MEDIA_UPLINK/SLICE_4104 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R112C106A.Q0 to   R112C106A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R112C106A.D0 to   R112C106A.F0 THE_MEDIA_UPLINK/SLICE_4104
ROUTE         1     0.000   R112C106A.F0 to  R112C106A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_54  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.321ns  (29.9% logic, 70.1% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_4032 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_4032 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103A.CLK to   R108C103A.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_4032 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.225   R108C103A.Q0 to *R106C101.ADA6 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_2 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.321   (29.9% logic, 70.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_4032:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[10]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.384ns  (25.0% logic, 75.0% route), 1 logic levels.

 Constraint Details:

      0.384ns physical path delay THE_MEDIA_UPLINK/SLICE_4063 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.211ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4063 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C103C.CLK to   R110C103C.Q0 THE_MEDIA_UPLINK/SLICE_4063 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.288   R110C103C.Q0 to *106C101.DIA10 THE_MEDIA_UPLINK/fifo_rx_din[10] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.384   (25.0% logic, 75.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4063:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.386ns  (24.9% logic, 75.1% route), 1 logic levels.

 Constraint Details:

      0.386ns physical path delay THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.213ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4059 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C103B.CLK to   R110C103B.Q0 THE_MEDIA_UPLINK/SLICE_4059 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.290   R110C103B.Q0 to *R106C101.DIA2 THE_MEDIA_UPLINK/fifo_rx_din[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.386   (24.9% logic, 75.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.392ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.219ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_4060 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103B.CLK to   R109C103B.Q0 THE_MEDIA_UPLINK/SLICE_4060 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.296   R109C103B.Q0 to *R106C101.DIA4 THE_MEDIA_UPLINK/fifo_rx_din[4] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.392   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_4060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C103B.CLK to   R111C103B.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R111C103B.Q1 to   R111C103B.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R111C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_4107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R111C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4045 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4118 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4045 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C104C.CLK to   R112C104C.Q0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4045 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R112C104C.Q0 to   R112C104A.M0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q_1[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4045:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_4118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R112C104A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C105B.CLK to   R113C105B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077 (from clk_200_i_0)
ROUTE         5     0.043   R113C105B.Q0 to   R113C105B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R113C105B.D0 to   R113C105B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077
ROUTE         1     0.000   R113C105B.F0 to  R113C105B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C105B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4077:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C105B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_4197 to THE_RESET_HANDLER/SLICE_4197 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4197 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R71C101A.CLK to    R71C101A.Q0 THE_RESET_HANDLER/SLICE_4197 (from clk_200_i_0)
ROUTE         3     0.043    R71C101A.Q0 to    R71C101A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058    R71C101A.D0 to    R71C101A.F0 THE_RESET_HANDLER/SLICE_4197
ROUTE         1     0.000    R71C101A.F0 to   R71C101A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R71C101A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R71C101A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C107A.CLK to   R111C107A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089 (from clk_200_i_0)
ROUTE         8     0.043   R111C107A.Q0 to   R111C107A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R111C107A.D0 to   R111C107A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089
ROUTE         1     0.000   R111C107A.F0 to  R111C107A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C107A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4089:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C107A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C108A.CLK to   R111C108A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087 (from clk_200_i_0)
ROUTE         4     0.043   R111C108A.Q0 to   R111C108A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R111C108A.D0 to   R111C108A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087
ROUTE         1     0.000   R111C108A.F0 to  R111C108A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C108A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_4087:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C108A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (to clk_200_i_0 +)

   Delay:               0.199ns  (77.4% logic, 22.6% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.210ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C106B.CLK to   R111C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070 (from clk_200_i_0)
ROUTE        42     0.043   R111C106B.Q0 to   R111C106B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.058   R111C106B.D0 to   R111C106B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070
ROUTE         2     0.002   R111C106B.F0 to  R111C106B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast_i (to clk_200_i_0)
                  --------
                    0.199   (77.4% logic, 22.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C106B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_4070:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C106B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_4191 to THE_RESET_HANDLER/SLICE_4191 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4191 to THE_RESET_HANDLER/SLICE_4191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R81C98A.CLK to     R81C98A.Q0 THE_RESET_HANDLER/SLICE_4191 (from clk_200_i_0)
ROUTE         1     0.090     R81C98A.Q0 to     R81C98A.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R81C98A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R81C98A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_4192 to THE_RESET_HANDLER/SLICE_4192 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4192 to THE_RESET_HANDLER/SLICE_4192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C99A.CLK to     R60C99A.Q0 THE_RESET_HANDLER/SLICE_4192 (from clk_200_i_0)
ROUTE         2     0.092     R60C99A.Q0 to     R60C99A.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R60C99A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R60C99A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[6]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[7]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_4194 to THE_RESET_HANDLER/SLICE_4194 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4194 to THE_RESET_HANDLER/SLICE_4194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R60C100B.CLK to    R60C100B.Q0 THE_RESET_HANDLER/SLICE_4194 (from clk_200_i_0)
ROUTE         2     0.092    R60C100B.Q0 to    R60C100B.M1 THE_RESET_HANDLER/async_sampler[6] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to   R60C100B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to   R60C100B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[6]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_4193 to THE_RESET_HANDLER/SLICE_4194 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4193 to THE_RESET_HANDLER/SLICE_4194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R60C100A.CLK to    R60C100A.Q1 THE_RESET_HANDLER/SLICE_4193 (from clk_200_i_0)
ROUTE         2     0.096    R60C100A.Q1 to    R60C100B.M0 THE_RESET_HANDLER/async_sampler[5] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to   R60C100A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to   R60C100B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_del  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_int  (to clk_200_i_0 +)

   Delay:               0.194ns  (49.5% logic, 50.5% route), 1 logic levels.

 Constraint Details:

      0.194ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4079 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4080 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.243ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4079 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4080:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C106B.CLK to   R114C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4079 (from clk_200_i_0)
ROUTE         4     0.098   R114C106B.Q0 to   R114C106A.M0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/rx_lol_los_del (to clk_200_i_0)
                  --------
                    0.194   (49.5% logic, 50.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4079:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C106B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_4080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C106A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            304 items scored, 227 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].fin[0]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/retrigger[0].retr[0]  (to OUT_pC_c[2] +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/SLICE_2389 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.534ns skew less
      0.000ns feedback compensation requirement (totaling 3.429ns) by 3.026ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/SLICE_2389 to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R72C125B.CLK to    R72C125B.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/SLICE_2389 (from clk_100_i)
ROUTE         1     0.307    R72C125B.Q0 to   R72C125C.LSR ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/fin[0] (to OUT_pC_c[2])
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/iretrig/SLICE_2389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R72C125B.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to   R74C101C.CLK clk_100_i
REG_DEL     ---     0.106   R74C101C.CLK to    R74C101C.Q1 SLICE_4178
ROUTE         2     0.560    R74C101C.Q1 to    R77C116C.D1 THE_RDO_STAT.bar_enable_mask[37]
CTOF_DEL    ---     0.069    R77C116C.D1 to    R77C116C.F1 ScatterTriggerring/SLICE_7412
ROUTE         5     0.678    R77C116C.F1 to   R84C116C.CLK ScatterTriggerring/INP_enabled[37]
REG_DEL     ---     0.106   R84C116C.CLK to    R84C116C.Q0 ScatterTriggerring/Back_100ns/ireg/SLICE_2425
ROUTE        11     0.683    R84C116C.Q0 to    R81C119A.B1 ScatterTriggerring/back_bars_100ns[19]
CTOF_DEL    ---     0.069    R81C119A.B1 to    R81C119A.F1 ScatterTriggerring/SLICE_7420
ROUTE         3     0.256    R81C119A.F1 to    R80C119B.A1 ScatterTriggerring/N_92
CTOF_DEL    ---     0.069    R80C119B.A1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.183    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.069    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     0.692    R80C119A.F0 to   R72C125C.CLK OUT_pC_c[2]
                  --------
                    4.644   (15.9% logic, 84.1% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 2.951ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].rst1[0]  (from clk_100_i -)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (to OUT_pC_c[2] +)

   Delay:               0.383ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388 to ScatterTriggerring/Positron_abs/SLICE_2404 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.439ns skew less
      0.000ns feedback compensation requirement (totaling 3.334ns) by 2.951ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388 to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R72C126A.CLK to    R72C126A.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388 (from clk_100_i)
ROUTE         1     0.130    R72C126A.Q0 to    R72C126A.C1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/rst1[0]
CTOF_DEL    ---     0.058    R72C126A.C1 to    R72C126A.F1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388
ROUTE         1     0.096    R72C126A.F1 to   R72C126B.LSR ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/diff[0] (to OUT_pC_c[2])
                  --------
                    0.383   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R72C126A.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to   R74C101C.CLK clk_100_i
REG_DEL     ---     0.106   R74C101C.CLK to    R74C101C.Q1 SLICE_4178
ROUTE         2     0.560    R74C101C.Q1 to    R77C116C.D1 THE_RDO_STAT.bar_enable_mask[37]
CTOF_DEL    ---     0.069    R77C116C.D1 to    R77C116C.F1 ScatterTriggerring/SLICE_7412
ROUTE         5     0.678    R77C116C.F1 to   R84C116C.CLK ScatterTriggerring/INP_enabled[37]
REG_DEL     ---     0.106   R84C116C.CLK to    R84C116C.Q0 ScatterTriggerring/Back_100ns/ireg/SLICE_2425
ROUTE        11     0.683    R84C116C.Q0 to    R81C119A.B1 ScatterTriggerring/back_bars_100ns[19]
CTOF_DEL    ---     0.069    R81C119A.B1 to    R81C119A.F1 ScatterTriggerring/SLICE_7420
ROUTE         3     0.256    R81C119A.F1 to    R80C119B.A1 ScatterTriggerring/N_92
CTOF_DEL    ---     0.069    R80C119B.A1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.183    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.069    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     0.597    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    4.549   (16.2% logic, 83.8% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 2.926ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[10]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/input_reg[0].C[0]  (to OUT_pC_c[2] +)

   Delay:               0.408ns  (37.7% logic, 62.3% route), 2 logic levels.

 Constraint Details:

      0.408ns physical path delay ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2396 to ScatterTriggerring/Positron_abs/SLICE_2404 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -3.439ns skew less
      0.000ns feedback compensation requirement (totaling 3.334ns) by 2.926ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2396 to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R72C125A.CLK to    R72C125A.Q0 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2396 (from clk_100_i)
ROUTE         2     0.158    R72C125A.Q0 to    R72C126A.B1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/res[0]
CTOF_DEL    ---     0.058    R72C126A.B1 to    R72C126A.F1 ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/SLICE_2388
ROUTE         1     0.096    R72C126A.F1 to   R72C126B.LSR ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/ireg/diff[0] (to OUT_pC_c[2])
                  --------
                    0.408   (37.7% logic, 62.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Back_Bars_100ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2396:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R72C125A.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to   R74C101C.CLK clk_100_i
REG_DEL     ---     0.106   R74C101C.CLK to    R74C101C.Q1 SLICE_4178
ROUTE         2     0.560    R74C101C.Q1 to    R77C116C.D1 THE_RDO_STAT.bar_enable_mask[37]
CTOF_DEL    ---     0.069    R77C116C.D1 to    R77C116C.F1 ScatterTriggerring/SLICE_7412
ROUTE         5     0.678    R77C116C.F1 to   R84C116C.CLK ScatterTriggerring/INP_enabled[37]
REG_DEL     ---     0.106   R84C116C.CLK to    R84C116C.Q0 ScatterTriggerring/Back_100ns/ireg/SLICE_2425
ROUTE        11     0.683    R84C116C.Q0 to    R81C119A.B1 ScatterTriggerring/back_bars_100ns[19]
CTOF_DEL    ---     0.069    R81C119A.B1 to    R81C119A.F1 ScatterTriggerring/SLICE_7420
ROUTE         3     0.256    R81C119A.F1 to    R80C119B.A1 ScatterTriggerring/N_92
CTOF_DEL    ---     0.069    R80C119B.A1 to    R80C119B.F1 ScatterTriggerring/SLICE_2411
ROUTE         1     0.183    R80C119B.F1 to    R80C119A.C0 ScatterTriggerring/And6Trig/GEN_sig/and_back.1.andback_loop/OutpC_1_5[2]
CTOF_DEL    ---     0.069    R80C119A.C0 to    R80C119A.F0 ScatterTriggerring/SLICE_7044
ROUTE         3     0.597    R80C119A.F0 to   R72C126B.CLK OUT_pC_c[2]
                  --------
                    4.549   (16.2% logic, 83.8% route), 8 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/retrigger[0].fin[0]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/retrigger[0].retr[0]  (to OUT_pC_c[1] +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/SLICE_2399 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2403 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.159ns skew less
      0.000ns feedback compensation requirement (totaling 2.054ns) by 1.862ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/SLICE_2399 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R80C127A.CLK to    R80C127A.Q0 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/SLICE_2399 (from clk_100_i)
ROUTE         1     0.096    R80C127A.Q0 to   R80C127B.LSR ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/fin[0] (to OUT_pC_c[1])
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/iretrig/SLICE_2399:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R80C127A.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R74C112A.CLK clk_100_i
REG_DEL     ---     0.106   R74C112A.CLK to    R74C112A.Q1 ScatterTriggerring/DELAY_Front_40ns/SLICE_1777
ROUTE         4     0.613    R74C112A.Q1 to    R78C117A.A0 ScatterTriggerring/front_bars_40ns_d30ns[1]
CTOF_DEL    ---     0.069    R78C117A.A0 to    R78C117A.F0 ScatterTriggerring/ScatTrig/SLICE_7955
ROUTE         1     0.213    R78C117A.F0 to    R78C117B.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_13_5[1]
CTOF_DEL    ---     0.069    R78C117B.A0 to    R78C117B.F0 ScatterTriggerring/ScatTrig/SLICE_7042
ROUTE         2     0.238    R78C117B.F0 to    R78C117D.C1 ScatterTriggerring/N_41_13
CTOF_DEL    ---     0.069    R78C117D.C1 to    R78C117D.F1 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         1     0.141    R78C117D.F1 to    R78C117D.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_0[1]
CTOF_DEL    ---     0.069    R78C117D.A0 to    R78C117D.F0 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         3     0.572    R78C117D.F0 to   R80C127B.CLK OUT_pC_c[1]
                  --------
                    3.269   (19.3% logic, 80.7% route), 7 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/input_reg[0].rst1[0]  (from clk_100_i -)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/input_reg[0].C[0]  (to OUT_pC_c[1] +)

   Delay:               0.354ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.060ns skew less
      0.000ns feedback compensation requirement (totaling 1.955ns) by 1.601ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R80C126C.CLK to    R80C126C.Q0 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398 (from clk_100_i)
ROUTE         1     0.101    R80C126C.Q0 to    R80C126C.D1 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/rst1[0]
CTOF_DEL    ---     0.058    R80C126C.D1 to    R80C126C.F1 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398
ROUTE         1     0.096    R80C126C.F1 to   R80C126B.LSR ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/diff[0] (to OUT_pC_c[1])
                  --------
                    0.354   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R80C126C.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R74C112A.CLK clk_100_i
REG_DEL     ---     0.106   R74C112A.CLK to    R74C112A.Q1 ScatterTriggerring/DELAY_Front_40ns/SLICE_1777
ROUTE         4     0.613    R74C112A.Q1 to    R78C117A.A0 ScatterTriggerring/front_bars_40ns_d30ns[1]
CTOF_DEL    ---     0.069    R78C117A.A0 to    R78C117A.F0 ScatterTriggerring/ScatTrig/SLICE_7955
ROUTE         1     0.213    R78C117A.F0 to    R78C117B.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_13_5[1]
CTOF_DEL    ---     0.069    R78C117B.A0 to    R78C117B.F0 ScatterTriggerring/ScatTrig/SLICE_7042
ROUTE         2     0.238    R78C117B.F0 to    R78C117D.C1 ScatterTriggerring/N_41_13
CTOF_DEL    ---     0.069    R78C117D.C1 to    R78C117D.F1 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         1     0.141    R78C117D.F1 to    R78C117D.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_0[1]
CTOF_DEL    ---     0.069    R78C117D.A0 to    R78C117D.F0 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         3     0.473    R78C117D.F0 to   R80C126B.CLK OUT_pC_c[1]
                  --------
                    3.170   (19.9% logic, 80.1% route), 7 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[3]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/input_reg[0].C[0]  (to OUT_pC_c[1] +)

   Delay:               0.433ns  (35.6% logic, 64.4% route), 2 logic levels.

 Constraint Details:

      0.433ns physical path delay ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2402 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.060ns skew less
      0.000ns feedback compensation requirement (totaling 1.955ns) by 1.522ns

 Physical Path Details:

      Data path ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2402 to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R80C126A.CLK to    R80C126A.Q0 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2402 (from clk_100_i)
ROUTE         2     0.183    R80C126A.Q0 to    R80C126C.B1 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/res[0]
CTOF_DEL    ---     0.058    R80C126C.B1 to    R80C126C.F1 ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/SLICE_2398
ROUTE         1     0.096    R80C126C.F1 to   R80C126B.LSR ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/diff[0] (to OUT_pC_c[1])
                  --------
                    0.433   (35.6% logic, 64.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_2402:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R80C126A.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Positron_abs/OR_Front_Bars_30ns/ireg/SLICE_2405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R74C112A.CLK clk_100_i
REG_DEL     ---     0.106   R74C112A.CLK to    R74C112A.Q1 ScatterTriggerring/DELAY_Front_40ns/SLICE_1777
ROUTE         4     0.613    R74C112A.Q1 to    R78C117A.A0 ScatterTriggerring/front_bars_40ns_d30ns[1]
CTOF_DEL    ---     0.069    R78C117A.A0 to    R78C117A.F0 ScatterTriggerring/ScatTrig/SLICE_7955
ROUTE         1     0.213    R78C117A.F0 to    R78C117B.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_13_5[1]
CTOF_DEL    ---     0.069    R78C117B.A0 to    R78C117B.F0 ScatterTriggerring/ScatTrig/SLICE_7042
ROUTE         2     0.238    R78C117B.F0 to    R78C117D.C1 ScatterTriggerring/N_41_13
CTOF_DEL    ---     0.069    R78C117D.C1 to    R78C117D.F1 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         1     0.141    R78C117D.F1 to    R78C117D.A0 ScatterTriggerring/ScatTrig/OutpC_1_i_a3_0[1]
CTOF_DEL    ---     0.069    R78C117D.A0 to    R78C117D.F0 ScatterTriggerring/ScatTrig/SLICE_7040
ROUTE         3     0.473    R78C117D.F0 to   R80C126B.CLK OUT_pC_c[1]
                  --------
                    3.170   (19.9% logic, 80.1% route), 7 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.431ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/iretrig/retrigger[5].fin[5]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[5].retr[5]  (to ScatterTriggerring/INP_enabled[23] +)

   Delay:               0.259ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:

      0.259ns physical path delay ScatterTriggerring/Back_100ns/iretrig/SLICE_1876 to ScatterTriggerring/Back_100ns/SLICE_2089 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.795ns skew less
      0.000ns feedback compensation requirement (totaling 1.690ns) by 1.431ns

 Physical Path Details:

      Data path ScatterTriggerring/Back_100ns/iretrig/SLICE_1876 to ScatterTriggerring/Back_100ns/SLICE_2089:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C121C.CLK to    R77C121C.Q1 ScatterTriggerring/Back_100ns/iretrig/SLICE_1876 (from clk_100_i)
ROUTE         1     0.163    R77C121C.Q1 to   R76C121B.LSR ScatterTriggerring/Back_100ns/iretrig/fin[5] (to ScatterTriggerring/INP_enabled[23])
                  --------
                    0.259   (37.1% logic, 62.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/iretrig/SLICE_1876:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R77C121C.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/SLICE_2089:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R76C86C.CLK clk_100_i
REG_DEL     ---     0.106    R76C86C.CLK to     R76C86C.Q1 SLICE_4171
ROUTE         2     0.145     R76C86C.Q1 to     R76C86C.A1 THE_RDO_STAT.bar_enable_mask[23]
CTOF_DEL    ---     0.069     R76C86C.A1 to     R76C86C.F1 SLICE_4171
ROUTE         5     1.481     R76C86C.F1 to   R76C121B.CLK ScatterTriggerring/INP_enabled[23]
                  --------
                    2.905   (14.6% logic, 85.4% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_40ns/iretrig/retrigger[23].fin[23]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Back_40ns/iretrig/retrigger[23].retr[23]  (to ScatterTriggerring/INP_enabled[41] +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay ScatterTriggerring/Back_40ns/iretrig/SLICE_2137 to ScatterTriggerring/Back_40ns/SLICE_2275 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.631ns skew less
      0.000ns feedback compensation requirement (totaling 1.526ns) by 1.334ns

 Physical Path Details:

      Data path ScatterTriggerring/Back_40ns/iretrig/SLICE_2137 to ScatterTriggerring/Back_40ns/SLICE_2275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R92C122C.CLK to    R92C122C.Q1 ScatterTriggerring/Back_40ns/iretrig/SLICE_2137 (from clk_100_i)
ROUTE         1     0.096    R92C122C.Q1 to   R92C122B.LSR ScatterTriggerring/Back_40ns/iretrig/fin[23] (to ScatterTriggerring/INP_enabled[41])
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_40ns/iretrig/SLICE_2137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R92C122C.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_40ns/SLICE_2275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R75C95B.CLK clk_100_i
REG_DEL     ---     0.106    R75C95B.CLK to     R75C95B.Q1 SLICE_4180
ROUTE         2     0.841     R75C95B.Q1 to    R82C118D.D1 THE_RDO_STAT.bar_enable_mask[41]
CTOF_DEL    ---     0.069    R82C118D.D1 to    R82C118D.F1 ScatterTriggerring/SLICE_7417
ROUTE         5     0.621    R82C118D.F1 to   R92C122B.CLK ScatterTriggerring/INP_enabled[41]
                  --------
                    2.741   (15.5% logic, 84.5% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/iretrig/retrigger[8].fin[8]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[8].retr[8]  (to ScatterTriggerring/INP_enabled[26] +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay ScatterTriggerring/Back_100ns/iretrig/SLICE_1878 to ScatterTriggerring/Back_100ns/SLICE_2092 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.562ns skew less
      0.000ns feedback compensation requirement (totaling 1.457ns) by 1.265ns

 Physical Path Details:

      Data path ScatterTriggerring/Back_100ns/iretrig/SLICE_1878 to ScatterTriggerring/Back_100ns/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R87C119C.CLK to    R87C119C.Q0 ScatterTriggerring/Back_100ns/iretrig/SLICE_1878 (from clk_100_i)
ROUTE         1     0.096    R87C119C.Q0 to   R87C119A.LSR ScatterTriggerring/Back_100ns/iretrig/fin[8] (to ScatterTriggerring/INP_enabled[26])
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/iretrig/SLICE_1878:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R87C119C.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/SLICE_2092:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R75C95A.CLK clk_100_i
REG_DEL     ---     0.106    R75C95A.CLK to     R75C95A.Q0 SLICE_4173
ROUTE         2     0.238     R75C95A.Q0 to     R75C95A.C0 THE_RDO_STAT.bar_enable_mask[26]
CTOF_DEL    ---     0.069     R75C95A.C0 to     R75C95A.F0 SLICE_4173
ROUTE         5     1.155     R75C95A.F0 to   R87C119A.CLK ScatterTriggerring/INP_enabled[26]
                  --------
                    2.672   (15.9% logic, 84.1% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Error: The following path exceeds requirements by 1.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTriggerring/Back_100ns/iretrig/retrigger[7].fin[7]  (from clk_100_i +)
   Destination:    FF         Data in        ScatterTriggerring/Back_100ns/iretrig/retrigger[7].retr[7]  (to ScatterTriggerring/INP_enabled[25] +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay ScatterTriggerring/Back_100ns/iretrig/SLICE_1877 to ScatterTriggerring/Back_100ns/SLICE_2091 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.512ns skew less
      0.000ns feedback compensation requirement (totaling 1.407ns) by 1.215ns

 Physical Path Details:

      Data path ScatterTriggerring/Back_100ns/iretrig/SLICE_1877 to ScatterTriggerring/Back_100ns/SLICE_2091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R82C123A.CLK to    R82C123A.Q1 ScatterTriggerring/Back_100ns/iretrig/SLICE_1877 (from clk_100_i)
ROUTE         1     0.096    R82C123A.Q1 to   R82C123B.LSR ScatterTriggerring/Back_100ns/iretrig/fin[7] (to ScatterTriggerring/INP_enabled[25])
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/iretrig/SLICE_1877:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R82C123A.CLK clk_100_i
                  --------
                    1.110   (22.4% logic, 77.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to ScatterTriggerring/Back_100ns/SLICE_2091:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R75C86B.CLK clk_100_i
REG_DEL     ---     0.106    R75C86B.CLK to     R75C86B.Q1 SLICE_4172
ROUTE         2     0.145     R75C86B.Q1 to     R75C86B.B1 THE_RDO_STAT.bar_enable_mask[25]
CTOF_DEL    ---     0.069     R75C86B.B1 to     R75C86B.F1 SLICE_4172
ROUTE         5     1.198     R75C86B.F1 to   R82C123B.CLK ScatterTriggerring/INP_enabled[25]
                  --------
                    2.622   (16.2% logic, 83.8% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C93A.CLK to      R2C93A.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2     0.092      R2C93A.Q0 to      R2C93A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.178ns  (8.1% logic, 91.9% route), 1 logic levels.

 Constraint Details:

      1.178ns physical path delay THE_RESET_HANDLER/SLICE_4195 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.001ns skew requirement (totaling -0.050ns) by 1.228ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4195 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C93A.CLK to      R2C93A.Q0 THE_RESET_HANDLER/SLICE_4195 (from clk_100_i)
ROUTE         2     1.082      R2C93A.Q0 to     R59C92C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.178   (8.1% logic, 91.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_ipu_apl.the_ipudata_apl/SLICE_7268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R59C92C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.374ns  (7.0% logic, 93.0% route), 1 logic levels.

 Constraint Details:

      1.374ns physical path delay THE_RESET_HANDLER/SLICE_4196 to THE_RESET_HANDLER/SLICE_4195 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.540ns skew less
      0.000ns feedback compensation requirement (totaling -0.589ns) by 1.963ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4196 to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R69C100A.CLK to    R69C100A.Q0 THE_RESET_HANDLER/SLICE_4196 (from clk_200_i_0)
ROUTE         1     1.278    R69C100A.Q0 to      R2C93A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.374   (7.0% logic, 93.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.488 *L_R79C5.CLKOK to   R69C100A.CLK clk_200_i_0
                  --------
                    1.644   (48.1% logic, 51.9% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93A.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_4198 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R71C100A.CLK to    R71C100A.Q0 THE_RESET_HANDLER/SLICE_4198 (from clk_200_i_0)
ROUTE         1     0.090    R71C100A.Q0 to    R71C100A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.364ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.856ns  (11.2% logic, 88.8% route), 1 logic levels.

 Constraint Details:

      0.856ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.364ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R100C99A.CLK to    R100C99A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_4189 (from clk_100_i)
ROUTE         2     0.760    R100C99A.Q0 to    R71C100A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.856   (11.2% logic, 88.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_4189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to   R100C99A.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_4198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to   R71C100A.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.049 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.150 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.208 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   1 *
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 81 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 39

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[8]   Source: SLICE_4164.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[6]   Source: SLICE_4163.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[4]   Source: SLICE_4162.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[2]   Source: SLICE_4161.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[15]   Source: SLICE_4167.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[13]   Source: SLICE_4166.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 3

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 9

Clock Domain: ScatterTriggerring/INP_enabled[11]   Source: SLICE_4165.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[0]   Source: SLICE_4160.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[26]   Source: SLICE_4173.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[24]   Source: SLICE_4172.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[22]   Source: SLICE_4171.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[20]   Source: SLICE_4170.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[44]   Source: SLICE_4182.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[42]   Source: SLICE_4181.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[40]   Source: SLICE_4180.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[38]   Source: SLICE_4179.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[37]   Source: ScatterTriggerring/SLICE_7412.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[35]   Source: ScatterTriggerring/SLICE_7413.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[33]   Source: ScatterTriggerring/SLICE_7416.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[31]   Source: SLICE_4175.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[29]   Source: SLICE_4174.F1   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: ScatterTriggerring/INP_enabled[5]   Source: SLICE_4162.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[7]   Source: SLICE_4163.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[9]   Source: SLICE_4164.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[12]   Source: SLICE_4166.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[14]   Source: SLICE_4167.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[16]   Source: ScatterTriggerring/spsControling/SLICE_7961.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[1]   Source: ScatterTriggerring/spsControling/SLICE_7963.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[3]   Source: ScatterTriggerring/spsControling/SLICE_7962.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[21]   Source: SLICE_4170.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[23]   Source: SLICE_4171.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[25]   Source: SLICE_4172.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[27]   Source: SLICE_4173.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[10]   Source: SLICE_4165.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[19]   Source: SLICE_4169.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[39]   Source: ScatterTriggerring/SLICE_7418.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[41]   Source: ScatterTriggerring/SLICE_7417.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[43]   Source: ScatterTriggerring/SLICE_7415.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[45]   Source: ScatterTriggerring/SLICE_7414.F1   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[28]   Source: SLICE_4174.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[30]   Source: SLICE_4175.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[32]   Source: SLICE_4176.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[34]   Source: SLICE_4177.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[36]   Source: SLICE_4178.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTriggerring/INP_enabled[18]   Source: ScatterTriggerring/spsControling/SLICE_7960.F0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;   Transfers: 6

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4995
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: OUT_pC_c[2]   Source: ScatterTriggerring/SLICE_7044.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 4

   Clock Domain: OUT_pC_c[1]   Source: ScatterTriggerring/ScatTrig/SLICE_7040.F0
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 2

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTriggerring/INP_enabled[17]   Source: SLICE_4168.F1
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;   Transfers: 146

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 227  Score: 133989
Cumulative negative slack: 133989

Constraints cover 184949 paths, 141 nets, and 58708 connections (98.51% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 28 (setup), 227 (hold)
Score: 131852 (setup), 133989 (hold)
Cumulative negative slack: 265841 (131852+133989)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
