// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layer6_HH_
#define _layer6_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CORRELATE_1.h"
#include "FSRCNN_mux_124_12bTr.h"
#include "FSRCNN_mux_124_1_bUr.h"
#include "layer6_biases_laybjl.h"
#include "layer6_weights_labkl.h"
#include "layer3_subfilter_Ffa.h"
#include "layer1_correlate_fYi.h"
#include "layer3_img_channeHfu.h"
#include "layer3_img_channeIfE.h"
#include "layer3_img_channeJfO.h"
#include "layer2_channel_fryd2.h"
#include "layer6_out_layer_bvn.h"

namespace ap_rtl {

struct layer6 : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<1> > corr5_out_V_valid_V_dout;
    sc_in< sc_logic > corr5_out_V_valid_V_empty_n;
    sc_out< sc_logic > corr5_out_V_valid_V_read;
    sc_in< sc_lv<12> > corr5_out_V_data_V_dout;
    sc_in< sc_logic > corr5_out_V_data_V_empty_n;
    sc_out< sc_logic > corr5_out_V_data_V_read;
    sc_in< sc_lv<4> > corr5_out_V_keep_V_dout;
    sc_in< sc_logic > corr5_out_V_keep_V_empty_n;
    sc_out< sc_logic > corr5_out_V_keep_V_read;
    sc_in< sc_lv<1> > corr5_out_V_user_V_dout;
    sc_in< sc_logic > corr5_out_V_user_V_empty_n;
    sc_out< sc_logic > corr5_out_V_user_V_read;
    sc_in< sc_lv<1> > corr5_out_V_last_V_dout;
    sc_in< sc_logic > corr5_out_V_last_V_empty_n;
    sc_out< sc_logic > corr5_out_V_last_V_read;
    sc_in< sc_lv<1> > corr5_out_V_id_V_dout;
    sc_in< sc_logic > corr5_out_V_id_V_empty_n;
    sc_out< sc_logic > corr5_out_V_id_V_read;
    sc_in< sc_lv<1> > corr5_out_V_dest_V_dout;
    sc_in< sc_logic > corr5_out_V_dest_V_empty_n;
    sc_out< sc_logic > corr5_out_V_dest_V_read;
    sc_out< sc_lv<1> > corr6_out_V_valid_V_din;
    sc_in< sc_logic > corr6_out_V_valid_V_full_n;
    sc_out< sc_logic > corr6_out_V_valid_V_write;
    sc_out< sc_lv<12> > corr6_out_V_data_V_din;
    sc_in< sc_logic > corr6_out_V_data_V_full_n;
    sc_out< sc_logic > corr6_out_V_data_V_write;
    sc_out< sc_lv<4> > corr6_out_V_keep_V_din;
    sc_in< sc_logic > corr6_out_V_keep_V_full_n;
    sc_out< sc_logic > corr6_out_V_keep_V_write;
    sc_out< sc_lv<1> > corr6_out_V_user_V_din;
    sc_in< sc_logic > corr6_out_V_user_V_full_n;
    sc_out< sc_logic > corr6_out_V_user_V_write;
    sc_out< sc_lv<1> > corr6_out_V_last_V_din;
    sc_in< sc_logic > corr6_out_V_last_V_full_n;
    sc_out< sc_logic > corr6_out_V_last_V_write;
    sc_out< sc_lv<1> > corr6_out_V_id_V_din;
    sc_in< sc_logic > corr6_out_V_id_V_full_n;
    sc_out< sc_logic > corr6_out_V_id_V_write;
    sc_out< sc_lv<1> > corr6_out_V_dest_V_din;
    sc_in< sc_logic > corr6_out_V_dest_V_full_n;
    sc_out< sc_logic > corr6_out_V_dest_V_write;


    // Module declarations
    layer6(sc_module_name name);
    SC_HAS_PROCESS(layer6);

    ~layer6();

    sc_trace_file* mVcdFile;

    layer6_biases_laybjl* biases_layer6_V_U;
    layer6_weights_labkl* weights_layer6_V_U;
    layer3_subfilter_Ffa* subfilter_layer_V_U;
    layer1_correlate_fYi* correlate_img_U;
    layer3_img_channeHfu* img_channel_valid_V_U;
    layer3_img_channeIfE* img_channel_data_V_U;
    layer3_img_channeJfO* img_channel_keep_V_U;
    layer3_img_channeHfu* img_channel_user_V_U;
    layer3_img_channeHfu* img_channel_last_V_U;
    layer3_img_channeHfu* img_channel_id_V_U;
    layer3_img_channeHfu* img_channel_dest_V_U;
    layer2_channel_fryd2* channel_from_prev_ou_U;
    layer6_out_layer_bvn* out_layer_0_valid_V_U;
    layer6_out_layer_bvn* out_layer_1_valid_V_U;
    layer6_out_layer_bvn* out_layer_2_valid_V_U;
    layer6_out_layer_bvn* out_layer_3_valid_V_U;
    layer6_out_layer_bvn* out_layer_4_valid_V_U;
    layer6_out_layer_bvn* out_layer_5_valid_V_U;
    layer6_out_layer_bvn* out_layer_6_valid_V_U;
    layer6_out_layer_bvn* out_layer_7_valid_V_U;
    layer6_out_layer_bvn* out_layer_8_valid_V_U;
    layer6_out_layer_bvn* out_layer_9_valid_V_U;
    layer6_out_layer_bvn* out_layer_10_valid_s_U;
    layer6_out_layer_bvn* out_layer_11_valid_s_U;
    layer1_correlate_fYi* out_layer_0_data_V_U;
    layer1_correlate_fYi* out_layer_1_data_V_U;
    layer1_correlate_fYi* out_layer_2_data_V_U;
    layer1_correlate_fYi* out_layer_3_data_V_U;
    layer1_correlate_fYi* out_layer_4_data_V_U;
    layer1_correlate_fYi* out_layer_5_data_V_U;
    layer1_correlate_fYi* out_layer_6_data_V_U;
    layer1_correlate_fYi* out_layer_7_data_V_U;
    layer1_correlate_fYi* out_layer_8_data_V_U;
    layer1_correlate_fYi* out_layer_9_data_V_U;
    layer1_correlate_fYi* out_layer_10_data_V_U;
    layer1_correlate_fYi* out_layer_11_data_V_U;
    CORRELATE_1* grp_CORRELATE_1_fu_2251;
    FSRCNN_mux_124_12bTr<1,1,12,12,12,12,12,12,12,12,12,12,12,12,4,12>* FSRCNN_mux_124_12bTr_U113;
    FSRCNN_mux_124_1_bUr<1,1,1,1,1,1,1,1,1,1,1,1,1,1,4,1>* FSRCNN_mux_124_1_bUr_U114;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<56> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > biases_layer6_V_address0;
    sc_signal< sc_logic > biases_layer6_V_ce0;
    sc_signal< sc_lv<3> > biases_layer6_V_q0;
    sc_signal< sc_lv<11> > weights_layer6_V_address0;
    sc_signal< sc_logic > weights_layer6_V_ce0;
    sc_signal< sc_lv<5> > weights_layer6_V_q0;
    sc_signal< sc_logic > corr5_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > icmp_ln844_fu_2934_p2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > icmp_ln863_fu_3068_p2;
    sc_signal< sc_logic > corr5_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_dest_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > corr6_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr6_out_V_dest_V_blk_n;
    sc_signal< sc_lv<1> > icmp_ln807_fu_2346_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > row_idx_fu_2352_p2;
    sc_signal< sc_lv<7> > row_idx_reg_3801;
    sc_signal< sc_lv<7> > add_ln819_fu_2364_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > add_ln819_1_fu_2381_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<7> > add_ln819_2_fu_2398_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > add_ln819_3_fu_2415_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<7> > add_ln819_4_fu_2432_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > add_ln819_5_fu_2449_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > add_ln819_6_fu_2466_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > add_ln819_7_fu_2483_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<7> > add_ln819_8_fu_2500_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > add_ln819_9_fu_2517_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<7> > add_ln819_10_fu_2534_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<7> > add_ln819_11_fu_2551_p2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln828_fu_2562_p2;
    sc_signal< sc_lv<1> > icmp_ln828_reg_3902;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln841_fu_2568_p2;
    sc_signal< sc_lv<1> > icmp_ln841_reg_3906;
    sc_signal< sc_lv<1> > icmp_ln860_fu_2574_p2;
    sc_signal< sc_lv<1> > icmp_ln860_reg_3910;
    sc_signal< sc_lv<1> > and_ln879_fu_2586_p2;
    sc_signal< sc_lv<1> > and_ln879_reg_3914;
    sc_signal< sc_lv<13> > sext_ln321_fu_2622_p1;
    sc_signal< sc_lv<13> > sext_ln321_reg_3918;
    sc_signal< sc_lv<1> > or_ln860_fu_2626_p2;
    sc_signal< sc_lv<1> > or_ln860_reg_3924;
    sc_signal< sc_lv<4> > current_input_channe_4_fu_2638_p2;
    sc_signal< sc_lv<4> > current_input_channe_4_reg_3931;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<8> > zext_ln830_fu_2644_p1;
    sc_signal< sc_lv<8> > zext_ln830_reg_3936;
    sc_signal< sc_lv<1> > icmp_ln825_fu_2632_p2;
    sc_signal< sc_lv<1> > grp_fu_2268_p2;
    sc_signal< sc_lv<1> > icmp_ln896_reg_3942;
    sc_signal< sc_lv<2> > filter_line_fu_2654_p2;
    sc_signal< sc_lv<2> > filter_line_reg_3949;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<13> > add_ln321_29_fu_2723_p2;
    sc_signal< sc_lv<13> > add_ln321_29_reg_3954;
    sc_signal< sc_lv<1> > icmp_ln830_fu_2648_p2;
    sc_signal< sc_lv<13> > add_ln321_31_fu_2792_p2;
    sc_signal< sc_lv<13> > add_ln321_31_reg_3959;
    sc_signal< sc_lv<13> > add_ln321_33_fu_2819_p2;
    sc_signal< sc_lv<13> > add_ln321_33_reg_3964;
    sc_signal< sc_lv<12> > img_channel_valid_V_25_reg_3969;
    sc_signal< sc_lv<12> > img_channel_valid_V_26_reg_3974;
    sc_signal< sc_lv<12> > img_channel_valid_V_27_reg_3979;
    sc_signal< sc_lv<12> > img_channel_valid_V_28_reg_3984;
    sc_signal< sc_lv<12> > img_channel_data_V_a_18_reg_3989;
    sc_signal< sc_lv<12> > img_channel_data_V_a_19_reg_3994;
    sc_signal< sc_lv<12> > img_channel_data_V_a_20_reg_3999;
    sc_signal< sc_lv<12> > img_channel_data_V_a_21_reg_4004;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_19_reg_4009;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_20_reg_4014;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_21_reg_4019;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_22_reg_4024;
    sc_signal< sc_lv<12> > img_channel_user_V_a_17_reg_4029;
    sc_signal< sc_lv<12> > img_channel_user_V_a_18_reg_4034;
    sc_signal< sc_lv<12> > img_channel_user_V_a_19_reg_4039;
    sc_signal< sc_lv<12> > img_channel_user_V_a_20_reg_4044;
    sc_signal< sc_lv<12> > img_channel_last_V_a_19_reg_4049;
    sc_signal< sc_lv<12> > img_channel_last_V_a_20_reg_4054;
    sc_signal< sc_lv<12> > img_channel_last_V_a_21_reg_4059;
    sc_signal< sc_lv<12> > img_channel_last_V_a_22_reg_4064;
    sc_signal< sc_lv<12> > img_channel_id_V_add_19_reg_4069;
    sc_signal< sc_lv<12> > img_channel_id_V_add_20_reg_4074;
    sc_signal< sc_lv<12> > img_channel_id_V_add_21_reg_4079;
    sc_signal< sc_lv<12> > img_channel_id_V_add_22_reg_4084;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_19_reg_4089;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_20_reg_4094;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_21_reg_4099;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_22_reg_4104;
    sc_signal< sc_lv<7> > index_input_element_fu_2893_p2;
    sc_signal< sc_lv<7> > index_input_element_reg_4112;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > icmp_ln832_fu_2887_p2;
    sc_signal< sc_lv<13> > add_ln321_37_fu_2919_p2;
    sc_signal< sc_lv<13> > add_ln321_37_reg_4122;
    sc_signal< sc_lv<7> > index_input_element_8_fu_2960_p2;
    sc_signal< sc_logic > io_acc_block_signal_op454;
    sc_signal< bool > ap_block_state31;
    sc_signal< sc_lv<12> > add_ln321_41_fu_3000_p2;
    sc_signal< sc_lv<12> > add_ln321_41_reg_4165;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<12> > img_channel_valid_V_32_reg_4170;
    sc_signal< sc_lv<12> > img_channel_valid_V_33_reg_4175;
    sc_signal< sc_lv<12> > img_channel_valid_V_34_reg_4180;
    sc_signal< sc_lv<12> > img_channel_valid_V_35_reg_4185;
    sc_signal< sc_lv<12> > img_channel_data_V_a_23_reg_4190;
    sc_signal< sc_lv<12> > img_channel_data_V_a_24_reg_4195;
    sc_signal< sc_lv<12> > img_channel_data_V_a_25_reg_4200;
    sc_signal< sc_lv<12> > img_channel_data_V_a_26_reg_4205;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_24_reg_4210;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_25_reg_4215;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_26_reg_4220;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_27_reg_4225;
    sc_signal< sc_lv<12> > img_channel_user_V_a_22_reg_4230;
    sc_signal< sc_lv<12> > img_channel_user_V_a_23_reg_4235;
    sc_signal< sc_lv<12> > img_channel_user_V_a_24_reg_4240;
    sc_signal< sc_lv<12> > img_channel_user_V_a_25_reg_4245;
    sc_signal< sc_lv<12> > img_channel_last_V_a_24_reg_4250;
    sc_signal< sc_lv<12> > img_channel_last_V_a_25_reg_4255;
    sc_signal< sc_lv<12> > img_channel_last_V_a_26_reg_4260;
    sc_signal< sc_lv<12> > img_channel_last_V_a_27_reg_4265;
    sc_signal< sc_lv<12> > img_channel_id_V_add_24_reg_4270;
    sc_signal< sc_lv<12> > img_channel_id_V_add_25_reg_4275;
    sc_signal< sc_lv<12> > img_channel_id_V_add_26_reg_4280;
    sc_signal< sc_lv<12> > img_channel_id_V_add_27_reg_4285;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_24_reg_4290;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_25_reg_4295;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_26_reg_4300;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_27_reg_4305;
    sc_signal< sc_lv<7> > index_input_element_11_fu_3094_p2;
    sc_signal< sc_logic > io_acc_block_signal_op572;
    sc_signal< bool > ap_block_state33;
    sc_signal< sc_lv<11> > add_ln321_46_fu_3128_p2;
    sc_signal< sc_lv<11> > add_ln321_46_reg_4318;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<13> > add_ln321_48_fu_3151_p2;
    sc_signal< sc_lv<13> > add_ln321_48_reg_4323;
    sc_signal< sc_lv<7> > index_input_element_13_fu_3163_p2;
    sc_signal< sc_lv<7> > index_input_element_13_reg_4331;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<1> > icmp_ln881_fu_3157_p2;
    sc_signal< sc_lv<13> > add_ln321_50_fu_3193_p2;
    sc_signal< sc_lv<13> > add_ln321_50_reg_4341;
    sc_signal< sc_lv<11> > add_ln321_52_fu_3232_p2;
    sc_signal< sc_lv<11> > add_ln321_52_reg_4376;
    sc_signal< sc_lv<12> > add_ln321_53_fu_3238_p2;
    sc_signal< sc_lv<12> > add_ln321_53_reg_4381;
    sc_signal< sc_lv<7> > index_input_element_14_fu_3260_p2;
    sc_signal< sc_lv<7> > index_input_element_14_reg_4389;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<1> > icmp_ln889_fu_3254_p2;
    sc_signal< sc_lv<12> > add_ln321_55_fu_3290_p2;
    sc_signal< sc_lv<12> > add_ln321_55_reg_4399;
    sc_signal< sc_lv<4> > current_filter_fu_3311_p2;
    sc_signal< sc_lv<4> > current_filter_reg_4437;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<64> > zext_ln904_fu_3317_p1;
    sc_signal< sc_lv<64> > zext_ln904_reg_4442;
    sc_signal< sc_lv<1> > icmp_ln898_fu_3305_p2;
    sc_signal< sc_lv<12> > zext_ln900_fu_3321_p1;
    sc_signal< sc_lv<12> > zext_ln900_reg_4447;
    sc_signal< sc_lv<4> > current_input_channe_5_fu_3331_p2;
    sc_signal< sc_lv<4> > current_input_channe_5_reg_4455;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<8> > zext_ln203_fu_3337_p1;
    sc_signal< sc_lv<8> > zext_ln203_reg_4460;
    sc_signal< sc_lv<1> > icmp_ln900_fu_3325_p2;
    sc_signal< sc_lv<8> > add_ln203_15_fu_3353_p2;
    sc_signal< sc_lv<8> > add_ln203_15_reg_4465;
    sc_signal< sc_lv<4> > subfilter_element_fu_3365_p2;
    sc_signal< sc_lv<4> > subfilter_element_reg_4478;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<12> > add_ln203_17_fu_3406_p2;
    sc_signal< sc_lv<12> > add_ln203_17_reg_4483;
    sc_signal< sc_lv<1> > icmp_ln902_fu_3359_p2;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<2> > input_line_fu_3431_p2;
    sc_signal< sc_lv<2> > input_line_reg_4496;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<13> > add_ln203_19_fu_3504_p2;
    sc_signal< sc_lv<13> > add_ln203_19_reg_4501;
    sc_signal< sc_lv<1> > icmp_ln906_fu_3425_p2;
    sc_signal< sc_lv<9> > add_ln203_20_fu_3522_p2;
    sc_signal< sc_lv<9> > add_ln203_20_reg_4506;
    sc_signal< sc_lv<7> > index_input_element_10_fu_3534_p2;
    sc_signal< sc_lv<7> > index_input_element_10_reg_4514;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<1> > icmp_ln908_fu_3528_p2;
    sc_signal< sc_lv<9> > add_ln203_22_fu_3558_p2;
    sc_signal< sc_lv<9> > add_ln203_22_reg_4524;
    sc_signal< sc_lv<7> > index_input_element_12_fu_3573_p2;
    sc_signal< sc_lv<7> > index_input_element_12_reg_4532;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<6> > out_layer_0_data_V_9_reg_4537;
    sc_signal< sc_lv<1> > icmp_ln914_fu_3567_p2;
    sc_signal< sc_lv<6> > out_layer_1_data_V_9_reg_4542;
    sc_signal< sc_lv<6> > out_layer_2_data_V_5_reg_4547;
    sc_signal< sc_lv<6> > out_layer_3_data_V_5_reg_4552;
    sc_signal< sc_lv<6> > out_layer_4_data_V_5_reg_4557;
    sc_signal< sc_lv<6> > out_layer_5_data_V_5_reg_4562;
    sc_signal< sc_lv<6> > out_layer_6_data_V_1_reg_4567;
    sc_signal< sc_lv<6> > out_layer_7_data_V_1_reg_4572;
    sc_signal< sc_lv<6> > out_layer_8_data_V_1_reg_4577;
    sc_signal< sc_lv<6> > out_layer_9_data_V_1_reg_4582;
    sc_signal< sc_lv<6> > out_layer_10_data_V_2_reg_4587;
    sc_signal< sc_lv<6> > out_layer_11_data_V_2_reg_4592;
    sc_signal< sc_lv<12> > add_ln703_fu_3596_p2;
    sc_signal< sc_lv<12> > add_ln703_reg_4602;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<12> > sext_ln1265_fu_3602_p1;
    sc_signal< sc_lv<12> > sext_ln1265_reg_4618;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<11> > sext_ln703_fu_3606_p1;
    sc_signal< sc_lv<11> > sext_ln703_reg_4623;
    sc_signal< sc_lv<7> > index_input_element_9_fu_3616_p2;
    sc_signal< sc_lv<7> > index_input_element_9_reg_4631;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<64> > zext_ln921_fu_3622_p1;
    sc_signal< sc_lv<64> > zext_ln921_reg_4637;
    sc_signal< sc_lv<1> > icmp_ln919_fu_3610_p2;
    sc_signal< sc_lv<6> > out_layer_0_data_V_11_reg_4653;
    sc_signal< sc_lv<6> > out_layer_1_data_V_11_reg_4658;
    sc_signal< sc_lv<6> > out_layer_2_data_V_7_reg_4663;
    sc_signal< sc_lv<6> > out_layer_3_data_V_7_reg_4668;
    sc_signal< sc_lv<6> > out_layer_4_data_V_7_reg_4673;
    sc_signal< sc_lv<6> > out_layer_5_data_V_7_reg_4678;
    sc_signal< sc_lv<6> > out_layer_6_data_V_3_reg_4683;
    sc_signal< sc_lv<6> > out_layer_7_data_V_3_reg_4688;
    sc_signal< sc_lv<6> > out_layer_8_data_V_3_reg_4693;
    sc_signal< sc_lv<6> > out_layer_9_data_V_3_reg_4698;
    sc_signal< sc_lv<6> > out_layer_10_data_V_4_reg_4703;
    sc_signal< sc_lv<6> > out_layer_11_data_V_4_reg_4708;
    sc_signal< sc_lv<11> > add_ln203_fu_3647_p2;
    sc_signal< sc_lv<11> > add_ln203_reg_4713;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_3652_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_reg_4718;
    sc_signal< sc_lv<12> > select_ln7_fu_3666_p3;
    sc_signal< sc_lv<12> > select_ln7_reg_4723;
    sc_signal< sc_lv<12> > tmp_data_V_reg_4729;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<4> > subfilter_layer_V_address0;
    sc_signal< sc_logic > subfilter_layer_V_ce0;
    sc_signal< sc_logic > subfilter_layer_V_we0;
    sc_signal< sc_lv<12> > subfilter_layer_V_d0;
    sc_signal< sc_lv<12> > subfilter_layer_V_q0;
    sc_signal< sc_lv<6> > correlate_img_address0;
    sc_signal< sc_logic > correlate_img_ce0;
    sc_signal< sc_logic > correlate_img_we0;
    sc_signal< sc_lv<12> > correlate_img_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address0;
    sc_signal< sc_logic > img_channel_valid_V_ce0;
    sc_signal< sc_logic > img_channel_valid_V_we0;
    sc_signal< sc_lv<1> > img_channel_valid_V_d0;
    sc_signal< sc_lv<1> > img_channel_valid_V_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address1;
    sc_signal< sc_logic > img_channel_valid_V_ce1;
    sc_signal< sc_logic > img_channel_valid_V_we1;
    sc_signal< sc_lv<1> > img_channel_valid_V_d1;
    sc_signal< sc_lv<1> > img_channel_valid_V_q1;
    sc_signal< sc_lv<12> > img_channel_data_V_address0;
    sc_signal< sc_logic > img_channel_data_V_ce0;
    sc_signal< sc_logic > img_channel_data_V_we0;
    sc_signal< sc_lv<12> > img_channel_data_V_d0;
    sc_signal< sc_lv<12> > img_channel_data_V_q0;
    sc_signal< sc_lv<12> > img_channel_data_V_address1;
    sc_signal< sc_logic > img_channel_data_V_ce1;
    sc_signal< sc_logic > img_channel_data_V_we1;
    sc_signal< sc_lv<12> > img_channel_data_V_d1;
    sc_signal< sc_lv<12> > img_channel_data_V_q1;
    sc_signal< sc_lv<12> > img_channel_keep_V_address0;
    sc_signal< sc_logic > img_channel_keep_V_ce0;
    sc_signal< sc_logic > img_channel_keep_V_we0;
    sc_signal< sc_lv<4> > img_channel_keep_V_d0;
    sc_signal< sc_lv<4> > img_channel_keep_V_q0;
    sc_signal< sc_lv<12> > img_channel_keep_V_address1;
    sc_signal< sc_logic > img_channel_keep_V_ce1;
    sc_signal< sc_logic > img_channel_keep_V_we1;
    sc_signal< sc_lv<4> > img_channel_keep_V_d1;
    sc_signal< sc_lv<4> > img_channel_keep_V_q1;
    sc_signal< sc_lv<12> > img_channel_user_V_address0;
    sc_signal< sc_logic > img_channel_user_V_ce0;
    sc_signal< sc_logic > img_channel_user_V_we0;
    sc_signal< sc_lv<1> > img_channel_user_V_d0;
    sc_signal< sc_lv<1> > img_channel_user_V_q0;
    sc_signal< sc_lv<12> > img_channel_user_V_address1;
    sc_signal< sc_logic > img_channel_user_V_ce1;
    sc_signal< sc_logic > img_channel_user_V_we1;
    sc_signal< sc_lv<1> > img_channel_user_V_d1;
    sc_signal< sc_lv<1> > img_channel_user_V_q1;
    sc_signal< sc_lv<12> > img_channel_last_V_address0;
    sc_signal< sc_logic > img_channel_last_V_ce0;
    sc_signal< sc_logic > img_channel_last_V_we0;
    sc_signal< sc_lv<1> > img_channel_last_V_d0;
    sc_signal< sc_lv<1> > img_channel_last_V_q0;
    sc_signal< sc_lv<12> > img_channel_last_V_address1;
    sc_signal< sc_logic > img_channel_last_V_ce1;
    sc_signal< sc_logic > img_channel_last_V_we1;
    sc_signal< sc_lv<1> > img_channel_last_V_d1;
    sc_signal< sc_lv<1> > img_channel_last_V_q1;
    sc_signal< sc_lv<12> > img_channel_id_V_address0;
    sc_signal< sc_logic > img_channel_id_V_ce0;
    sc_signal< sc_logic > img_channel_id_V_we0;
    sc_signal< sc_lv<1> > img_channel_id_V_d0;
    sc_signal< sc_lv<1> > img_channel_id_V_q0;
    sc_signal< sc_lv<12> > img_channel_id_V_address1;
    sc_signal< sc_logic > img_channel_id_V_ce1;
    sc_signal< sc_logic > img_channel_id_V_we1;
    sc_signal< sc_lv<1> > img_channel_id_V_d1;
    sc_signal< sc_lv<1> > img_channel_id_V_q1;
    sc_signal< sc_lv<12> > img_channel_dest_V_address0;
    sc_signal< sc_logic > img_channel_dest_V_ce0;
    sc_signal< sc_logic > img_channel_dest_V_we0;
    sc_signal< sc_lv<1> > img_channel_dest_V_d0;
    sc_signal< sc_lv<1> > img_channel_dest_V_q0;
    sc_signal< sc_lv<12> > img_channel_dest_V_address1;
    sc_signal< sc_logic > img_channel_dest_V_ce1;
    sc_signal< sc_logic > img_channel_dest_V_we1;
    sc_signal< sc_lv<1> > img_channel_dest_V_d1;
    sc_signal< sc_lv<1> > img_channel_dest_V_q1;
    sc_signal< sc_lv<13> > channel_from_prev_ou_address0;
    sc_signal< sc_logic > channel_from_prev_ou_ce0;
    sc_signal< sc_logic > channel_from_prev_ou_we0;
    sc_signal< sc_lv<12> > channel_from_prev_ou_q0;
    sc_signal< sc_lv<6> > out_layer_0_valid_V_address0;
    sc_signal< sc_logic > out_layer_0_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_0_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_1_valid_V_address0;
    sc_signal< sc_logic > out_layer_1_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_1_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_2_valid_V_address0;
    sc_signal< sc_logic > out_layer_2_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_2_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_3_valid_V_address0;
    sc_signal< sc_logic > out_layer_3_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_3_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_4_valid_V_address0;
    sc_signal< sc_logic > out_layer_4_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_4_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_5_valid_V_address0;
    sc_signal< sc_logic > out_layer_5_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_5_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_6_valid_V_address0;
    sc_signal< sc_logic > out_layer_6_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_6_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_7_valid_V_address0;
    sc_signal< sc_logic > out_layer_7_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_7_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_8_valid_V_address0;
    sc_signal< sc_logic > out_layer_8_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_8_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_9_valid_V_address0;
    sc_signal< sc_logic > out_layer_9_valid_V_ce0;
    sc_signal< sc_lv<1> > out_layer_9_valid_V_q0;
    sc_signal< sc_lv<6> > out_layer_10_valid_s_address0;
    sc_signal< sc_logic > out_layer_10_valid_s_ce0;
    sc_signal< sc_lv<1> > out_layer_10_valid_s_q0;
    sc_signal< sc_lv<6> > out_layer_11_valid_s_address0;
    sc_signal< sc_logic > out_layer_11_valid_s_ce0;
    sc_signal< sc_lv<1> > out_layer_11_valid_s_q0;
    sc_signal< sc_lv<6> > out_layer_0_data_V_address0;
    sc_signal< sc_logic > out_layer_0_data_V_ce0;
    sc_signal< sc_logic > out_layer_0_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_0_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_0_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_1_data_V_address0;
    sc_signal< sc_logic > out_layer_1_data_V_ce0;
    sc_signal< sc_logic > out_layer_1_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_1_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_1_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_2_data_V_address0;
    sc_signal< sc_logic > out_layer_2_data_V_ce0;
    sc_signal< sc_logic > out_layer_2_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_2_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_2_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_3_data_V_address0;
    sc_signal< sc_logic > out_layer_3_data_V_ce0;
    sc_signal< sc_logic > out_layer_3_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_3_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_3_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_4_data_V_address0;
    sc_signal< sc_logic > out_layer_4_data_V_ce0;
    sc_signal< sc_logic > out_layer_4_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_4_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_4_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_5_data_V_address0;
    sc_signal< sc_logic > out_layer_5_data_V_ce0;
    sc_signal< sc_logic > out_layer_5_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_5_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_5_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_6_data_V_address0;
    sc_signal< sc_logic > out_layer_6_data_V_ce0;
    sc_signal< sc_logic > out_layer_6_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_6_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_6_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_7_data_V_address0;
    sc_signal< sc_logic > out_layer_7_data_V_ce0;
    sc_signal< sc_logic > out_layer_7_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_7_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_7_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_8_data_V_address0;
    sc_signal< sc_logic > out_layer_8_data_V_ce0;
    sc_signal< sc_logic > out_layer_8_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_8_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_8_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_9_data_V_address0;
    sc_signal< sc_logic > out_layer_9_data_V_ce0;
    sc_signal< sc_logic > out_layer_9_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_9_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_9_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_10_data_V_address0;
    sc_signal< sc_logic > out_layer_10_data_V_ce0;
    sc_signal< sc_logic > out_layer_10_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_10_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_10_data_V_q0;
    sc_signal< sc_lv<6> > out_layer_11_data_V_address0;
    sc_signal< sc_logic > out_layer_11_data_V_ce0;
    sc_signal< sc_logic > out_layer_11_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_11_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_11_data_V_q0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_ap_start;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_ap_done;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_ap_idle;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_ap_ready;
    sc_signal< sc_lv<13> > grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0;
    sc_signal< sc_lv<4> > grp_CORRELATE_1_fu_2251_filter_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_filter_V_ce0;
    sc_signal< sc_lv<6> > grp_CORRELATE_1_fu_2251_correlate_img_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_correlate_img_V_ce0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_correlate_img_V_we0;
    sc_signal< sc_lv<12> > grp_CORRELATE_1_fu_2251_correlate_img_V_d0;
    sc_signal< sc_lv<7> > row_idx_0_reg_1950;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<7> > j_0_0_reg_1962;
    sc_signal< sc_lv<1> > icmp_ln819_fu_2358_p2;
    sc_signal< sc_lv<7> > j_0_1_reg_1973;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln819_1_fu_2375_p2;
    sc_signal< sc_lv<7> > j_0_2_reg_1984;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln819_2_fu_2392_p2;
    sc_signal< sc_lv<7> > j_0_3_reg_1995;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln819_3_fu_2409_p2;
    sc_signal< sc_lv<7> > j_0_4_reg_2006;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln819_4_fu_2426_p2;
    sc_signal< sc_lv<7> > j_0_5_reg_2017;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln819_5_fu_2443_p2;
    sc_signal< sc_lv<7> > j_0_6_reg_2028;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > icmp_ln819_6_fu_2460_p2;
    sc_signal< sc_lv<7> > j_0_7_reg_2039;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln819_7_fu_2477_p2;
    sc_signal< sc_lv<7> > j_0_8_reg_2050;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > icmp_ln819_8_fu_2494_p2;
    sc_signal< sc_lv<7> > j_0_9_reg_2061;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > icmp_ln819_9_fu_2511_p2;
    sc_signal< sc_lv<7> > j_0_10_reg_2072;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln819_10_fu_2528_p2;
    sc_signal< sc_lv<7> > j_0_11_reg_2083;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > icmp_ln819_11_fu_2545_p2;
    sc_signal< sc_lv<4> > current_input_channe_reg_2094;
    sc_signal< sc_lv<2> > filter_line_0_reg_2106;
    sc_signal< sc_lv<7> > index_input_element_s_reg_2117;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<7> > index_input_element1_reg_2128;
    sc_signal< sc_lv<7> > index_input_element2_reg_2139;
    sc_signal< sc_lv<7> > index_input_element2_4_reg_2150;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<7> > index_input_element2_5_reg_2161;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<4> > current_filter_0_reg_2172;
    sc_signal< sc_lv<4> > current_input_channe_7_reg_2184;
    sc_signal< sc_lv<4> > subfilter_element_0_reg_2195;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<2> > input_line_0_reg_2207;
    sc_signal< sc_lv<7> > index_input_element2_6_reg_2218;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<7> > index_input_element2_7_reg_2229;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<7> > index_input_element2_8_reg_2240;
    sc_signal< sc_logic > io_acc_block_signal_op1057;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_2251_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln821_fu_2370_p1;
    sc_signal< sc_lv<64> > zext_ln821_1_fu_2387_p1;
    sc_signal< sc_lv<64> > zext_ln821_2_fu_2404_p1;
    sc_signal< sc_lv<64> > zext_ln821_3_fu_2421_p1;
    sc_signal< sc_lv<64> > zext_ln821_4_fu_2438_p1;
    sc_signal< sc_lv<64> > zext_ln821_5_fu_2455_p1;
    sc_signal< sc_lv<64> > zext_ln821_6_fu_2472_p1;
    sc_signal< sc_lv<64> > zext_ln821_7_fu_2489_p1;
    sc_signal< sc_lv<64> > zext_ln821_8_fu_2506_p1;
    sc_signal< sc_lv<64> > zext_ln821_9_fu_2523_p1;
    sc_signal< sc_lv<64> > zext_ln821_10_fu_2540_p1;
    sc_signal< sc_lv<64> > zext_ln821_11_fu_2557_p1;
    sc_signal< sc_lv<64> > zext_ln321_52_fu_2842_p1;
    sc_signal< sc_lv<64> > zext_ln321_51_fu_2825_p1;
    sc_signal< sc_lv<64> > zext_ln321_53_fu_2859_p1;
    sc_signal< sc_lv<64> > zext_ln321_54_fu_2876_p1;
    sc_signal< sc_lv<64> > zext_ln321_56_fu_2908_p1;
    sc_signal< sc_lv<64> > zext_ln321_57_fu_2924_p1;
    sc_signal< sc_lv<64> > zext_ln321_59_fu_2949_p1;
    sc_signal< sc_lv<64> > zext_ln321_66_fu_3023_p1;
    sc_signal< sc_lv<64> > zext_ln321_65_fu_3006_p1;
    sc_signal< sc_lv<64> > zext_ln321_67_fu_3040_p1;
    sc_signal< sc_lv<64> > zext_ln321_68_fu_3057_p1;
    sc_signal< sc_lv<64> > zext_ln321_70_fu_3083_p1;
    sc_signal< sc_lv<64> > zext_ln321_76_fu_3182_p1;
    sc_signal< sc_lv<64> > zext_ln321_77_fu_3244_p1;
    sc_signal< sc_lv<64> > zext_ln321_83_fu_3279_p1;
    sc_signal< sc_lv<64> > zext_ln321_84_fu_3295_p1;
    sc_signal< sc_lv<64> > zext_ln203_31_fu_3411_p1;
    sc_signal< sc_lv<64> > zext_ln904_1_fu_3415_p1;
    sc_signal< sc_lv<64> > zext_ln203_38_fu_3553_p1;
    sc_signal< sc_lv<64> > zext_ln203_39_fu_3563_p1;
    sc_signal< sc_lv<64> > zext_ln916_fu_3579_p1;
    sc_signal< sc_lv<64> > zext_ln321_61_fu_3757_p1;
    sc_signal< sc_lv<1> > tmp_valid_V_4_fu_3766_p14;
    sc_signal< sc_lv<6> > grp_fu_2258_p4;
    sc_signal< sc_lv<1> > icmp_ln879_fu_2580_p2;
    sc_signal< sc_lv<11> > tmp_44_fu_2592_p3;
    sc_signal< sc_lv<9> > tmp_45_fu_2604_p3;
    sc_signal< sc_lv<12> > zext_ln321_fu_2600_p1;
    sc_signal< sc_lv<12> > zext_ln321_45_fu_2612_p1;
    sc_signal< sc_lv<12> > sub_ln321_fu_2616_p2;
    sc_signal< sc_lv<6> > tmp_46_fu_2660_p3;
    sc_signal< sc_lv<4> > tmp_47_fu_2672_p3;
    sc_signal< sc_lv<7> > zext_ln321_46_fu_2668_p1;
    sc_signal< sc_lv<7> > zext_ln321_47_fu_2680_p1;
    sc_signal< sc_lv<7> > sub_ln321_3_fu_2684_p2;
    sc_signal< sc_lv<8> > sext_ln321_6_fu_2690_p1;
    sc_signal< sc_lv<8> > add_ln321_fu_2694_p2;
    sc_signal< sc_lv<7> > trunc_ln321_fu_2699_p1;
    sc_signal< sc_lv<9> > tmp_37_fu_2711_p3;
    sc_signal< sc_lv<13> > sext_ln321_7_fu_2719_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_2703_p3;
    sc_signal< sc_lv<6> > tmp_48_fu_2729_p3;
    sc_signal< sc_lv<4> > tmp_49_fu_2741_p3;
    sc_signal< sc_lv<7> > zext_ln321_48_fu_2737_p1;
    sc_signal< sc_lv<7> > zext_ln321_49_fu_2749_p1;
    sc_signal< sc_lv<7> > sub_ln321_4_fu_2753_p2;
    sc_signal< sc_lv<8> > sext_ln321_8_fu_2759_p1;
    sc_signal< sc_lv<8> > add_ln321_30_fu_2763_p2;
    sc_signal< sc_lv<7> > trunc_ln321_4_fu_2768_p1;
    sc_signal< sc_lv<9> > tmp_38_fu_2780_p3;
    sc_signal< sc_lv<13> > sext_ln321_9_fu_2788_p1;
    sc_signal< sc_lv<13> > p_shl11_cast_fu_2772_p3;
    sc_signal< sc_lv<13> > zext_ln321_50_fu_2798_p1;
    sc_signal< sc_lv<13> > add_ln321_32_fu_2802_p2;
    sc_signal< sc_lv<13> > shl_ln321_fu_2807_p2;
    sc_signal< sc_lv<13> > shl_ln321_1_fu_2813_p2;
    sc_signal< sc_lv<13> > or_ln321_fu_2836_p2;
    sc_signal< sc_lv<13> > add_ln321_34_fu_2853_p2;
    sc_signal< sc_lv<13> > add_ln321_35_fu_2870_p2;
    sc_signal< sc_lv<13> > zext_ln321_55_fu_2899_p1;
    sc_signal< sc_lv<13> > add_ln321_36_fu_2903_p2;
    sc_signal< sc_lv<13> > zext_ln321_58_fu_2940_p1;
    sc_signal< sc_lv<13> > add_ln321_38_fu_2944_p2;
    sc_signal< sc_lv<10> > tmp_54_fu_2966_p3;
    sc_signal< sc_lv<5> > tmp_55_fu_2978_p3;
    sc_signal< sc_lv<11> > zext_ln321_63_fu_2986_p1;
    sc_signal< sc_lv<11> > zext_ln321_62_fu_2974_p1;
    sc_signal< sc_lv<11> > add_ln321_40_fu_2990_p2;
    sc_signal< sc_lv<12> > zext_ln321_64_fu_2996_p1;
    sc_signal< sc_lv<12> > add_ln321_42_fu_3017_p2;
    sc_signal< sc_lv<12> > add_ln321_43_fu_3034_p2;
    sc_signal< sc_lv<12> > add_ln321_44_fu_3051_p2;
    sc_signal< sc_lv<12> > zext_ln321_69_fu_3074_p1;
    sc_signal< sc_lv<12> > add_ln321_45_fu_3078_p2;
    sc_signal< sc_lv<10> > tmp_56_fu_3104_p3;
    sc_signal< sc_lv<5> > tmp_57_fu_3116_p3;
    sc_signal< sc_lv<11> > zext_ln321_72_fu_3112_p1;
    sc_signal< sc_lv<11> > zext_ln321_73_fu_3124_p1;
    sc_signal< sc_lv<13> > zext_ln321_71_fu_3100_p1;
    sc_signal< sc_lv<13> > add_ln321_47_fu_3134_p2;
    sc_signal< sc_lv<13> > shl_ln321_2_fu_3139_p2;
    sc_signal< sc_lv<13> > shl_ln321_3_fu_3145_p2;
    sc_signal< sc_lv<11> > zext_ln321_75_fu_3173_p1;
    sc_signal< sc_lv<11> > add_ln321_49_fu_3177_p2;
    sc_signal< sc_lv<13> > zext_ln321_74_fu_3169_p1;
    sc_signal< sc_lv<10> > tmp_58_fu_3198_p3;
    sc_signal< sc_lv<5> > tmp_59_fu_3210_p3;
    sc_signal< sc_lv<11> > zext_ln321_79_fu_3218_p1;
    sc_signal< sc_lv<11> > zext_ln321_78_fu_3206_p1;
    sc_signal< sc_lv<11> > add_ln321_51_fu_3222_p2;
    sc_signal< sc_lv<12> > zext_ln321_80_fu_3228_p1;
    sc_signal< sc_lv<11> > zext_ln321_82_fu_3270_p1;
    sc_signal< sc_lv<11> > add_ln321_54_fu_3274_p2;
    sc_signal< sc_lv<12> > zext_ln321_81_fu_3266_p1;
    sc_signal< sc_lv<7> > tmp_50_fu_3341_p3;
    sc_signal< sc_lv<8> > zext_ln203_28_fu_3349_p1;
    sc_signal< sc_lv<8> > zext_ln203_29_fu_3371_p1;
    sc_signal< sc_lv<8> > add_ln203_16_fu_3375_p2;
    sc_signal< sc_lv<10> > tmp_40_fu_3388_p3;
    sc_signal< sc_lv<12> > p_shl15_cast_fu_3380_p3;
    sc_signal< sc_lv<12> > zext_ln203_30_fu_3396_p1;
    sc_signal< sc_lv<12> > sub_ln203_fu_3400_p2;
    sc_signal< sc_lv<6> > tmp_51_fu_3437_p3;
    sc_signal< sc_lv<4> > tmp_52_fu_3449_p3;
    sc_signal< sc_lv<7> > zext_ln203_32_fu_3445_p1;
    sc_signal< sc_lv<7> > zext_ln203_34_fu_3461_p1;
    sc_signal< sc_lv<7> > sub_ln203_2_fu_3465_p2;
    sc_signal< sc_lv<8> > sext_ln203_4_fu_3471_p1;
    sc_signal< sc_lv<8> > add_ln203_18_fu_3475_p2;
    sc_signal< sc_lv<7> > trunc_ln203_fu_3480_p1;
    sc_signal< sc_lv<9> > tmp_41_fu_3492_p3;
    sc_signal< sc_lv<13> > sext_ln203_5_fu_3500_p1;
    sc_signal< sc_lv<13> > p_shl17_cast_fu_3484_p3;
    sc_signal< sc_lv<8> > tmp_53_fu_3510_p3;
    sc_signal< sc_lv<9> > zext_ln203_33_fu_3457_p1;
    sc_signal< sc_lv<9> > zext_ln203_35_fu_3518_p1;
    sc_signal< sc_lv<13> > zext_ln203_37_fu_3544_p1;
    sc_signal< sc_lv<13> > add_ln203_21_fu_3548_p2;
    sc_signal< sc_lv<9> > zext_ln203_36_fu_3540_p1;
    sc_signal< sc_lv<12> > grp_fu_2316_p14;
    sc_signal< sc_lv<3> > sext_ln1265_fu_3602_p0;
    sc_signal< sc_lv<3> > sext_ln703_fu_3606_p0;
    sc_signal< sc_lv<11> > trunc_ln703_fu_3638_p1;
    sc_signal< sc_lv<12> > aux_sum_V_fu_3642_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_3658_p3;
    sc_signal< sc_lv<14> > shl_ln1118_1_fu_3681_p3;
    sc_signal< sc_lv<16> > shl_ln_fu_3674_p3;
    sc_signal< sc_lv<16> > sext_ln1118_fu_3688_p1;
    sc_signal< sc_lv<11> > select_ln14_fu_3698_p3;
    sc_signal< sc_lv<15> > lhs_V_fu_3704_p3;
    sc_signal< sc_lv<16> > r_V_fu_3692_p2;
    sc_signal< sc_lv<16> > zext_ln728_fu_3712_p1;
    sc_signal< sc_lv<16> > ret_V_fu_3716_p2;
    sc_signal< sc_lv<9> > zext_ln321_60_fu_3744_p1;
    sc_signal< sc_lv<9> > add_ln321_39_fu_3747_p2;
    sc_signal< sc_lv<10> > sext_ln321_10_fu_3753_p1;
    sc_signal< sc_lv<56> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<56> ap_ST_fsm_state1;
    static const sc_lv<56> ap_ST_fsm_state2;
    static const sc_lv<56> ap_ST_fsm_state3;
    static const sc_lv<56> ap_ST_fsm_state4;
    static const sc_lv<56> ap_ST_fsm_state5;
    static const sc_lv<56> ap_ST_fsm_state6;
    static const sc_lv<56> ap_ST_fsm_state7;
    static const sc_lv<56> ap_ST_fsm_state8;
    static const sc_lv<56> ap_ST_fsm_state9;
    static const sc_lv<56> ap_ST_fsm_state10;
    static const sc_lv<56> ap_ST_fsm_state11;
    static const sc_lv<56> ap_ST_fsm_state12;
    static const sc_lv<56> ap_ST_fsm_state13;
    static const sc_lv<56> ap_ST_fsm_state14;
    static const sc_lv<56> ap_ST_fsm_state15;
    static const sc_lv<56> ap_ST_fsm_state16;
    static const sc_lv<56> ap_ST_fsm_state17;
    static const sc_lv<56> ap_ST_fsm_state18;
    static const sc_lv<56> ap_ST_fsm_state19;
    static const sc_lv<56> ap_ST_fsm_state20;
    static const sc_lv<56> ap_ST_fsm_state21;
    static const sc_lv<56> ap_ST_fsm_state22;
    static const sc_lv<56> ap_ST_fsm_state23;
    static const sc_lv<56> ap_ST_fsm_state24;
    static const sc_lv<56> ap_ST_fsm_state25;
    static const sc_lv<56> ap_ST_fsm_state26;
    static const sc_lv<56> ap_ST_fsm_state27;
    static const sc_lv<56> ap_ST_fsm_state28;
    static const sc_lv<56> ap_ST_fsm_state29;
    static const sc_lv<56> ap_ST_fsm_state30;
    static const sc_lv<56> ap_ST_fsm_state31;
    static const sc_lv<56> ap_ST_fsm_state32;
    static const sc_lv<56> ap_ST_fsm_state33;
    static const sc_lv<56> ap_ST_fsm_state34;
    static const sc_lv<56> ap_ST_fsm_state35;
    static const sc_lv<56> ap_ST_fsm_state36;
    static const sc_lv<56> ap_ST_fsm_state37;
    static const sc_lv<56> ap_ST_fsm_state38;
    static const sc_lv<56> ap_ST_fsm_state39;
    static const sc_lv<56> ap_ST_fsm_state40;
    static const sc_lv<56> ap_ST_fsm_state41;
    static const sc_lv<56> ap_ST_fsm_state42;
    static const sc_lv<56> ap_ST_fsm_state43;
    static const sc_lv<56> ap_ST_fsm_state44;
    static const sc_lv<56> ap_ST_fsm_state45;
    static const sc_lv<56> ap_ST_fsm_state46;
    static const sc_lv<56> ap_ST_fsm_state47;
    static const sc_lv<56> ap_ST_fsm_state48;
    static const sc_lv<56> ap_ST_fsm_state49;
    static const sc_lv<56> ap_ST_fsm_state50;
    static const sc_lv<56> ap_ST_fsm_state51;
    static const sc_lv<56> ap_ST_fsm_state52;
    static const sc_lv<56> ap_ST_fsm_state53;
    static const sc_lv<56> ap_ST_fsm_state54;
    static const sc_lv<56> ap_ST_fsm_state55;
    static const sc_lv<56> ap_ST_fsm_state56;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<13> ap_const_lv13_6;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<13> ap_const_lv13_40;
    static const sc_lv<13> ap_const_lv13_41;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<12> ap_const_lv12_630;
    static const sc_lv<12> ap_const_lv12_631;
    static const sc_lv<12> ap_const_lv12_670;
    static const sc_lv<12> ap_const_lv12_671;
    static const sc_lv<11> ap_const_lv11_318;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_118;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln203_15_fu_3353_p2();
    void thread_add_ln203_16_fu_3375_p2();
    void thread_add_ln203_17_fu_3406_p2();
    void thread_add_ln203_18_fu_3475_p2();
    void thread_add_ln203_19_fu_3504_p2();
    void thread_add_ln203_20_fu_3522_p2();
    void thread_add_ln203_21_fu_3548_p2();
    void thread_add_ln203_22_fu_3558_p2();
    void thread_add_ln203_fu_3647_p2();
    void thread_add_ln321_29_fu_2723_p2();
    void thread_add_ln321_30_fu_2763_p2();
    void thread_add_ln321_31_fu_2792_p2();
    void thread_add_ln321_32_fu_2802_p2();
    void thread_add_ln321_33_fu_2819_p2();
    void thread_add_ln321_34_fu_2853_p2();
    void thread_add_ln321_35_fu_2870_p2();
    void thread_add_ln321_36_fu_2903_p2();
    void thread_add_ln321_37_fu_2919_p2();
    void thread_add_ln321_38_fu_2944_p2();
    void thread_add_ln321_39_fu_3747_p2();
    void thread_add_ln321_40_fu_2990_p2();
    void thread_add_ln321_41_fu_3000_p2();
    void thread_add_ln321_42_fu_3017_p2();
    void thread_add_ln321_43_fu_3034_p2();
    void thread_add_ln321_44_fu_3051_p2();
    void thread_add_ln321_45_fu_3078_p2();
    void thread_add_ln321_46_fu_3128_p2();
    void thread_add_ln321_47_fu_3134_p2();
    void thread_add_ln321_48_fu_3151_p2();
    void thread_add_ln321_49_fu_3177_p2();
    void thread_add_ln321_50_fu_3193_p2();
    void thread_add_ln321_51_fu_3222_p2();
    void thread_add_ln321_52_fu_3232_p2();
    void thread_add_ln321_53_fu_3238_p2();
    void thread_add_ln321_54_fu_3274_p2();
    void thread_add_ln321_55_fu_3290_p2();
    void thread_add_ln321_fu_2694_p2();
    void thread_add_ln703_fu_3596_p2();
    void thread_add_ln819_10_fu_2534_p2();
    void thread_add_ln819_11_fu_2551_p2();
    void thread_add_ln819_1_fu_2381_p2();
    void thread_add_ln819_2_fu_2398_p2();
    void thread_add_ln819_3_fu_2415_p2();
    void thread_add_ln819_4_fu_2432_p2();
    void thread_add_ln819_5_fu_2449_p2();
    void thread_add_ln819_6_fu_2466_p2();
    void thread_add_ln819_7_fu_2483_p2();
    void thread_add_ln819_8_fu_2500_p2();
    void thread_add_ln819_9_fu_2517_p2();
    void thread_add_ln819_fu_2364_p2();
    void thread_and_ln879_fu_2586_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state31();
    void thread_ap_block_state33();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_aux_sum_V_fu_3642_p2();
    void thread_biases_layer6_V_address0();
    void thread_biases_layer6_V_ce0();
    void thread_channel_from_prev_ou_address0();
    void thread_channel_from_prev_ou_ce0();
    void thread_channel_from_prev_ou_we0();
    void thread_corr5_out_V_data_V_blk_n();
    void thread_corr5_out_V_data_V_read();
    void thread_corr5_out_V_dest_V_blk_n();
    void thread_corr5_out_V_dest_V_read();
    void thread_corr5_out_V_id_V_blk_n();
    void thread_corr5_out_V_id_V_read();
    void thread_corr5_out_V_keep_V_blk_n();
    void thread_corr5_out_V_keep_V_read();
    void thread_corr5_out_V_last_V_blk_n();
    void thread_corr5_out_V_last_V_read();
    void thread_corr5_out_V_user_V_blk_n();
    void thread_corr5_out_V_user_V_read();
    void thread_corr5_out_V_valid_V_blk_n();
    void thread_corr5_out_V_valid_V_read();
    void thread_corr6_out_V_data_V_blk_n();
    void thread_corr6_out_V_data_V_din();
    void thread_corr6_out_V_data_V_write();
    void thread_corr6_out_V_dest_V_blk_n();
    void thread_corr6_out_V_dest_V_din();
    void thread_corr6_out_V_dest_V_write();
    void thread_corr6_out_V_id_V_blk_n();
    void thread_corr6_out_V_id_V_din();
    void thread_corr6_out_V_id_V_write();
    void thread_corr6_out_V_keep_V_blk_n();
    void thread_corr6_out_V_keep_V_din();
    void thread_corr6_out_V_keep_V_write();
    void thread_corr6_out_V_last_V_blk_n();
    void thread_corr6_out_V_last_V_din();
    void thread_corr6_out_V_last_V_write();
    void thread_corr6_out_V_user_V_blk_n();
    void thread_corr6_out_V_user_V_din();
    void thread_corr6_out_V_user_V_write();
    void thread_corr6_out_V_valid_V_blk_n();
    void thread_corr6_out_V_valid_V_din();
    void thread_corr6_out_V_valid_V_write();
    void thread_correlate_img_address0();
    void thread_correlate_img_ce0();
    void thread_correlate_img_we0();
    void thread_current_filter_fu_3311_p2();
    void thread_current_input_channe_4_fu_2638_p2();
    void thread_current_input_channe_5_fu_3331_p2();
    void thread_filter_line_fu_2654_p2();
    void thread_grp_CORRELATE_1_fu_2251_ap_start();
    void thread_grp_fu_2258_p4();
    void thread_grp_fu_2268_p2();
    void thread_icmp_ln1494_fu_3652_p2();
    void thread_icmp_ln807_fu_2346_p2();
    void thread_icmp_ln819_10_fu_2528_p2();
    void thread_icmp_ln819_11_fu_2545_p2();
    void thread_icmp_ln819_1_fu_2375_p2();
    void thread_icmp_ln819_2_fu_2392_p2();
    void thread_icmp_ln819_3_fu_2409_p2();
    void thread_icmp_ln819_4_fu_2426_p2();
    void thread_icmp_ln819_5_fu_2443_p2();
    void thread_icmp_ln819_6_fu_2460_p2();
    void thread_icmp_ln819_7_fu_2477_p2();
    void thread_icmp_ln819_8_fu_2494_p2();
    void thread_icmp_ln819_9_fu_2511_p2();
    void thread_icmp_ln819_fu_2358_p2();
    void thread_icmp_ln825_fu_2632_p2();
    void thread_icmp_ln828_fu_2562_p2();
    void thread_icmp_ln830_fu_2648_p2();
    void thread_icmp_ln832_fu_2887_p2();
    void thread_icmp_ln841_fu_2568_p2();
    void thread_icmp_ln844_fu_2934_p2();
    void thread_icmp_ln860_fu_2574_p2();
    void thread_icmp_ln863_fu_3068_p2();
    void thread_icmp_ln879_fu_2580_p2();
    void thread_icmp_ln881_fu_3157_p2();
    void thread_icmp_ln889_fu_3254_p2();
    void thread_icmp_ln898_fu_3305_p2();
    void thread_icmp_ln900_fu_3325_p2();
    void thread_icmp_ln902_fu_3359_p2();
    void thread_icmp_ln906_fu_3425_p2();
    void thread_icmp_ln908_fu_3528_p2();
    void thread_icmp_ln914_fu_3567_p2();
    void thread_icmp_ln919_fu_3610_p2();
    void thread_img_channel_data_V_address0();
    void thread_img_channel_data_V_address1();
    void thread_img_channel_data_V_ce0();
    void thread_img_channel_data_V_ce1();
    void thread_img_channel_data_V_d0();
    void thread_img_channel_data_V_d1();
    void thread_img_channel_data_V_we0();
    void thread_img_channel_data_V_we1();
    void thread_img_channel_dest_V_address0();
    void thread_img_channel_dest_V_address1();
    void thread_img_channel_dest_V_ce0();
    void thread_img_channel_dest_V_ce1();
    void thread_img_channel_dest_V_d0();
    void thread_img_channel_dest_V_d1();
    void thread_img_channel_dest_V_we0();
    void thread_img_channel_dest_V_we1();
    void thread_img_channel_id_V_address0();
    void thread_img_channel_id_V_address1();
    void thread_img_channel_id_V_ce0();
    void thread_img_channel_id_V_ce1();
    void thread_img_channel_id_V_d0();
    void thread_img_channel_id_V_d1();
    void thread_img_channel_id_V_we0();
    void thread_img_channel_id_V_we1();
    void thread_img_channel_keep_V_address0();
    void thread_img_channel_keep_V_address1();
    void thread_img_channel_keep_V_ce0();
    void thread_img_channel_keep_V_ce1();
    void thread_img_channel_keep_V_d0();
    void thread_img_channel_keep_V_d1();
    void thread_img_channel_keep_V_we0();
    void thread_img_channel_keep_V_we1();
    void thread_img_channel_last_V_address0();
    void thread_img_channel_last_V_address1();
    void thread_img_channel_last_V_ce0();
    void thread_img_channel_last_V_ce1();
    void thread_img_channel_last_V_d0();
    void thread_img_channel_last_V_d1();
    void thread_img_channel_last_V_we0();
    void thread_img_channel_last_V_we1();
    void thread_img_channel_user_V_address0();
    void thread_img_channel_user_V_address1();
    void thread_img_channel_user_V_ce0();
    void thread_img_channel_user_V_ce1();
    void thread_img_channel_user_V_d0();
    void thread_img_channel_user_V_d1();
    void thread_img_channel_user_V_we0();
    void thread_img_channel_user_V_we1();
    void thread_img_channel_valid_V_address0();
    void thread_img_channel_valid_V_address1();
    void thread_img_channel_valid_V_ce0();
    void thread_img_channel_valid_V_ce1();
    void thread_img_channel_valid_V_d0();
    void thread_img_channel_valid_V_d1();
    void thread_img_channel_valid_V_we0();
    void thread_img_channel_valid_V_we1();
    void thread_index_input_element_10_fu_3534_p2();
    void thread_index_input_element_11_fu_3094_p2();
    void thread_index_input_element_12_fu_3573_p2();
    void thread_index_input_element_13_fu_3163_p2();
    void thread_index_input_element_14_fu_3260_p2();
    void thread_index_input_element_8_fu_2960_p2();
    void thread_index_input_element_9_fu_3616_p2();
    void thread_index_input_element_fu_2893_p2();
    void thread_input_line_fu_3431_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op1057();
    void thread_io_acc_block_signal_op454();
    void thread_io_acc_block_signal_op572();
    void thread_lhs_V_fu_3704_p3();
    void thread_or_ln321_fu_2836_p2();
    void thread_or_ln860_fu_2626_p2();
    void thread_out_layer_0_data_V_address0();
    void thread_out_layer_0_data_V_ce0();
    void thread_out_layer_0_data_V_d0();
    void thread_out_layer_0_data_V_we0();
    void thread_out_layer_0_valid_V_address0();
    void thread_out_layer_0_valid_V_ce0();
    void thread_out_layer_10_data_V_address0();
    void thread_out_layer_10_data_V_ce0();
    void thread_out_layer_10_data_V_d0();
    void thread_out_layer_10_data_V_we0();
    void thread_out_layer_10_valid_s_address0();
    void thread_out_layer_10_valid_s_ce0();
    void thread_out_layer_11_data_V_address0();
    void thread_out_layer_11_data_V_ce0();
    void thread_out_layer_11_data_V_d0();
    void thread_out_layer_11_data_V_we0();
    void thread_out_layer_11_valid_s_address0();
    void thread_out_layer_11_valid_s_ce0();
    void thread_out_layer_1_data_V_address0();
    void thread_out_layer_1_data_V_ce0();
    void thread_out_layer_1_data_V_d0();
    void thread_out_layer_1_data_V_we0();
    void thread_out_layer_1_valid_V_address0();
    void thread_out_layer_1_valid_V_ce0();
    void thread_out_layer_2_data_V_address0();
    void thread_out_layer_2_data_V_ce0();
    void thread_out_layer_2_data_V_d0();
    void thread_out_layer_2_data_V_we0();
    void thread_out_layer_2_valid_V_address0();
    void thread_out_layer_2_valid_V_ce0();
    void thread_out_layer_3_data_V_address0();
    void thread_out_layer_3_data_V_ce0();
    void thread_out_layer_3_data_V_d0();
    void thread_out_layer_3_data_V_we0();
    void thread_out_layer_3_valid_V_address0();
    void thread_out_layer_3_valid_V_ce0();
    void thread_out_layer_4_data_V_address0();
    void thread_out_layer_4_data_V_ce0();
    void thread_out_layer_4_data_V_d0();
    void thread_out_layer_4_data_V_we0();
    void thread_out_layer_4_valid_V_address0();
    void thread_out_layer_4_valid_V_ce0();
    void thread_out_layer_5_data_V_address0();
    void thread_out_layer_5_data_V_ce0();
    void thread_out_layer_5_data_V_d0();
    void thread_out_layer_5_data_V_we0();
    void thread_out_layer_5_valid_V_address0();
    void thread_out_layer_5_valid_V_ce0();
    void thread_out_layer_6_data_V_address0();
    void thread_out_layer_6_data_V_ce0();
    void thread_out_layer_6_data_V_d0();
    void thread_out_layer_6_data_V_we0();
    void thread_out_layer_6_valid_V_address0();
    void thread_out_layer_6_valid_V_ce0();
    void thread_out_layer_7_data_V_address0();
    void thread_out_layer_7_data_V_ce0();
    void thread_out_layer_7_data_V_d0();
    void thread_out_layer_7_data_V_we0();
    void thread_out_layer_7_valid_V_address0();
    void thread_out_layer_7_valid_V_ce0();
    void thread_out_layer_8_data_V_address0();
    void thread_out_layer_8_data_V_ce0();
    void thread_out_layer_8_data_V_d0();
    void thread_out_layer_8_data_V_we0();
    void thread_out_layer_8_valid_V_address0();
    void thread_out_layer_8_valid_V_ce0();
    void thread_out_layer_9_data_V_address0();
    void thread_out_layer_9_data_V_ce0();
    void thread_out_layer_9_data_V_d0();
    void thread_out_layer_9_data_V_we0();
    void thread_out_layer_9_valid_V_address0();
    void thread_out_layer_9_valid_V_ce0();
    void thread_p_shl11_cast_fu_2772_p3();
    void thread_p_shl15_cast_fu_3380_p3();
    void thread_p_shl17_cast_fu_3484_p3();
    void thread_p_shl_cast_fu_2703_p3();
    void thread_r_V_fu_3692_p2();
    void thread_real_start();
    void thread_ret_V_fu_3716_p2();
    void thread_row_idx_fu_2352_p2();
    void thread_select_ln14_fu_3698_p3();
    void thread_select_ln7_fu_3666_p3();
    void thread_sext_ln1118_fu_3688_p1();
    void thread_sext_ln1265_fu_3602_p0();
    void thread_sext_ln1265_fu_3602_p1();
    void thread_sext_ln203_4_fu_3471_p1();
    void thread_sext_ln203_5_fu_3500_p1();
    void thread_sext_ln321_10_fu_3753_p1();
    void thread_sext_ln321_6_fu_2690_p1();
    void thread_sext_ln321_7_fu_2719_p1();
    void thread_sext_ln321_8_fu_2759_p1();
    void thread_sext_ln321_9_fu_2788_p1();
    void thread_sext_ln321_fu_2622_p1();
    void thread_sext_ln703_fu_3606_p0();
    void thread_sext_ln703_fu_3606_p1();
    void thread_shl_ln1118_1_fu_3681_p3();
    void thread_shl_ln321_1_fu_2813_p2();
    void thread_shl_ln321_2_fu_3139_p2();
    void thread_shl_ln321_3_fu_3145_p2();
    void thread_shl_ln321_fu_2807_p2();
    void thread_shl_ln_fu_3674_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_2_fu_3465_p2();
    void thread_sub_ln203_fu_3400_p2();
    void thread_sub_ln321_3_fu_2684_p2();
    void thread_sub_ln321_4_fu_2753_p2();
    void thread_sub_ln321_fu_2616_p2();
    void thread_subfilter_element_fu_3365_p2();
    void thread_subfilter_layer_V_address0();
    void thread_subfilter_layer_V_ce0();
    void thread_subfilter_layer_V_d0();
    void thread_subfilter_layer_V_we0();
    void thread_tmp_37_fu_2711_p3();
    void thread_tmp_38_fu_2780_p3();
    void thread_tmp_39_fu_3658_p3();
    void thread_tmp_40_fu_3388_p3();
    void thread_tmp_41_fu_3492_p3();
    void thread_tmp_44_fu_2592_p3();
    void thread_tmp_45_fu_2604_p3();
    void thread_tmp_46_fu_2660_p3();
    void thread_tmp_47_fu_2672_p3();
    void thread_tmp_48_fu_2729_p3();
    void thread_tmp_49_fu_2741_p3();
    void thread_tmp_50_fu_3341_p3();
    void thread_tmp_51_fu_3437_p3();
    void thread_tmp_52_fu_3449_p3();
    void thread_tmp_53_fu_3510_p3();
    void thread_tmp_54_fu_2966_p3();
    void thread_tmp_55_fu_2978_p3();
    void thread_tmp_56_fu_3104_p3();
    void thread_tmp_57_fu_3116_p3();
    void thread_tmp_58_fu_3198_p3();
    void thread_tmp_59_fu_3210_p3();
    void thread_trunc_ln203_fu_3480_p1();
    void thread_trunc_ln321_4_fu_2768_p1();
    void thread_trunc_ln321_fu_2699_p1();
    void thread_trunc_ln703_fu_3638_p1();
    void thread_weights_layer6_V_address0();
    void thread_weights_layer6_V_ce0();
    void thread_zext_ln203_28_fu_3349_p1();
    void thread_zext_ln203_29_fu_3371_p1();
    void thread_zext_ln203_30_fu_3396_p1();
    void thread_zext_ln203_31_fu_3411_p1();
    void thread_zext_ln203_32_fu_3445_p1();
    void thread_zext_ln203_33_fu_3457_p1();
    void thread_zext_ln203_34_fu_3461_p1();
    void thread_zext_ln203_35_fu_3518_p1();
    void thread_zext_ln203_36_fu_3540_p1();
    void thread_zext_ln203_37_fu_3544_p1();
    void thread_zext_ln203_38_fu_3553_p1();
    void thread_zext_ln203_39_fu_3563_p1();
    void thread_zext_ln203_fu_3337_p1();
    void thread_zext_ln321_45_fu_2612_p1();
    void thread_zext_ln321_46_fu_2668_p1();
    void thread_zext_ln321_47_fu_2680_p1();
    void thread_zext_ln321_48_fu_2737_p1();
    void thread_zext_ln321_49_fu_2749_p1();
    void thread_zext_ln321_50_fu_2798_p1();
    void thread_zext_ln321_51_fu_2825_p1();
    void thread_zext_ln321_52_fu_2842_p1();
    void thread_zext_ln321_53_fu_2859_p1();
    void thread_zext_ln321_54_fu_2876_p1();
    void thread_zext_ln321_55_fu_2899_p1();
    void thread_zext_ln321_56_fu_2908_p1();
    void thread_zext_ln321_57_fu_2924_p1();
    void thread_zext_ln321_58_fu_2940_p1();
    void thread_zext_ln321_59_fu_2949_p1();
    void thread_zext_ln321_60_fu_3744_p1();
    void thread_zext_ln321_61_fu_3757_p1();
    void thread_zext_ln321_62_fu_2974_p1();
    void thread_zext_ln321_63_fu_2986_p1();
    void thread_zext_ln321_64_fu_2996_p1();
    void thread_zext_ln321_65_fu_3006_p1();
    void thread_zext_ln321_66_fu_3023_p1();
    void thread_zext_ln321_67_fu_3040_p1();
    void thread_zext_ln321_68_fu_3057_p1();
    void thread_zext_ln321_69_fu_3074_p1();
    void thread_zext_ln321_70_fu_3083_p1();
    void thread_zext_ln321_71_fu_3100_p1();
    void thread_zext_ln321_72_fu_3112_p1();
    void thread_zext_ln321_73_fu_3124_p1();
    void thread_zext_ln321_74_fu_3169_p1();
    void thread_zext_ln321_75_fu_3173_p1();
    void thread_zext_ln321_76_fu_3182_p1();
    void thread_zext_ln321_77_fu_3244_p1();
    void thread_zext_ln321_78_fu_3206_p1();
    void thread_zext_ln321_79_fu_3218_p1();
    void thread_zext_ln321_80_fu_3228_p1();
    void thread_zext_ln321_81_fu_3266_p1();
    void thread_zext_ln321_82_fu_3270_p1();
    void thread_zext_ln321_83_fu_3279_p1();
    void thread_zext_ln321_84_fu_3295_p1();
    void thread_zext_ln321_fu_2600_p1();
    void thread_zext_ln728_fu_3712_p1();
    void thread_zext_ln821_10_fu_2540_p1();
    void thread_zext_ln821_11_fu_2557_p1();
    void thread_zext_ln821_1_fu_2387_p1();
    void thread_zext_ln821_2_fu_2404_p1();
    void thread_zext_ln821_3_fu_2421_p1();
    void thread_zext_ln821_4_fu_2438_p1();
    void thread_zext_ln821_5_fu_2455_p1();
    void thread_zext_ln821_6_fu_2472_p1();
    void thread_zext_ln821_7_fu_2489_p1();
    void thread_zext_ln821_8_fu_2506_p1();
    void thread_zext_ln821_9_fu_2523_p1();
    void thread_zext_ln821_fu_2370_p1();
    void thread_zext_ln830_fu_2644_p1();
    void thread_zext_ln900_fu_3321_p1();
    void thread_zext_ln904_1_fu_3415_p1();
    void thread_zext_ln904_fu_3317_p1();
    void thread_zext_ln916_fu_3579_p1();
    void thread_zext_ln921_fu_3622_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
