INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
