* ******************************************************************************

* iCEcube Report

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:38:54

* File Generated:     Jun 28 2017 02:29:44

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE5LP
    Device:        iCE5LP2K
    Package:       SG48

Design statistics:
------------------
    FFs:                  8
    LUTs:                 23
    RAMs:                 0
    IOBs:                 18
    GBs:                  0
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGB_DRVs:             0
    IR_DRVs:              0
    LED_DRV_CURs:         0
    LEDD_IPs:             0
    DSPs:                 0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 24/2048
        Combinational Logic Cells: 16       out of   2048      0.78125%
        Sequential Logic Cells:    8        out of   2048      0.390625%
        Logic Tiles:               6        out of   440       1.36364%
    Registers: 
        Logic Registers:           8        out of   2048      0.390625%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGB_DRVs:                      0        out of   1         0%
    IR_DRVs:                       0        out of   1         0%
    LED_DRV_CURs:                  0        out of   1         0%
    LEDD_IPs:                      0        out of   1         0%
    DSPs:                          0        out of   4         0%
    Pins:
        Input Pins:                10       out of   39        25.641%
        Output Pins:               8        out of   39        20.5128%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                0        out of   8         0%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 12       out of   17        70.5882%
    Bank 2: 6        out of   22        27.2727%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name  
    ----------  ---------  -----------  -------  -------  -----------                   -----------  
    19          Input      SB_LVCMOS    No       2        Simple Input                  i_p19but     
    21          Input      SB_LVCMOS    No       2        Simple Input                  i_p21but     
    23          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[0]  
    25          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[1]  
    26          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[2]  
    27          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[3]  
    28          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[4]  
    31          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[5]  
    32          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[6]  
    34          Input      SB_LVCMOS    No       0        Simple Input                  i_switch[7]  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name  
    ----------  ---------  -----------  -------  -------  -----------                   -----------  
    36          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  o_leds[0]    
    38          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  o_leds[1]    
    42          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  o_leds[2]    
    43          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  o_leds[3]    
    45          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  o_leds[4]    
    46          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  o_leds[5]    
    47          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  o_leds[6]    
    48          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  o_leds[7]    



Router Summary:
---------------
    Status:  Successful
    Runtime: 24 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      165 out of  74681      0.22094%
                          Span 4       45 out of  15808      0.284666%
                         Span 12       29 out of   3184      0.910804%
      Vertical Inter-LUT Connect        1 out of   3080      0.0324675%

