Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 17:55:51 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpm_qdma_ep_part_wrapper_control_sets_placed.rpt
| Design       : cpm_qdma_ep_part_wrapper
| Device       : xcvp1202
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1565 |
|    Minimum number of control sets                        |   649 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   916 |
| Unused register locations in slices containing registers |  1647 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1565 |
| >= 0 to < 4        |   278 |
| >= 4 to < 6        |   197 |
| >= 6 to < 8        |   120 |
| >= 8 to < 10       |   255 |
| >= 10 to < 12      |    71 |
| >= 12 to < 14      |    66 |
| >= 14 to < 16      |    17 |
| >= 16              |   561 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             865 |          436 |
| No           | No                    | Yes                    |             904 |          303 |
| No           | Yes                   | No                     |            5511 |         1410 |
| Yes          | No                    | No                     |            3104 |          502 |
| Yes          | No                    | Yes                    |            1584 |          451 |
| Yes          | Yes                   | No                     |           17917 |         3301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                              |                                                                                                          Enable Signal                                                                                                         |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/CH_WIDTH_CONV[0].u_dma_byp_in/out_pop_up                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis1_mdma_c2h_tready                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_8                                                                                                         |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/E[0]                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_33                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_4                                                                                                         |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_tlast_reg_0[0]                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis1_mdma_c2h_tready                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_42                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/E[0]                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_36                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/cur_fsm[8]_i_1__0_n_0                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_7                                                                                                         |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_12                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/dsc_bypass[3]_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/mdma_dsc_crdt_in_rdy                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_tlast_reg_0[0]                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_13                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/perf_ctl[2]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2                                                                      |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_1                                                                                                         |                1 |              1 |         1.00 |
|  dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/sel |                                                                                                                                                                                                                                |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_13                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_36                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_24                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_idle                                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_len[15]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_len[15]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_qid[10]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_qid[10]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_buffsz[15]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_en                                                                                                                 |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_23                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_49                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_en                                                                                                                  |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_58                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/out_pop_up                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/out_ctrl[16]_i_1_n_0                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/int_m_axis_mdma_h2c_tready                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_len[15]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up_1                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up_0                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/RAM_INST[0].u_ram/int_push                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/RAM_INST[0].u_ram/int_push                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_51                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_addr_dec                                                                                                                                     | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_5                                                                                                         |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up_0                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_28                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_50                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up_1                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/out_pop_up                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_43                                                                     |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                1 |              1 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_done_vld_reg_i_1_n_0                                                                            |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis1_mdma_c2h_tready                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_12                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/u_tl_slv_rra/ch_arb.u_rra_avial/cur_lock[1]_i_1_n_0             |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_23                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_43                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                          |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_fsm[1]_i_2_n_0                                                                                                                                 | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_13                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                           | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/int_demux_rst_n_2_reg[0]                                           |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                       | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                    |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_12                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                    | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_46                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[127]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                           | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.brst_zero_reg                                       |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                    |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_rdata0                                                                                                                                      | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0           |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_1_n_0                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_4                                                                                                         |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                               | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                   |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/btt_int[0][11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                         |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/cur_fsm[8]_i_1__0_n_0                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_5                                                                                                         |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                     | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                      | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/u_tl_mst/out_pop_up                                                                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_8                                                                      |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/pkt_rcvd                                                                                                                                                                          | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/num_pkt_rcvd_2                                                                                                                   |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/Q[3]                                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h2[31]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h2[31]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[1]_i_1_n_0                                                                                  | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                     | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/valids_d1_i_1_n_0                                                                                                                              |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/perf_ctl[4]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[1]_i_1_n_0                                                                                                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                       | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/perf_ctl[2]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                      | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[1]_i_1_n_0                                                                                  | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                          |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_2_n_0                                                                            | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1_n_0                           |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_11                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                     |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/sdi_count_reg[7]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0           |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[1]_i_1_n_0                                                                                 | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/RAM_INST[0].u_ram/int_push                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/out_pop_up                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_buffsz[15]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_49                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN                                                                        |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[0]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[63]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/cmpt_size[1]_i_1_n_0                                                                                                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              2 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[1]_i_1_n_0                                                                                 | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              2 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__3_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[4].pfq_rst_reg[4]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__4_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[5].pfq_rst_reg[5]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__6_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[7].pfq_rst_reg[7]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_buffsz[15]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__7_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[8].pfq_rst_reg[8]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0                                                                                               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_req/E[0]                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/req_acc_rptr[2]_i_1_n_0                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_rdata0                                                                                                                                      | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                               | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/dsc_bypass[3]_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_irq[8]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                   | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_irq[8]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                     | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_en_i_1_n_0                                                                                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_31                                                                     |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/out_ctrl[16]_i_1_n_0                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/cmpt_size[1]_i_1_n_0                                                                                                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__9_n_0                                                                                              | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[10].pfq_rst_reg[10]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_nxt_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                               | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/user_l3fwd_rst                                                                                                                                 |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[m_valid_i]_i_1__0_n_0                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                   | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/dbg_userctrl_credits[15]_i_1_n_0                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/u_eq_mem/read_latency_b_cnt[2]_i_1__15_n_0                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                     | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/sdi_count_reg[7]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/E[0]                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_num_pkt[10]_i_1_n_0                                                                                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1_n_0                                                                                                  | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[0].pfq_rst_reg[0]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__8_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_2_n_0                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__10_n_0                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[11].pfq_rst_reg[11]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__11_n_0                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__12_n_0                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[13].pfq_rst_reg[13]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[m_valid_i]_i_1__0_n_0                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_cpl/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__13_n_0                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[14].pfq_rst_reg[14]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__14_n_0                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[15].pfq_rst_reg[15]_1[0]                                                              |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__0_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[1].pfq_rst_reg[1]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__5_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[6].pfq_rst_reg[6]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__1_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[2].pfq_rst_reg[2]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[2]_i_1_n_0                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_sop_ff_reg[0][0]                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                2 |              3 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/read_latency_b_cnt[2]_i_1__2_n_0                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[3].pfq_rst_reg[3]_1[0]                                                                |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                3 |              3 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_imm_crd_mst/SR[0]                                                                        |                1 |              3 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/iq_vld                                                                                                                            | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/h2c_user_cntr_max[63]_i_1_n_0                                                                                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/h2c_user_cntr_max[0]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/cmpt_size[1]_i_1_n_0                                                                                                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_num_pkt[10]_i_1_n_0                                                                                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_num_pkt[10]_i_1_n_0                                                                                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_h2c_perf_cntr_i/free_cnts_o0                                                                                                                                                                | dma1_qdma_app_i/user_control_i/h2c_user_cntr_rst                                                                                                                              |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                               |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                               |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_perf_cntr_i/free_cnts_o0                                                                                                                                                                | dma1_qdma_app_i/user_control_i/user_cntr_rst                                                                                                                                  |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                    |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/max_latency_o0                                                                                                                                                                    | dma1_qdma_app_i/user_control_i/user_l3fwd_rst                                                                                                                                 |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_57                                                                     |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_mty[3]_i_2_n_0                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_mty[3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_imm_crd_mst/int_demux_rst_n_2_reg_0[0]                                                   |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                             |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                              |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[191]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[159]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[255]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/ind_ctxt_sel_reg[3]_i_1_n_0                                                                                                                              | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mgmt_req_vld_aclk                                                                                                                                        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mgmt_rd_pnd_reg_reg_0                                                                                   |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[223]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_cmd[3]_i_1_n_0                                                                                                                                 | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/0                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[63]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                4 |              4 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/0                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                1 |              4 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_flr_start                                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                3 |              4 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_imm_crd_mst/int_demux_rst_n_2_reg_1[0]                                                   |                2 |              4 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[127]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mgmt_req_vld_aclk                                                                                                                                        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mgmt_rd_pnd_reg_reg_1                                                                                   |                1 |              5 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/u_tl_mst/out_pop_up                                                                                                 | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/iq_vld                                                                                                                            | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_5                                                                                                         |                1 |              5 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[127]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_18                                                                     |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state[4]_i_1_n_0                                                                                                                                 | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                4 |              5 |         1.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/start_gen                                                                                                                                                                             | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |                1 |              5 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_13                                                                     |                4 |              5 |         1.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                5 |              5 |         1.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_omsg_ofst[4]_i_1_n_0                                                                          |                1 |              5 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[63]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                4 |              5 |         1.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/dsc_dec_cnt[4]_i_1_n_0                                                                                                               |                1 |              5 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/Q[4]                                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/E[0]                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              5 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              5 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[5]_i_1_n_0                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                5 |              6 |         1.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/qid_wrb[0][10]_i_1_n_0                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/btt_wrb[0][12]_i_1_n_0                                                                                                               |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                        |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_18                                                                     |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                      | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                    |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[223]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2                                                                      |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_imm_crd_mst/AXIST.crdt_rst_reg[0]                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_22                                                                     |                5 |              6 |         1.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                      | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                    |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_imm_crd_mst/int_demux_rst_n_2_reg[0]                                                     |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[255]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[159]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                              | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/int_demux_rst_n_2_reg[0]                                           |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[5]_i_1_n_0                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2                                                                      |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[191]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_18                                                                     |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                     |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/E[0]                                                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/SR[0]                                                                    |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_req/ch_crdt[6]                                                              |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/Q[3]                                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                2 |              6 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                          | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                            |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                            |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                3 |              6 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                4 |              6 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                     | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                               |                1 |              6 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_21                                                                     |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_irq[8]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_irq[8]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                6 |              7 |         1.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[223]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[223]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/enc_cpl_vld0                                                                                                             |                                                                                                                                                                               |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_51                                                                     |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/int_push                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_8                                                                      |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[191]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[191]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[159]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[159]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg1[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[255]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                6 |              7 |         1.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[255]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              7 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                3 |              7 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                5 |              7 |         1.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                4 |              7 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                          | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg                                |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/p_0_in28_in                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/sram[24]_i_1__0_n_0         |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[2].u_ram/p_0_in26_in                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[2].u_ram/sram[24]_i_1__1_n_0         |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/out_ctrl[16]_i_1_n_0                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_49                                                                     |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_13                                                                     |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_35                                                                     |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                           |                                                                                                                                                                               |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.crdt_count[7]_i_1_n_0                                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/pcie1_unified_axis_cq_tdata[106]                                                                                             |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                         | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/dec_qid[10]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/requeue_qid_int[1][10]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/cmpt_size[1]_i_1_n_0                                                                                                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/pfch_byp_tag_reg[6]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[223]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[255]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[159]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[191]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/p_0_in                                                                                                                        |                                                                                                                                                                               |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/p_0_in                                                                                                                            |                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/E[0]                                                                                                                                        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/RdPtr[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fn_reg[7]_i_1_n_0                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in[fnc][7]_i_1_n_0                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_vld_aclk                                                                                                                                         |                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/E[0]                                                                                                                                                     |                                                                                                                                                                               |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/vf_index_reg[7]_i_1_n_0                                                                                                                                  | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/cur_fsm[8]_i_1__0_n_0                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/WrEn0                                                                                                                                              | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/WrPtr[7]_i_1_n_0                                                                           |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_target_fn0                                                                                                                                     | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_rdata0                                                                                                                                      | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[3].u_ram/p_0_in25_in                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[3].u_ram/sram[24]_i_1__2_n_0         |                1 |              8 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                6 |              8 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_18                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_20                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_addr_dec                                                                                                                                     |                                                                                                                                                                               |                5 |              8 |         1.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[10][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[11][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[12][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[13][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[0][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[6][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[14][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[15][7]_i_1_n_0                                                                                                                       | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[2][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[4][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[5][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[8][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[3][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[7][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[9][7]_i_1_n_0                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_h2c_i/st_count_sdi[7]_i_1_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/l3fwd_mmsn_read[7]_i_1_n_0                                                                                                                     |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/h2c_user_fiba_read[7]_i_1_n_0                                                                                                                  |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/user_fiba_read[7]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/mm_count_sdi[7]_i_2_n_0                                                                                                                                                                          | dma1_qdma_app_i/dsc_byp_h2c_i/mm_count_sdi[7]_i_1_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_8                                                                      |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                3 |              8 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                          | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                4 |              8 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                2 |              8 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[4].pfq_push_reg[4]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[4].pfq_rst_reg[4]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/CEB2                                                                                                               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_13                                                                     |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[14].pfq_pop_reg[14]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[14].pfq_rst_reg[14]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[4].pfq_pop_reg[4]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[4].pfq_rst_reg[4]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[5].pfq_push_reg[5]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[5].pfq_rst_reg[5]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                       | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                           |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                5 |              9 |         1.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                           | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/control_reg_c2h_reg_n_0_[31]                                                                                                                   |                1 |              9 |         9.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[3].pfq_push_reg[3]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[3].pfq_rst_reg[3]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/dest_req_ext_ff_reg[0]                                                                                                                             | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[13].pfq_push_reg[13]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[13].pfq_rst_reg[13]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[11].pfq_push_reg[11]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[11].pfq_rst_reg[11]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[3].pfq_pop_reg[3]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[3].pfq_rst_reg[3]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                            | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[13].pfq_pop_reg[13]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[13].pfq_rst_reg[13]_1[0]                                                              |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_pop_reg[9]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[12].pfq_push_reg[12]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/intq_push                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/rdptr0                                                                                                                            | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[11].pfq_pop_reg[11]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[11].pfq_rst_reg[11]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[9].pfq_push_reg[9]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[6].pfq_push_reg[6]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[6].pfq_rst_reg[6]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                            | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[0].pfq_push_reg[0]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[0].pfq_rst_reg[0]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[6].pfq_pop_reg[6]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[6].pfq_rst_reg[6]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[2].pfq_push_reg[2]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[2].pfq_rst_reg[2]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_qid[10]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[1].pfq_push_reg[1]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[1].pfq_rst_reg[1]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_pop_reg[12]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]_1[0]                                                              |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[5].pfq_pop_reg[5]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[5].pfq_rst_reg[5]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                5 |              9 |         1.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                           | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                6 |              9 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/E[0]                                                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_12                                                                     |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[8].pfq_pop_reg[8]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[8].pfq_rst_reg[8]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[1].pfq_pop_reg[1]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[1].pfq_rst_reg[1]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[14].pfq_push_reg[14]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[14].pfq_rst_reg[14]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[10].pfq_push_reg[10]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[10].pfq_rst_reg[10]_1[0]                                                              |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[15].pfq_pop_reg[15]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[15].pfq_rst_reg[15]_1[0]                                                              |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/E[0]                                                                                                                                                                               | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[64].desc_cnt_inst/user_reset_n0                                                                                     |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                5 |              9 |         1.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                           |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[7].pfq_pop_reg[7]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[7].pfq_rst_reg[7]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[0].pfq_pop_reg[0]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[0].pfq_rst_reg[0]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[2].pfq_pop_reg[2]_0[0]                                                                                                                 | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[2].pfq_rst_reg[2]_1[0]                                                                |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[8].pfq_push_reg[8]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[8].pfq_rst_reg[8]_1[0]                                                                |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[7].pfq_push_reg[7]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[7].pfq_rst_reg[7]_1[0]                                                                |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[10].pfq_pop_reg[10]_0[0]                                                                                                               | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[10].pfq_rst_reg[10]_1[0]                                                              |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[15].pfq_push_reg[15]_0[0]                                                                                                             | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[15].pfq_rst_reg[15]_1[0]                                                              |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/sel                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/pcie1_unified_axis_cq_tdata[106]                                                                                             |                2 |              9 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                3 |              9 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                5 |              9 |         1.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                4 |              9 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/scratch_reg2[31]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                6 |              9 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0                                              |                                                                                                                                                                               |                2 |             10 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0                                                 |                                                                                                                                                                               |                2 |             10 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_1_n_0                                                                                                                               | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                5 |             10 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/valid1                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/byte_ctr[16]_i_1_n_0                                                                                                                 |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_irq[8]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                7 |             10 |         1.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                7 |             10 |         1.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                       | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                5 |             10 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0                                               |                                                                                                                                                                               |                2 |             10 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0                                              |                                                                                                                                                                               |                2 |             10 |         5.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_0[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_44                                                                     |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                7 |             10 |         1.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/E[0]                                                                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_37                                                                     |                7 |             10 |         1.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                5 |             10 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_buffsz[15]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                8 |             10 |         1.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                7 |             10 |         1.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                 |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                6 |             10 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                3 |             10 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |                4 |             10 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                5 |             10 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/sdi_count_reg[7]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                8 |             11 |         1.38 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                7 |             11 |         1.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                5 |             11 |         2.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/qid_int[1][10]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                               |                3 |             11 |         3.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/qid_int                                                                                                                                                                               | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |                2 |             11 |         5.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                6 |             11 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/btt_int[0][11]_i_1_n_0                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/btt_int[0][12]_i_1_n_0                                                                                                               |                3 |             11 |         3.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                6 |             11 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                6 |             11 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                3 |             11 |         3.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                6 |             11 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                5 |             11 |         2.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_addr_dec                                                                                                                                     | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/m_axis_mdma_h2c_tlast                                                                                            | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |                3 |             11 |         3.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                5 |             11 |         2.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_22                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |                7 |             11 |         1.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_32                                                                     |                2 |             11 |         5.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                2 |             11 |         5.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_24                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                5 |             11 |         2.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                3 |             11 |         3.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                6 |             11 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                7 |             11 |         1.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                4 |             11 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_17                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                6 |             12 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                6 |             12 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_32                                                                                                        |                6 |             12 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][3][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_31                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_37                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                6 |             12 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                9 |             12 |         1.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/usr_flr_done_vld                                                                                                                                                                                |                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                         | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][2][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                       | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[13][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                8 |             12 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/qid_base                                                                                                                                                 | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                6 |             12 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[124]_i_1_n_0                                            |                                                                                                                                                                               |                8 |             12 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/p_0_in                                                                                                                             |                                                                                                                                                                               |                1 |             12 |        12.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/q_count                                                                                                                                                  | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/p_0_in                                                                                                                       |                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |               10 |             12 |         1.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/E[0]                                                                                                                                        | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_4                                                                                                         |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_en                                                                                                                    |                                                                                                                                                                               |                1 |             12 |        12.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_25                                                                     |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/dest_hsdata_en                                                                                                                     |                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_hsdata_en                                                                                                                |                                                                                                                                                                               |                1 |             12 |        12.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                         | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                5 |             12 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/flr_out[vld]                                                                                                                           |                                                                                                                                                                               |                2 |             12 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_en                                                                                                               |                                                                                                                                                                               |                2 |             12 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                7 |             12 |         1.71 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_40                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                7 |             12 |         1.71 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[1][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_28                                                                                                        |                4 |             12 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                7 |             13 |         1.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                4 |             13 |         3.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/p_0_in                                                                                                                         |                                                                                                                                                                               |                2 |             13 |         6.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[0][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_38                                                                                                        |                6 |             13 |         2.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |                8 |             13 |         1.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/c2h_st_len[15]_i_1_n_0                                                                                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                6 |             13 |         2.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/dbg_userctrl_credits[15]_i_1_n_0                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_20                                                                     |                3 |             13 |         4.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |                8 |             13 |         1.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/p_0_in                                                                                                                          |                                                                                                                                                                               |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |             13 |         3.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h2[31]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                5 |             13 |         2.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                7 |             13 |         1.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_en                                                                                                                  |                                                                                                                                                                               |                2 |             13 |         6.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][4][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_29                                                                                                        |                4 |             14 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                5 |             14 |         2.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_14                                                                                                        |                4 |             14 |         3.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_23                                                                     |                2 |             14 |         7.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                            | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                9 |             14 |         1.56 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                8 |             14 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_54                                                                     |                7 |             15 |         2.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/start_txs                                                                                                                                                                             | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |                4 |             15 |         3.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h[28]_i_2_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               11 |             15 |         1.36 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/cmpt_size[1]_i_1_n_0                                                                                                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               11 |             15 |         1.36 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                7 |             15 |         2.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_c2h2[31]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                9 |             15 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[0]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |                7 |             15 |         2.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[0]_i_1_n_0                                                                                                                                                                        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |                9 |             15 |         1.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                5 |             15 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][2][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_23                                                                                                        |                5 |             15 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt[2]_i_1_n_0                                                       |                8 |             15 |         1.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[216].desc_cnt_inst/descriptor_count[15]_i_2__83_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[216].desc_cnt_inst/descriptor_count[15]_i_1__83_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[217].desc_cnt_inst/descriptor_count[15]_i_2__84_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[217].desc_cnt_inst/descriptor_count[15]_i_1__84_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[204].desc_cnt_inst/descriptor_count[15]_i_2__71_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[204].desc_cnt_inst/descriptor_count[15]_i_1__71_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[205].desc_cnt_inst/descriptor_count[15]_i_2__72_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[205].desc_cnt_inst/descriptor_count[15]_i_1__72_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[206].desc_cnt_inst/descriptor_count[15]_i_2__73_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[206].desc_cnt_inst/descriptor_count[15]_i_1__73_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[207].desc_cnt_inst/descriptor_count[15]_i_2__74_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[207].desc_cnt_inst/descriptor_count[15]_i_1__74_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[208].desc_cnt_inst/descriptor_count[15]_i_2__75_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[208].desc_cnt_inst/descriptor_count[15]_i_1__75_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[209].desc_cnt_inst/descriptor_count[15]_i_2__76_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[209].desc_cnt_inst/descriptor_count[15]_i_1__76_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[218].desc_cnt_inst/descriptor_count[15]_i_2__85_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[218].desc_cnt_inst/descriptor_count[15]_i_1__85_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[219].desc_cnt_inst/descriptor_count[15]_i_2__86_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[219].desc_cnt_inst/descriptor_count[15]_i_1__86_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[220].desc_cnt_inst/descriptor_count[15]_i_2__87_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[220].desc_cnt_inst/descriptor_count[15]_i_1__87_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[224].desc_cnt_inst/descriptor_count[15]_i_2__91_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[224].desc_cnt_inst/descriptor_count[15]_i_1__91_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[221].desc_cnt_inst/descriptor_count[15]_i_2__88_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[221].desc_cnt_inst/descriptor_count[15]_i_1__88_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[222].desc_cnt_inst/descriptor_count[15]_i_2__89_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[222].desc_cnt_inst/descriptor_count[15]_i_1__89_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[223].desc_cnt_inst/descriptor_count[15]_i_2__90_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[223].desc_cnt_inst/descriptor_count[15]_i_1__90_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[225].desc_cnt_inst/descriptor_count[15]_i_2__92_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[225].desc_cnt_inst/descriptor_count[15]_i_1__92_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[226].desc_cnt_inst/descriptor_count[15]_i_2__93_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[226].desc_cnt_inst/descriptor_count[15]_i_1__93_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[227].desc_cnt_inst/descriptor_count[15]_i_2__94_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[227].desc_cnt_inst/descriptor_count[15]_i_1__94_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[228].desc_cnt_inst/descriptor_count[15]_i_2__121_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[228].desc_cnt_inst/descriptor_count[15]_i_1__247_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[229].desc_cnt_inst/descriptor_count[15]_i_2__120_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[229].desc_cnt_inst/descriptor_count[15]_i_1__246_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[230].desc_cnt_inst/descriptor_count[15]_i_2__119_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[230].desc_cnt_inst/descriptor_count[15]_i_1__245_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[231].desc_cnt_inst/descriptor_count[15]_i_2__118_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[231].desc_cnt_inst/descriptor_count[15]_i_1__244_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[232].desc_cnt_inst/descriptor_count[15]_i_2__117_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[232].desc_cnt_inst/descriptor_count[15]_i_1__243_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[233].desc_cnt_inst/descriptor_count[15]_i_2__116_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[233].desc_cnt_inst/descriptor_count[15]_i_1__242_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[234].desc_cnt_inst/descriptor_count[15]_i_2__115_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[234].desc_cnt_inst/descriptor_count[15]_i_1__241_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[235].desc_cnt_inst/descriptor_count[15]_i_2__114_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[235].desc_cnt_inst/descriptor_count[15]_i_1__240_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[236].desc_cnt_inst/descriptor_count[15]_i_2__113_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[236].desc_cnt_inst/descriptor_count[15]_i_1__239_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[237].desc_cnt_inst/descriptor_count[15]_i_2__112_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[237].desc_cnt_inst/descriptor_count[15]_i_1__238_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[238].desc_cnt_inst/descriptor_count[15]_i_2__111_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[238].desc_cnt_inst/descriptor_count[15]_i_1__237_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[239].desc_cnt_inst/descriptor_count[15]_i_2__110_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[239].desc_cnt_inst/descriptor_count[15]_i_1__236_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[240].desc_cnt_inst/descriptor_count[15]_i_2__109_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[240].desc_cnt_inst/descriptor_count[15]_i_1__235_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[241].desc_cnt_inst/descriptor_count[15]_i_2__108_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[241].desc_cnt_inst/descriptor_count[15]_i_1__234_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[242].desc_cnt_inst/descriptor_count[15]_i_2__107_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[242].desc_cnt_inst/descriptor_count[15]_i_1__233_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[244].desc_cnt_inst/descriptor_count[15]_i_2__105_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[244].desc_cnt_inst/descriptor_count[15]_i_1__231_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[245].desc_cnt_inst/descriptor_count[15]_i_2__104_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[245].desc_cnt_inst/descriptor_count[15]_i_1__230_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[246].desc_cnt_inst/descriptor_count[15]_i_2__103_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[246].desc_cnt_inst/descriptor_count[15]_i_1__229_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[247].desc_cnt_inst/descriptor_count[15]_i_2__102_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[247].desc_cnt_inst/descriptor_count[15]_i_1__228_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[248].desc_cnt_inst/descriptor_count[15]_i_2__101_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[248].desc_cnt_inst/descriptor_count[15]_i_1__227_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[249].desc_cnt_inst/descriptor_count[15]_i_2__100_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[249].desc_cnt_inst/descriptor_count[15]_i_1__226_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[250].desc_cnt_inst/descriptor_count[15]_i_2__99_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[250].desc_cnt_inst/descriptor_count[15]_i_1__225_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[251].desc_cnt_inst/descriptor_count[15]_i_2__98_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[251].desc_cnt_inst/descriptor_count[15]_i_1__224_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[252].desc_cnt_inst/descriptor_count[15]_i_2__214_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[252].desc_cnt_inst/descriptor_count[15]_i_1__180_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[253].desc_cnt_inst/descriptor_count[15]_i_2__97_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[253].desc_cnt_inst/descriptor_count[15]_i_1__223_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[254].desc_cnt_inst/descriptor_count[15]_i_2__96_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[254].desc_cnt_inst/descriptor_count[15]_i_1__222_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[255].desc_cnt_inst/descriptor_count[15]_i_2__95_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[255].desc_cnt_inst/descriptor_count[15]_i_1__221_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[29].desc_cnt_inst/descriptor_count[15]_i_2__245_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[29].desc_cnt_inst/descriptor_count[15]_i_1__211_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[25].desc_cnt_inst/descriptor_count[15]_i_2__158_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[25].desc_cnt_inst/descriptor_count[15]_i_1__131_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[26].desc_cnt_inst/descriptor_count[15]_i_2__246_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[26].desc_cnt_inst/descriptor_count[15]_i_1__212_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[32].desc_cnt_inst/descriptor_count[15]_i_2__244_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[32].desc_cnt_inst/descriptor_count[15]_i_1__210_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[34].desc_cnt_inst/descriptor_count[15]_i_2__243_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[34].desc_cnt_inst/descriptor_count[15]_i_1__209_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[36].desc_cnt_inst/descriptor_count[15]_i_2__242_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[36].desc_cnt_inst/descriptor_count[15]_i_1__208_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[38].desc_cnt_inst/descriptor_count[15]_i_2__241_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[38].desc_cnt_inst/descriptor_count[15]_i_1__207_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[39].desc_cnt_inst/descriptor_count[15]_i_2__157_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[39].desc_cnt_inst/descriptor_count[15]_i_1__130_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[40].desc_cnt_inst/descriptor_count[15]_i_2__156_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[40].desc_cnt_inst/descriptor_count[15]_i_1__129_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[42].desc_cnt_inst/descriptor_count[15]_i_2__240_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[42].desc_cnt_inst/descriptor_count[15]_i_1__206_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[45].desc_cnt_inst/descriptor_count[15]_i_2__239_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[45].desc_cnt_inst/descriptor_count[15]_i_1__205_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[48].desc_cnt_inst/descriptor_count[15]_i_2__238_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[48].desc_cnt_inst/descriptor_count[15]_i_1__204_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[49].desc_cnt_inst/descriptor_count[15]_i_2__237_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[49].desc_cnt_inst/descriptor_count[15]_i_1__203_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[243].desc_cnt_inst/descriptor_count[15]_i_2__106_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[243].desc_cnt_inst/descriptor_count[15]_i_1__232_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[51].desc_cnt_inst/descriptor_count[15]_i_2__236_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[51].desc_cnt_inst/descriptor_count[15]_i_1__202_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[53].desc_cnt_inst/descriptor_count[15]_i_2__235_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[53].desc_cnt_inst/descriptor_count[15]_i_1__201_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[54].desc_cnt_inst/descriptor_count[15]_i_2__234_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[54].desc_cnt_inst/descriptor_count[15]_i_1__200_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[5].desc_cnt_inst/descriptor_count[15]_i_2__253_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[5].desc_cnt_inst/descriptor_count[15]_i_1__219_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[63].desc_cnt_inst/descriptor_count[15]_i_2__233_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[63].desc_cnt_inst/descriptor_count[15]_i_1__199_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[67].desc_cnt_inst/descriptor_count[15]_i_2__232_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[67].desc_cnt_inst/descriptor_count[15]_i_1__198_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[6].desc_cnt_inst/descriptor_count[15]_i_2__252_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[6].desc_cnt_inst/descriptor_count[15]_i_1__218_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[72].desc_cnt_inst/descriptor_count[15]_i_2__231_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[72].desc_cnt_inst/descriptor_count[15]_i_1__197_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[73].desc_cnt_inst/descriptor_count[15]_i_2__230_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[73].desc_cnt_inst/descriptor_count[15]_i_1__196_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[80].desc_cnt_inst/descriptor_count[15]_i_2__229_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[80].desc_cnt_inst/descriptor_count[15]_i_1__195_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[83].desc_cnt_inst/descriptor_count[15]_i_2__155_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[83].desc_cnt_inst/descriptor_count[15]_i_1__128_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[84].desc_cnt_inst/descriptor_count[15]_i_2__154_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[84].desc_cnt_inst/descriptor_count[15]_i_1__127_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[85].desc_cnt_inst/descriptor_count[15]_i_2__153_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[85].desc_cnt_inst/descriptor_count[15]_i_1__126_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[86].desc_cnt_inst/descriptor_count[15]_i_2__152_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[86].desc_cnt_inst/descriptor_count[15]_i_1__125_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[87].desc_cnt_inst/descriptor_count[15]_i_2__151_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[87].desc_cnt_inst/descriptor_count[15]_i_1__124_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[88].desc_cnt_inst/descriptor_count[15]_i_2__228_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[88].desc_cnt_inst/descriptor_count[15]_i_1__194_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[89].desc_cnt_inst/descriptor_count[15]_i_2__150_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[89].desc_cnt_inst/descriptor_count[15]_i_1__123_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[8].desc_cnt_inst/descriptor_count[15]_i_2__251_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[8].desc_cnt_inst/descriptor_count[15]_i_1__217_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[90].desc_cnt_inst/descriptor_count[15]_i_2__149_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[90].desc_cnt_inst/descriptor_count[15]_i_1__122_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[91].desc_cnt_inst/descriptor_count[15]_i_2__227_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[91].desc_cnt_inst/descriptor_count[15]_i_1__193_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[92].desc_cnt_inst/descriptor_count[15]_i_2__148_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[92].desc_cnt_inst/descriptor_count[15]_i_1__121_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[93].desc_cnt_inst/descriptor_count[15]_i_2__226_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[93].desc_cnt_inst/descriptor_count[15]_i_1__192_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[94].desc_cnt_inst/descriptor_count[15]_i_2__147_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[94].desc_cnt_inst/descriptor_count[15]_i_1__120_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[95].desc_cnt_inst/descriptor_count[15]_i_2__146_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[95].desc_cnt_inst/descriptor_count[15]_i_1__119_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[96].desc_cnt_inst/descriptor_count[15]_i_2__145_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[96].desc_cnt_inst/descriptor_count[15]_i_1__118_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[97].desc_cnt_inst/descriptor_count[15]_i_2__225_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[97].desc_cnt_inst/descriptor_count[15]_i_1__191_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[98].desc_cnt_inst/descriptor_count[15]_i_2__144_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[98].desc_cnt_inst/descriptor_count[15]_i_1__117_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[99].desc_cnt_inst/descriptor_count[15]_i_2__224_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[99].desc_cnt_inst/descriptor_count[15]_i_1__190_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[101].desc_cnt_inst/descriptor_count[15]_i_2__142_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[101].desc_cnt_inst/descriptor_count[15]_i_1__115_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_27                                                                                                        |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[102].desc_cnt_inst/descriptor_count[15]_i_2__141_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[102].desc_cnt_inst/descriptor_count[15]_i_1__114_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[103].desc_cnt_inst/descriptor_count[15]_i_2__140_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[103].desc_cnt_inst/descriptor_count[15]_i_1__113_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[104].desc_cnt_inst/descriptor_count[15]_i_2__139_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[104].desc_cnt_inst/descriptor_count[15]_i_1__112_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[105].desc_cnt_inst/descriptor_count[15]_i_2__223_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[105].desc_cnt_inst/descriptor_count[15]_i_1__189_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[106].desc_cnt_inst/descriptor_count[15]_i_2__222_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[106].desc_cnt_inst/descriptor_count[15]_i_1__188_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[107].desc_cnt_inst/descriptor_count[15]_i_2__221_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[107].desc_cnt_inst/descriptor_count[15]_i_1__187_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[108].desc_cnt_inst/descriptor_count[15]_i_2__220_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[108].desc_cnt_inst/descriptor_count[15]_i_1__186_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[109].desc_cnt_inst/descriptor_count[15]_i_2__138_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[109].desc_cnt_inst/descriptor_count[15]_i_1__111_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[10].desc_cnt_inst/descriptor_count[15]_i_2__250_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[10].desc_cnt_inst/descriptor_count[15]_i_1__216_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[110].desc_cnt_inst/descriptor_count[15]_i_2__137_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[110].desc_cnt_inst/descriptor_count[15]_i_1__110_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[111].desc_cnt_inst/descriptor_count[15]_i_2__219_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[111].desc_cnt_inst/descriptor_count[15]_i_1__185_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[112].desc_cnt_inst/descriptor_count[15]_i_2__136_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[112].desc_cnt_inst/descriptor_count[15]_i_1__109_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[113].desc_cnt_inst/descriptor_count[15]_i_2__135_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[113].desc_cnt_inst/descriptor_count[15]_i_1__108_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[114].desc_cnt_inst/descriptor_count[15]_i_2__134_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[114].desc_cnt_inst/descriptor_count[15]_i_1__107_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[115].desc_cnt_inst/descriptor_count[15]_i_2__218_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[115].desc_cnt_inst/descriptor_count[15]_i_1__184_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[116].desc_cnt_inst/descriptor_count[15]_i_2__217_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[116].desc_cnt_inst/descriptor_count[15]_i_1__183_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[117].desc_cnt_inst/descriptor_count[15]_i_2__133_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[117].desc_cnt_inst/descriptor_count[15]_i_1__106_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[118].desc_cnt_inst/descriptor_count[15]_i_2__216_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[118].desc_cnt_inst/descriptor_count[15]_i_1__182_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[119].desc_cnt_inst/descriptor_count[15]_i_2__215_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[119].desc_cnt_inst/descriptor_count[15]_i_1__181_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                             |                                                                                                                                                                               |                1 |             16 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[11].desc_cnt_inst/descriptor_count[15]_i_2__249_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[11].desc_cnt_inst/descriptor_count[15]_i_1__215_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[120].desc_cnt_inst/descriptor_count[15]_i_2__132_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[120].desc_cnt_inst/descriptor_count[15]_i_1__105_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[128].desc_cnt_inst/descriptor_count[15]_i_2__124_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[128].desc_cnt_inst/descriptor_count[15]_i_1__97_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[121].desc_cnt_inst/descriptor_count[15]_i_2__131_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[121].desc_cnt_inst/descriptor_count[15]_i_1__104_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[122].desc_cnt_inst/descriptor_count[15]_i_2__130_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[122].desc_cnt_inst/descriptor_count[15]_i_1__103_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[123].desc_cnt_inst/descriptor_count[15]_i_2__129_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[123].desc_cnt_inst/descriptor_count[15]_i_1__102_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[124].desc_cnt_inst/descriptor_count[15]_i_2__128_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[124].desc_cnt_inst/descriptor_count[15]_i_1__101_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[125].desc_cnt_inst/descriptor_count[15]_i_2__127_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[125].desc_cnt_inst/descriptor_count[15]_i_1__100_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[126].desc_cnt_inst/descriptor_count[15]_i_2__126_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[126].desc_cnt_inst/descriptor_count[15]_i_1__99_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[127].desc_cnt_inst/descriptor_count[15]_i_2__125_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[127].desc_cnt_inst/descriptor_count[15]_i_1__98_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[129].desc_cnt_inst/descriptor_count[15]_i_2__123_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[129].desc_cnt_inst/descriptor_count[15]_i_1__96_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[12].desc_cnt_inst/descriptor_count[15]_i_2__248_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[12].desc_cnt_inst/descriptor_count[15]_i_1__214_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[130].desc_cnt_inst/descriptor_count[15]_i_2__122_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[130].desc_cnt_inst/descriptor_count[15]_i_1__95_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[131].desc_cnt_inst/descriptor_count[15]_i_2_n_0                                                                                                                      | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[131].desc_cnt_inst/descriptor_count[15]_i_1_n_0                                                                     |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[132].desc_cnt_inst/descriptor_count[15]_i_2__0_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[132].desc_cnt_inst/descriptor_count[15]_i_1__0_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                8 |             16 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[133].desc_cnt_inst/descriptor_count[15]_i_2__1_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[133].desc_cnt_inst/descriptor_count[15]_i_1__1_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[134].desc_cnt_inst/descriptor_count[15]_i_2__2_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[134].desc_cnt_inst/descriptor_count[15]_i_1__2_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[135].desc_cnt_inst/descriptor_count[15]_i_2__3_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[135].desc_cnt_inst/descriptor_count[15]_i_1__3_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[136].desc_cnt_inst/descriptor_count[15]_i_2__4_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[136].desc_cnt_inst/descriptor_count[15]_i_1__4_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[137].desc_cnt_inst/descriptor_count[15]_i_2__5_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[137].desc_cnt_inst/descriptor_count[15]_i_1__5_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[138].desc_cnt_inst/descriptor_count[15]_i_2__6_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[138].desc_cnt_inst/descriptor_count[15]_i_1__6_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[139].desc_cnt_inst/descriptor_count[15]_i_2__7_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[139].desc_cnt_inst/descriptor_count[15]_i_1__7_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[140].desc_cnt_inst/descriptor_count[15]_i_2__8_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[140].desc_cnt_inst/descriptor_count[15]_i_1__8_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[141].desc_cnt_inst/descriptor_count[15]_i_2__9_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[141].desc_cnt_inst/descriptor_count[15]_i_1__9_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[142].desc_cnt_inst/descriptor_count[15]_i_2__10_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[142].desc_cnt_inst/descriptor_count[15]_i_1__10_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[143].desc_cnt_inst/descriptor_count[15]_i_2__11_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[143].desc_cnt_inst/descriptor_count[15]_i_1__11_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[144].desc_cnt_inst/descriptor_count[15]_i_2__12_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[144].desc_cnt_inst/descriptor_count[15]_i_1__12_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[145].desc_cnt_inst/descriptor_count[15]_i_2__13_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[145].desc_cnt_inst/descriptor_count[15]_i_1__13_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[146].desc_cnt_inst/descriptor_count[15]_i_2__14_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[146].desc_cnt_inst/descriptor_count[15]_i_1__14_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[147].desc_cnt_inst/descriptor_count[15]_i_2__15_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[147].desc_cnt_inst/descriptor_count[15]_i_1__15_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[148].desc_cnt_inst/descriptor_count[15]_i_2__16_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[148].desc_cnt_inst/descriptor_count[15]_i_1__16_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[149].desc_cnt_inst/descriptor_count[15]_i_2__17_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[149].desc_cnt_inst/descriptor_count[15]_i_1__17_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[150].desc_cnt_inst/descriptor_count[15]_i_2__18_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[150].desc_cnt_inst/descriptor_count[15]_i_1__18_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[151].desc_cnt_inst/descriptor_count[15]_i_2__19_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[151].desc_cnt_inst/descriptor_count[15]_i_1__19_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[152].desc_cnt_inst/descriptor_count[15]_i_2__20_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[152].desc_cnt_inst/descriptor_count[15]_i_1__20_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[153].desc_cnt_inst/descriptor_count[15]_i_2__21_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[153].desc_cnt_inst/descriptor_count[15]_i_1__21_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[154].desc_cnt_inst/descriptor_count[15]_i_2__22_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[154].desc_cnt_inst/descriptor_count[15]_i_1__22_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[155].desc_cnt_inst/descriptor_count[15]_i_2__23_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[155].desc_cnt_inst/descriptor_count[15]_i_1__23_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             16 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[14][1][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[3][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_30                                                                                                        |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[2][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                5 |             16 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                8 |             16 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][3][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_33                                                                                                        |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[12][4][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_26                                                                                                        |                8 |             16 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/WrPtr_reg[6]_2                                                                                                                              |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/WrPtr_reg[7]_0                                                                                                                              |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/WrPtr_reg[6]_0                                                                                                                              |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_fifo/WrPtr_reg[6]_1                                                                                                                              |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_reset_n0                                                                                                                                                                                                  |                                                                                                                                                                               |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[156].desc_cnt_inst/descriptor_count[15]_i_2__24_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[156].desc_cnt_inst/descriptor_count[15]_i_1__24_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                6 |             16 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                7 |             16 |         2.29 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                 | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                1 |             16 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/c2h_pkt_counter0                                                                                                                                                                 | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |                3 |             16 |         5.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[0].desc_cnt_inst/descriptor_count[15]_i_2__254_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[0].desc_cnt_inst/descriptor_count[15]_i_1__220_n_0                                                                  |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[100].desc_cnt_inst/descriptor_count[15]_i_2__143_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[100].desc_cnt_inst/descriptor_count[15]_i_1__116_n_0                                                                |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[157].desc_cnt_inst/descriptor_count[15]_i_2__25_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[157].desc_cnt_inst/descriptor_count[15]_i_1__25_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[158].desc_cnt_inst/descriptor_count[15]_i_2__26_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[158].desc_cnt_inst/descriptor_count[15]_i_1__26_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[159].desc_cnt_inst/descriptor_count[15]_i_2__27_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[159].desc_cnt_inst/descriptor_count[15]_i_1__27_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[160].desc_cnt_inst/descriptor_count[15]_i_2__28_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[160].desc_cnt_inst/descriptor_count[15]_i_1__28_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[161].desc_cnt_inst/descriptor_count[15]_i_2__29_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[161].desc_cnt_inst/descriptor_count[15]_i_1__29_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[162].desc_cnt_inst/descriptor_count[15]_i_2__30_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[162].desc_cnt_inst/descriptor_count[15]_i_1__30_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[163].desc_cnt_inst/descriptor_count[15]_i_2__31_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[163].desc_cnt_inst/descriptor_count[15]_i_1__31_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[164].desc_cnt_inst/descriptor_count[15]_i_2__32_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[164].desc_cnt_inst/descriptor_count[15]_i_1__32_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[165].desc_cnt_inst/descriptor_count[15]_i_2__33_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[165].desc_cnt_inst/descriptor_count[15]_i_1__33_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[166].desc_cnt_inst/descriptor_count[15]_i_2__34_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[166].desc_cnt_inst/descriptor_count[15]_i_1__34_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[167].desc_cnt_inst/descriptor_count[15]_i_2__35_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[167].desc_cnt_inst/descriptor_count[15]_i_1__35_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[168].desc_cnt_inst/descriptor_count[15]_i_2__36_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[168].desc_cnt_inst/descriptor_count[15]_i_1__36_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[169].desc_cnt_inst/descriptor_count[15]_i_2__37_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[169].desc_cnt_inst/descriptor_count[15]_i_1__37_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[170].desc_cnt_inst/descriptor_count[15]_i_2__38_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[170].desc_cnt_inst/descriptor_count[15]_i_1__38_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[171].desc_cnt_inst/descriptor_count[15]_i_2__39_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[171].desc_cnt_inst/descriptor_count[15]_i_1__39_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[176].desc_cnt_inst/descriptor_count[15]_i_2__44_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[176].desc_cnt_inst/descriptor_count[15]_i_1__44_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[172].desc_cnt_inst/descriptor_count[15]_i_2__40_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[172].desc_cnt_inst/descriptor_count[15]_i_1__40_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[173].desc_cnt_inst/descriptor_count[15]_i_2__41_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[173].desc_cnt_inst/descriptor_count[15]_i_1__41_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[174].desc_cnt_inst/descriptor_count[15]_i_2__42_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[174].desc_cnt_inst/descriptor_count[15]_i_1__42_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[175].desc_cnt_inst/descriptor_count[15]_i_2__43_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[175].desc_cnt_inst/descriptor_count[15]_i_1__43_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[177].desc_cnt_inst/descriptor_count[15]_i_2__45_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[177].desc_cnt_inst/descriptor_count[15]_i_1__45_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[178].desc_cnt_inst/descriptor_count[15]_i_2__46_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[178].desc_cnt_inst/descriptor_count[15]_i_1__46_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[179].desc_cnt_inst/descriptor_count[15]_i_2__47_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[179].desc_cnt_inst/descriptor_count[15]_i_1__47_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[180].desc_cnt_inst/descriptor_count[15]_i_2__48_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[180].desc_cnt_inst/descriptor_count[15]_i_1__48_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[181].desc_cnt_inst/descriptor_count[15]_i_2__49_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[181].desc_cnt_inst/descriptor_count[15]_i_1__49_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[182].desc_cnt_inst/descriptor_count[15]_i_2__50_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[182].desc_cnt_inst/descriptor_count[15]_i_1__50_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[183].desc_cnt_inst/descriptor_count[15]_i_2__51_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[183].desc_cnt_inst/descriptor_count[15]_i_1__51_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[184].desc_cnt_inst/descriptor_count[15]_i_2__52_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[184].desc_cnt_inst/descriptor_count[15]_i_1__52_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[185].desc_cnt_inst/descriptor_count[15]_i_2__53_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[185].desc_cnt_inst/descriptor_count[15]_i_1__53_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[186].desc_cnt_inst/descriptor_count[15]_i_2__54_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[186].desc_cnt_inst/descriptor_count[15]_i_1__54_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[187].desc_cnt_inst/descriptor_count[15]_i_2__55_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[187].desc_cnt_inst/descriptor_count[15]_i_1__55_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[188].desc_cnt_inst/descriptor_count[15]_i_2__56_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[188].desc_cnt_inst/descriptor_count[15]_i_1__56_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[189].desc_cnt_inst/descriptor_count[15]_i_2__57_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[189].desc_cnt_inst/descriptor_count[15]_i_1__57_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[190].desc_cnt_inst/descriptor_count[15]_i_2__58_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[190].desc_cnt_inst/descriptor_count[15]_i_1__58_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[191].desc_cnt_inst/descriptor_count[15]_i_2__59_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[191].desc_cnt_inst/descriptor_count[15]_i_1__59_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[192].desc_cnt_inst/descriptor_count[15]_i_2__60_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[192].desc_cnt_inst/descriptor_count[15]_i_1__60_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[193].desc_cnt_inst/descriptor_count[15]_i_2__61_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[193].desc_cnt_inst/descriptor_count[15]_i_1__61_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[194].desc_cnt_inst/descriptor_count[15]_i_2__62_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[194].desc_cnt_inst/descriptor_count[15]_i_1__62_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[195].desc_cnt_inst/descriptor_count[15]_i_2__63_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[195].desc_cnt_inst/descriptor_count[15]_i_1__63_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[196].desc_cnt_inst/descriptor_count[15]_i_2__64_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[196].desc_cnt_inst/descriptor_count[15]_i_1__64_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[197].desc_cnt_inst/descriptor_count[15]_i_2__65_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[197].desc_cnt_inst/descriptor_count[15]_i_1__65_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[198].desc_cnt_inst/descriptor_count[15]_i_2__66_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[198].desc_cnt_inst/descriptor_count[15]_i_1__66_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[199].desc_cnt_inst/descriptor_count[15]_i_2__67_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[199].desc_cnt_inst/descriptor_count[15]_i_1__67_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[19].desc_cnt_inst/descriptor_count[15]_i_2__247_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[19].desc_cnt_inst/descriptor_count[15]_i_1__213_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[200].desc_cnt_inst/descriptor_count[15]_i_2__68_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[200].desc_cnt_inst/descriptor_count[15]_i_1__68_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[201].desc_cnt_inst/descriptor_count[15]_i_2__69_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[201].desc_cnt_inst/descriptor_count[15]_i_1__69_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[202].desc_cnt_inst/descriptor_count[15]_i_2__70_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[202].desc_cnt_inst/descriptor_count[15]_i_1__70_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[210].desc_cnt_inst/descriptor_count[15]_i_2__77_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[210].desc_cnt_inst/descriptor_count[15]_i_1__77_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[211].desc_cnt_inst/descriptor_count[15]_i_2__78_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[211].desc_cnt_inst/descriptor_count[15]_i_1__78_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[212].desc_cnt_inst/descriptor_count[15]_i_2__79_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[212].desc_cnt_inst/descriptor_count[15]_i_1__79_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[213].desc_cnt_inst/descriptor_count[15]_i_2__80_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[213].desc_cnt_inst/descriptor_count[15]_i_1__80_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[214].desc_cnt_inst/descriptor_count[15]_i_2__81_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[214].desc_cnt_inst/descriptor_count[15]_i_1__81_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[215].desc_cnt_inst/descriptor_count[15]_i_2__82_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[215].desc_cnt_inst/descriptor_count[15]_i_1__82_n_0                                                                 |                2 |             16 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |               10 |             17 |         1.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                5 |             17 |         3.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN                                                                        |                7 |             17 |         2.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                8 |             17 |         2.12 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_en                                                                                                                 |                                                                                                                                                                               |                5 |             17 |         3.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                5 |             17 |         3.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/cpl_buf[0][16]_i_1_n_0                                                                                                   |                                                                                                                                                                               |                6 |             17 |         2.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |                8 |             17 |         2.12 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                3 |             17 |         5.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/mdma_dsc_crdt_in_rdy                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_51                                                                     |                3 |             17 |         5.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[3].desc_cnt_inst/descriptor_count[15]_i_2__211_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[3].desc_cnt_inst/descriptor_count[15]_i_1__177_n_0                                                                  |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[18].desc_cnt_inst/descriptor_count[15]_i_2__202_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[18].desc_cnt_inst/descriptor_count[15]_i_1__168_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[47].desc_cnt_inst/descriptor_count[15]_i_2__185_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[47].desc_cnt_inst/descriptor_count[15]_i_1__152_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[21].desc_cnt_inst/descriptor_count[15]_i_2__200_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[21].desc_cnt_inst/descriptor_count[15]_i_1__166_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[75].desc_cnt_inst/descriptor_count[15]_i_2__166_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[75].desc_cnt_inst/descriptor_count[15]_i_1__134_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[46].desc_cnt_inst/descriptor_count[15]_i_2__186_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[46].desc_cnt_inst/descriptor_count[15]_i_1__153_n_0                                                                 |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[44].desc_cnt_inst/descriptor_count[15]_i_2__187_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[44].desc_cnt_inst/descriptor_count[15]_i_1__154_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[43].desc_cnt_inst/descriptor_count[15]_i_2__188_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[43].desc_cnt_inst/descriptor_count[15]_i_1__155_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[203].desc_cnt_inst/descriptor_count[15]_i_2__159_n_0                                                                                                                 | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[203].desc_cnt_inst/descriptor_count[15]_i_1__132_n_0                                                                |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[56].desc_cnt_inst/descriptor_count[15]_i_2__181_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[56].desc_cnt_inst/descriptor_count[15]_i_1__148_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_34                                                                     |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[41].desc_cnt_inst/descriptor_count[15]_i_2__189_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[41].desc_cnt_inst/descriptor_count[15]_i_1__156_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[13].desc_cnt_inst/descriptor_count[15]_i_2__207_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[13].desc_cnt_inst/descriptor_count[15]_i_1__173_n_0                                                                 |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[20].desc_cnt_inst/descriptor_count[15]_i_2__201_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[20].desc_cnt_inst/descriptor_count[15]_i_1__167_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[79].desc_cnt_inst/descriptor_count[15]_i_2__162_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[79].desc_cnt_inst/descriptor_count[15]_i_1__251_n_0                                                                 |                6 |             18 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/M00_ARESETN[0]                                                                                                     |                6 |             18 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[1].desc_cnt_inst/descriptor_count[15]_i_2__213_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[1].desc_cnt_inst/descriptor_count[15]_i_1__179_n_0                                                                  |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[23].desc_cnt_inst/descriptor_count[15]_i_2__198_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[23].desc_cnt_inst/descriptor_count[15]_i_1__248_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[37].desc_cnt_inst/descriptor_count[15]_i_2__190_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[37].desc_cnt_inst/descriptor_count[15]_i_1__157_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[24].desc_cnt_inst/descriptor_count[15]_i_2__197_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[24].desc_cnt_inst/descriptor_count[15]_i_1__164_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[35].desc_cnt_inst/descriptor_count[15]_i_2__191_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[35].desc_cnt_inst/descriptor_count[15]_i_1__158_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[55].desc_cnt_inst/descriptor_count[15]_i_2__182_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[55].desc_cnt_inst/descriptor_count[15]_i_1__149_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[82].desc_cnt_inst/descriptor_count[15]_i_2__160_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[82].desc_cnt_inst/descriptor_count[15]_i_1__249_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[81].desc_cnt_inst/descriptor_count[15]_i_2__161_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[81].desc_cnt_inst/descriptor_count[15]_i_1__250_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[15].desc_cnt_inst/descriptor_count[15]_i_2__205_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[15].desc_cnt_inst/descriptor_count[15]_i_1__171_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[7].desc_cnt_inst/descriptor_count[15]_i_2__209_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[7].desc_cnt_inst/descriptor_count[15]_i_1__175_n_0                                                                  |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis1_mdma_c2h_tready                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |               10 |             18 |         1.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[27].desc_cnt_inst/descriptor_count[15]_i_2__196_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[27].desc_cnt_inst/descriptor_count[15]_i_1__163_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[17].desc_cnt_inst/descriptor_count[15]_i_2__203_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[17].desc_cnt_inst/descriptor_count[15]_i_1__169_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[78].desc_cnt_inst/descriptor_count[15]_i_2__163_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[78].desc_cnt_inst/descriptor_count[15]_i_1__252_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[52].desc_cnt_inst/descriptor_count[15]_i_2__183_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[52].desc_cnt_inst/descriptor_count[15]_i_1__150_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[16].desc_cnt_inst/descriptor_count[15]_i_2__204_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[16].desc_cnt_inst/descriptor_count[15]_i_1__170_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[50].desc_cnt_inst/descriptor_count[15]_i_2__184_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[50].desc_cnt_inst/descriptor_count[15]_i_1__151_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[14].desc_cnt_inst/descriptor_count[15]_i_2__206_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[14].desc_cnt_inst/descriptor_count[15]_i_1__172_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[77].desc_cnt_inst/descriptor_count[15]_i_2__164_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[77].desc_cnt_inst/descriptor_count[15]_i_1__133_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[76].desc_cnt_inst/descriptor_count[15]_i_2__165_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[76].desc_cnt_inst/descriptor_count[15]_i_1__253_n_0                                                                 |                8 |             18 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[65].desc_cnt_inst/descriptor_count[15]_i_2__173_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[65].desc_cnt_inst/descriptor_count[15]_i_1__141_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[66].desc_cnt_inst/descriptor_count[15]_i_2__172_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[66].desc_cnt_inst/descriptor_count[15]_i_1__140_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[30].desc_cnt_inst/descriptor_count[15]_i_2__194_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[30].desc_cnt_inst/descriptor_count[15]_i_1__161_n_0                                                                 |                7 |             18 |         2.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[4].desc_cnt_inst/descriptor_count[15]_i_2__210_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[4].desc_cnt_inst/descriptor_count[15]_i_1__176_n_0                                                                  |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[68].desc_cnt_inst/descriptor_count[15]_i_2__171_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[68].desc_cnt_inst/descriptor_count[15]_i_1__139_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[69].desc_cnt_inst/descriptor_count[15]_i_2__170_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[69].desc_cnt_inst/descriptor_count[15]_i_1__138_n_0                                                                 |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[31].desc_cnt_inst/descriptor_count[15]_i_2__193_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[31].desc_cnt_inst/descriptor_count[15]_i_1__160_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[70].desc_cnt_inst/descriptor_count[15]_i_2__169_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[70].desc_cnt_inst/descriptor_count[15]_i_1__137_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[71].desc_cnt_inst/descriptor_count[15]_i_2__168_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[71].desc_cnt_inst/descriptor_count[15]_i_1__136_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[22].desc_cnt_inst/descriptor_count[15]_i_2__199_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[22].desc_cnt_inst/descriptor_count[15]_i_1__165_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[64].desc_cnt_inst/descriptor_count[15]_i_2__174_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[64].desc_cnt_inst/descriptor_count[15]_i_1__254_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[2].desc_cnt_inst/descriptor_count[15]_i_2__212_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[2].desc_cnt_inst/descriptor_count[15]_i_1__178_n_0                                                                  |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[62].desc_cnt_inst/descriptor_count[15]_i_2__175_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[62].desc_cnt_inst/descriptor_count[15]_i_1__142_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[61].desc_cnt_inst/descriptor_count[15]_i_2__176_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[61].desc_cnt_inst/descriptor_count[15]_i_1__143_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[60].desc_cnt_inst/descriptor_count[15]_i_2__177_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[60].desc_cnt_inst/descriptor_count[15]_i_1__144_n_0                                                                 |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |                8 |             18 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[33].desc_cnt_inst/descriptor_count[15]_i_2__192_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[33].desc_cnt_inst/descriptor_count[15]_i_1__159_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[74].desc_cnt_inst/descriptor_count[15]_i_2__167_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[74].desc_cnt_inst/descriptor_count[15]_i_1__135_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[28].desc_cnt_inst/descriptor_count[15]_i_2__195_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[28].desc_cnt_inst/descriptor_count[15]_i_1__162_n_0                                                                 |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[59].desc_cnt_inst/descriptor_count[15]_i_2__178_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[59].desc_cnt_inst/descriptor_count[15]_i_1__145_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_req/E[0]                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |                5 |             18 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[9].desc_cnt_inst/descriptor_count[15]_i_2__208_n_0                                                                                                                   | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[9].desc_cnt_inst/descriptor_count[15]_i_1__174_n_0                                                                  |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[58].desc_cnt_inst/descriptor_count[15]_i_2__179_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[58].desc_cnt_inst/descriptor_count[15]_i_1__146_n_0                                                                 |                4 |             18 |         4.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                7 |             18 |         2.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[57].desc_cnt_inst/descriptor_count[15]_i_2__180_n_0                                                                                                                  | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[57].desc_cnt_inst/descriptor_count[15]_i_1__147_n_0                                                                 |                3 |             18 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_rdata0                                                                                                                                      | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_21                                                                                                        |               13 |             19 |         1.46 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                6 |             19 |         3.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/qid_wrb[0][10]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                               |                7 |             19 |         2.71 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                    | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                6 |             19 |         3.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_sop_ff_reg[0][0]                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                6 |             19 |         3.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                7 |             20 |         2.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                6 |             20 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[127]_i_1_n_0                                                                                                                                                                             | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |               13 |             20 |         1.54 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                         |                                                                                                                                                                               |                2 |             20 |        10.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][7][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                7 |             20 |         2.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                7 |             20 |         2.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][0][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                5 |             20 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |               11 |             20 |         1.82 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                8 |             20 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |               10 |             20 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][7][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_25                                                                                                        |                8 |             20 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr0                                                                                                                                          | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_9                                                                                                         |                7 |             20 |         2.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_35                                                                     |               10 |             20 |         2.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |                7 |             21 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_cntr_max[63]_i_1_n_0                                                                                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               12 |             21 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |               12 |             21 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_fsm[1]_i_2_n_0                                                                                                                                 | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_15                                                                                                        |               12 |             21 |         1.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_38                                                                     |               10 |             21 |         2.10 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[10][6][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |                8 |             21 |         2.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_13                                                                     |                9 |             21 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_29                                                                     |               12 |             22 |         1.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                             | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                8 |             22 |         2.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                  | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                        |                5 |             22 |         4.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                         | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                        |                7 |             22 |         3.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                    | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |                9 |             22 |         2.44 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_35                                                                     |                3 |             23 |         7.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[9][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_16                                                                                                        |               10 |             23 |         2.30 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mgmt_req_vld_aclk                                                                                                                                        |                                                                                                                                                                               |                7 |             23 |         3.29 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                7 |             23 |         3.29 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[6][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                7 |             24 |         3.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/S00_ARESETN[0]                                                                                                    |                8 |             24 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[5][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                8 |             24 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/st_is_idle                                                                                                                                         | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_9                                                                                                         |                5 |             24 |         4.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |                8 |             24 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/dest_hsdata_en                                                                                                                   |                                                                                                                                                                               |                6 |             24 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][0][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_39                                                                                                        |                8 |             24 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/enc_cpl_vld_reg_0                                                                                                        |                                                                                                                                                                               |                5 |             24 |         4.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/E[0]                                                                                                                                                                    | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[64].desc_cnt_inst/user_reset_n0                                                                                     |               11 |             24 |         2.18 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[8][5][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |                8 |             24 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[11][5][31]_i_1_n_0                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_12                                                                                                        |               10 |             24 |         2.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/E[0]                                                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_44                                                                     |               13 |             24 |         1.85 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_cpl/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                                  |                                                                                                                                                                               |                2 |             24 |        12.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/p_0_in                                                                                                                           |                                                                                                                                                                               |                5 |             24 |         4.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg_1                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_33                                                                     |                4 |             24 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_51                                                                     |                6 |             25 |         4.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][1][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_34                                                                                                        |               10 |             25 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                                                                  |                                                                                                                                                                               |                4 |             25 |         6.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1030]_i_1_n_0                                                                                                                   |                                                                                                                                                                               |                4 |             25 |         6.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                               |                7 |             25 |         3.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                               |                7 |             25 |         3.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                               |                4 |             25 |         6.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                               |                4 |             25 |         6.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/qid_wrb                                                                                                                                                                               |                                                                                                                                                                               |                7 |             25 |         3.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_29                                                                     |               11 |             26 |         2.36 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/control_reg_h2c[31]_i_1_n_0                                                                                                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               15 |             26 |         1.73 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN                                                                                                           |               18 |             27 |         1.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                            |                9 |             27 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_39                                                                     |                7 |             27 |         3.86 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[7][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                9 |             28 |         3.11 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |                9 |             28 |         3.11 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/h2c_user_cntr_max[63]_i_1_n_0                                                                                                                                                                   | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               12 |             28 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[4][6][31]_i_1_n_0                                                                                                                    | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_19                                                                                                        |                9 |             28 |         3.11 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/h2c_user_cntr_max[0]_i_1_n_0                                                                                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_6                                                                      |               11 |             28 |         2.55 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_34                                                                     |               15 |             28 |         1.87 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_34                                                                     |               12 |             28 |         2.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[8].pfq_rst_reg[8]_1[0]                                                                |                5 |             29 |         5.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]_1[0]                                                                |                8 |             29 |         3.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[14].pfq_rst_reg[14]_1[0]                                                              |                8 |             29 |         3.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[15].pfq_rst_reg[15]_1[0]                                                              |                5 |             29 |         5.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[0].pfq_rst_reg[0]_1[0]                                                                |                6 |             29 |         4.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[11].pfq_rst_reg[11]_1[0]                                                              |                7 |             29 |         4.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]_1[0]                                                              |                5 |             29 |         5.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[6].pfq_rst_reg[6]_1[0]                                                                |                6 |             29 |         4.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[2].pfq_rst_reg[2]_1[0]                                                                |                5 |             29 |         5.80 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[4].pfq_rst_reg[4]_1[0]                                                                |                8 |             29 |         3.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[7].pfq_rst_reg[7]_1[0]                                                                |                7 |             29 |         4.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[10].pfq_rst_reg[10]_1[0]                                                              |                6 |             29 |         4.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[1].pfq_rst_reg[1]_1[0]                                                                |                6 |             29 |         4.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[5].pfq_rst_reg[5]_1[0]                                                                |                6 |             29 |         4.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[13].pfq_rst_reg[13]_1[0]                                                              |                7 |             29 |         4.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[3].pfq_rst_reg[3]_1[0]                                                                |                7 |             29 |         4.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                4 |             30 |         7.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |               12 |             30 |         2.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/out_data[511]_i_2_n_0                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_56                                                                     |               11 |             30 |         2.73 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/no_dnf_in_rdy.in_rdy_i_1__0/O5                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |                4 |             31 |         7.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/E[0]                                                                                                                                                   | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_1                                                                                                         |                6 |             32 |         5.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/RAM_INST[0].u_ram/no_dnf_in_rdy.in_rdy_reg                                                                   |                                                                                                                                                                               |                2 |             32 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                   | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                7 |             32 |         4.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_max[0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                               |               17 |             32 |         1.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_40                                                                     |               15 |             32 |         2.13 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                               |                6 |             32 |         5.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/user_l3fwd_max[63]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                               |               18 |             32 |         1.78 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                   | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |                8 |             32 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/p_0_in                                                                                                                           |                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[63]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |               18 |             32 |         1.78 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[144]_i_1_n_0                                            |                                                                                                                                                                               |                5 |             32 |         6.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                              |                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                              |                                                                                                                                                                               |               19 |             32 |         1.68 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[31]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |               17 |             32 |         1.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1030]_i_1__0_n_0                                                                                                                |                                                                                                                                                                               |               10 |             32 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                               |                                                                                                                                                                               |               10 |             32 |         3.20 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/wb_dat[95]_i_1_n_0                                                                                                                                                                              | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |               23 |             32 |         1.39 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_39                                                                     |               10 |             33 |         3.30 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                               |               17 |             33 |         1.94 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                               |               11 |             34 |         3.09 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_35                                                                                                        |                8 |             34 |         4.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_56                                                                     |               14 |             34 |         2.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                    | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                        |               13 |             34 |         2.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[2].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][643]           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[2].u_ram/sram[177]_i_1_n_0 |                9 |             34 |         3.78 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/out_data[511]_i_2_n_0                                                                                            | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                8 |             34 |         4.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_34                                                                     |               14 |             36 |         2.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/int_m_axis_mdma_h2c_tready                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_48                                                                     |                3 |             36 |        12.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/wdata_r0                                                                                                                                           |                                                                                                                                                                               |               12 |             36 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_54                                                                     |               14 |             36 |         2.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1030]_i_1__0_n_0                                                                                                                |                                                                                                                                                                               |               10 |             37 |         3.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1092]_i_1_n_0                                                                                                                  |                                                                                                                                                                               |               10 |             37 |         3.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_14                                                                     |               14 |             37 |         2.64 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[0].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][643]           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[0].u_ram/sram[177]_i_1_n_0 |               12 |             38 |         3.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_30                                                                     |               17 |             38 |         2.24 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |               13 |             39 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1030]_i_1_n_0                                                                                                                   |                                                                                                                                                                               |               10 |             40 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                  |                                                                                                                                                                               |               10 |             40 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_42                                                                     |               15 |             40 |         2.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[3].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][642]           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[3].u_ram/sram[177]_i_1_n_0 |               11 |             41 |         3.73 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_25                                                                     |               11 |             41 |         3.73 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_17                                                                     |               19 |             42 |         2.21 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |               15 |             43 |         2.87 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_19                                                                     |                8 |             43 |         5.38 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |               17 |             44 |         2.59 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_55                                                                     |               21 |             44 |         2.10 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[1].u_ram/wptr_reg[1]_rep__0_1                                               | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[1].u_ram/sram[177]_i_1_n_0 |               11 |             44 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_25                                                                     |               15 |             45 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_4                                                                      |               13 |             45 |         3.46 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_36                                                                     |               12 |             46 |         3.83 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_h2c_crc_ext/int_m_axis_mdma_h2c_tready                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_16                                                                     |                7 |             46 |         6.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_42                                                                     |               13 |             46 |         3.54 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_23                                                                     |               15 |             47 |         3.13 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_15                                                                     |                5 |             47 |         9.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN                                                                        |               17 |             47 |         2.76 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_39                                                                     |               21 |             47 |         2.24 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/wptr_reg[0]_0                                                        |                                                                                                                                                                               |                3 |             48 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/p_0_in                                                                    |                                                                                                                                                                               |                3 |             48 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/p_0_in                                                                                 |                                                                                                                                                                               |                3 |             48 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/wptr_reg[0]_0                                                        |                                                                                                                                                                               |                3 |             48 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          |                                                                                                                                                                               |                3 |             48 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_56                                                                     |               18 |             49 |         2.72 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_39                                                                     |               15 |             50 |         3.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_52                                                                     |               21 |             50 |         2.38 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_38                                                                     |               14 |             51 |         3.64 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_2                                                                                                         |               15 |             54 |         3.60 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_38                                                                     |               13 |             57 |         4.38 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_reset_n0                                                                                                                                                 |               36 |             58 |         1.61 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_24                                                                     |               16 |             58 |         3.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                9 |             58 |         6.44 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_42                                                                     |                9 |             60 |         6.67 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_54                                                                     |               22 |             61 |         2.77 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_24                                                                     |               22 |             61 |         2.77 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_37                                                                     |               13 |             61 |         4.69 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |               19 |             62 |         3.26 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/multch_rra.u_vfifo_arb_rra/E[0]                                                         | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |               25 |             62 |         2.48 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_25                                                                     |               17 |             62 |         3.65 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/valid_count0                                                                                                                                                                                    | dma1_qdma_app_i/user_control_i/data_count[0]_i_1_n_0                                                                                                                          |                8 |             64 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/min_latency0                                                                                                                                                                      | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/num_pkt_rcvd_2                                                                                                                   |               10 |             64 |         6.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/max_latency0                                                                                                                                                                      | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/num_pkt_rcvd_2                                                                                                                   |               10 |             64 |         6.40 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/num_pkt_rcvd_2                                                                                                                   |                8 |             64 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/user_control_i/data_count[0]_i_2_n_0                                                                                                                                                                           | dma1_qdma_app_i/user_control_i/data_count[0]_i_1_n_0                                                                                                                          |                8 |             64 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[63]_i_1_n_0                                          |               15 |             64 |         4.27 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_1                                                                                                         |               24 |             65 |         2.71 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_55                                                                     |               19 |             66 |         3.47 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_c2h_perf_cntr_i/actv_cnts                                                                                                                  |               10 |             67 |         6.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/axi_st_module_i/ST_h2c_perf_cntr_i/actv_cnts                                                                                                                  |               10 |             67 |         6.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_30                                                                     |               22 |             69 |         3.14 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_27                                                                     |               21 |             75 |         3.57 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_7                                                                      |                9 |             75 |         8.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_26                                                                     |               13 |             78 |         6.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/u_tl_mst/byp_rdy_dnf                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_9                                                                      |               27 |             79 |         2.93 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/RAM_INST[0].u_ram/no_dnf_in_rdy.in_rdy_reg_0                                                                 |                                                                                                                                                                               |                5 |             80 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_5                                                                                                         |               29 |             81 |         2.79 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_56                                                                     |               36 |             81 |         2.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_h2c_0/latency_cnts0                                                                                                                                                                         | dma1_qdma_app_i/user_control_i/user_l3fwd_rst                                                                                                                                 |               16 |             81 |         5.06 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_11                                                                                                        |               26 |             82 |         3.15 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/mdma_mgmt_enc/req_acc_rptr04_out                                                                                                       |                                                                                                                                                                               |               11 |             84 |         7.64 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/dest_hsdata_en                                                                                                                   |                                                                                                                                                                               |               11 |             84 |         7.64 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           |                                                                                                                                                                               |                8 |             87 |        10.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               24 |             87 |         3.62 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/u_tl_mst/byp_rdy_dnf                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_8                                                                      |               31 |             87 |         2.81 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/vfifo_arb_bp_mst.u_tl_mst/byp_rdy_dnf                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_41                                                                     |               19 |             88 |         4.63 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_55                                                                     |               23 |             91 |         3.96 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_36                                                                                                        |               25 |             92 |         3.68 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/RAM_INST[1].u_ram/wptr_reg[0]                                                               |                                                                                                                                                                               |                6 |             96 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/wptr_reg[0]_0                                                        |                                                                                                                                                                               |                6 |             96 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_10                                                                     |               18 |             99 |         5.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn                                                                            |               68 |             99 |         1.46 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1                                                                      |               24 |            100 |         4.17 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               20 |            101 |         5.05 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_6                                                                                                         |               26 |            104 |         4.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_43                                                                     |               26 |            106 |         4.08 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_33                                                                     |               31 |            107 |         3.45 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_33                                                                     |               43 |            109 |         2.53 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/RAM_INST[0].u_ram/sram_reg_0_1_0_13_i_1__9_n_0                                                  |                                                                                                                                                                               |                7 |            112 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_11                                                                     |               21 |            112 |         5.33 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/RAM_INST[1].u_ram/p_0_in                                                                        |                                                                                                                                                                               |                7 |            112 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3                                                                      |               25 |            113 |         4.52 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       |                                                                                                                                                                               |                8 |            114 |        14.25 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_12                                                                     |               24 |            114 |         4.75 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/wptr_reg[0]                                                          |                                                                                                                                                                               |                8 |            120 |        15.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/RAM_INST[1].u_ram/p_0_in                                                                    |                                                                                                                                                                               |                8 |            120 |        15.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[1].u_ram/wptr_reg[1]_rep__0_1                                               |                                                                                                                                                                               |               68 |            121 |         1.78 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_58                                                                     |               51 |            123 |         2.41 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[3].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][642]           |                                                                                                                                                                               |               72 |            124 |         1.72 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               37 |            126 |         3.41 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           |                                                                                                                                                                               |               11 |            126 |        11.45 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[0].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][643]           |                                                                                                                                                                               |               57 |            127 |         2.23 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_53                                                                     |               54 |            131 |         2.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb/RAM_INST[2].u_ram/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][643]           |                                                                                                                                                                               |               62 |            131 |         2.11 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_1[0]                                                                                                          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_30                                                                     |               34 |            132 |         3.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[0]_0[0]                                                                                                       | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_29                                                                     |               34 |            132 |         3.88 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_48                                                                     |               39 |            138 |         3.54 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/seg_c2h_axis_in                                                                                                           | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_52                                                                     |               23 |            140 |         6.09 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/cmpt_tdata_fifo_in                                                                                                                                                               |                                                                                                                                                                               |               30 |            141 |         4.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_44                                                                     |               25 |            151 |         6.04 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_10                                                                                                        |               39 |            153 |         3.92 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0                                                                                     | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_57                                                                     |               64 |            153 |         2.39 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_46                                                                     |               43 |            154 |         3.58 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_8                                                                                                         |               49 |            158 |         3.22 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/RAM_INST[1].u_ram/p_0_in                                                                        |                                                                                                                                                                               |               10 |            160 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/RAM_INST[0].u_ram/sram_reg_0_1_0_13_i_1__10_n_0                                                 |                                                                                                                                                                               |               10 |            160 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg_1                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_37                                                                     |               28 |            163 |         5.82 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/wptr_reg[0]                                                               |                                                                                                                                                                               |               11 |            168 |        15.27 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/wptr_reg[0]                                                          |                                                                                                                                                                               |               11 |            168 |        15.27 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       |                                                                                                                                                                               |               11 |            168 |        15.27 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg_1                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_36                                                                     |               37 |            174 |         4.70 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_7                                                                                                         |               60 |            176 |         2.93 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_45                                                                     |               48 |            178 |         3.71 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2                                                                      |               28 |            187 |         6.68 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           |                                                                                                                                                                               |               16 |            189 |        11.81 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |               48 |            189 |         3.94 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           |                                                                                                                                                                               |               16 |            189 |        11.81 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready                                                                                                    | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_47                                                                     |               32 |            205 |         6.41 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          |                                                                                                                                                                               |               14 |            216 |        15.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                |                                                                                                                                                                               |               93 |            216 |         2.32 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                          |                                                                                                                                                                               |               14 |            216 |        15.43 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_4                                                                                                         |               50 |            218 |         4.36 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/RAM_INST[0].u_ram/int_push                                                                      |                                                                                                                                                                               |               15 |            240 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl1_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]_repN_3                                                                                                         |               80 |            240 |         3.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/RAM_INST[0].u_ram/int_push                                                                      |                                                                                                                                                                               |               15 |            240 |        16.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       |                                                                                                                                                                               |               16 |            248 |        15.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                       |                                                                                                                                                                               |               16 |            248 |        15.50 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/p_0_in4_out                                                                   |                                                                                                                                                                               |               54 |            432 |         8.00 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/E[0]                                                                                                                      | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/out_vld_reg_2[0]                                                         |               83 |            480 |         5.78 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                               |               59 |            512 |         8.68 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1_n_0                           |               77 |            512 |         6.65 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                     | dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                   |               71 |            542 |         7.63 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                          | dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                        |               53 |            547 |        10.32 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | dma1_qdma_app_i/user_control_i/queue_cnts_i/desc_cnt_inst[64].desc_cnt_inst/user_reset_n0                                                                                     |              271 |            896 |         3.31 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                |                                                                                                                                                                               |              377 |           1144 |         3.03 |
|  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk        |                                                                                                                                                                                                                                | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/pcie1_unified_axis_cq_tdata[106]                                                                                             |              253 |           1771 |         7.00 |
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


