[submodule "verilog/exernal/ice-chips-verilog"]
	path = verilog/exernal/ice-chips-verilog
	url = https://github.com/TimRudy/ice-chips-verilog.git
