Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux4x1Package.vhd" into library work
Parsing package <Mux4x1Package>.
Parsing package body <Mux4x1Package>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux4x1.vhd" into library work
Parsing entity <Mux4x1>.
Parsing architecture <Behavioral> of entity <mux4x1>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x11BitPackage.vhd" into library work
Parsing package <Mux2x11BitPackage>.
Parsing package body <Mux2x11BitPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\AdderPackage.vhd" into library work
Parsing package <AdderPackage>.
Parsing package body <AdderPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Reg32_1Package.vhd" into library work
Parsing package <Reg32_1Package>.
Parsing package body <Reg32_1Package>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Reg32_0Package.vhd" into library work
Parsing package <Reg32_0Package>.
Parsing package body <Reg32_0Package>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Reg32_0.vhd" into library work
Parsing entity <Reg32_0>.
Parsing architecture <Behavioral> of entity <reg32_0>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux32x1Package.vhd" into library work
Parsing package <Mux32x1Package>.
Parsing package body <Mux32x1Package>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux32x1.vhd" into library work
Parsing entity <Mux32x1>.
Parsing architecture <Behavioral> of entity <mux32x1>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x1Package.vhd" into library work
Parsing package <Mux2x1Package>.
Parsing package body <Mux2x1Package>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\DecoderPackage.vhd" into library work
Parsing package <DecoderPackage>.
Parsing package body <DecoderPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU1BitPackage.vhd" into library work
Parsing package <ALU1BitPackage>.
Parsing package body <ALU1BitPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU1Bit.vhd" into library work
Parsing entity <ALU1Bit>.
Parsing architecture <Behavioral> of entity <alu1bit>.
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU1Bit.vhd" Line 59: Actual for formal port input1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU1Bit.vhd" Line 60: Actual for formal port input1 is neither a static name nor a globally static expression
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\TranslationCircuitPackage.vhd" into library work
Parsing package <TranslationCircuiPackage>.
Parsing package body <TranslationCircuiPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\SignExtendPackage.vhd" into library work
Parsing package <SignExtendPackage>.
Parsing package body <SignExtendPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\SignExtend.vhd" into library work
Parsing entity <SignExtend>.
Parsing architecture <Behavioral> of entity <signextend>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFilePackage.vhd" into library work
Parsing package <RegisterFilePackage>.
Parsing package body <RegisterFilePackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 85: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 86: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 87: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 88: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 89: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 90: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 91: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 92: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 93: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 94: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 95: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 96: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 97: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 98: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 99: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 100: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 101: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 102: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 103: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 104: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 105: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 106: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 107: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 108: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 109: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 110: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 111: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 112: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 113: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 114: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 115: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd" Line 116: Actual for formal port lod is neither a static name nor a globally static expression
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x1.vhd" into library work
Parsing entity <Mux2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\INSTRMEMORYPackage.vhd" into library work
Parsing package <INSTRMEMORYPackage>.
Parsing package body <INSTRMEMORYPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\INSTRMEMORY.vhd" into library work
Parsing entity <INSTRMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <instrmemory>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\DATAMEMORYPackage.vhd" into library work
Parsing package <DATAMEMORYPackage>.
Parsing package body <DATAMEMORYPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ControlUnitPackage.vhd" into library work
Parsing package <ControlUnitPackage>.
Parsing package body <ControlUnitPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALUPackage.vhd" into library work
Parsing package <ALUPackage>.
Parsing package body <ALUPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALUControlPackage.vhd" into library work
Parsing package <ALUControlPackage>.
Parsing package body <ALUControlPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALUControl.vhd" into library work
Parsing entity <ALUControl>.
Parsing architecture <Behavioral> of entity <alucontrol>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <behavioral> of entity <alu>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Adder32BitPackage.vhd" into library work
Parsing package <Adder32BitPackage>.
Parsing package body <Adder32BitPackage>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Adder32Bit.vhd" into library work
Parsing entity <Adder32Bit>.
Parsing architecture <Behavioral> of entity <adder32bit>.
Parsing VHDL file "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" into library work
Parsing entity <MainModule>.
Parsing architecture <Behavioral> of entity <mainmodule>.
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 90: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 91: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 96: Actual for formal port aluop is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 99: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 103: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" Line 104: Actual for formal port selector is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MainModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg32_0> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <INSTRMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\INSTRMEMORY.vhd" Line 32: loadit should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\INSTRMEMORY.vhd" Line 27: Net <ROM_PROCESS.MEMORY[33][31]> does not have a driver.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux32x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <SignExtend> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <behavioral>) from library <work>.

Elaborating entity <ALU1Bit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x11BitPackage.vhd" Line 14: <mux2x11bit> remains a black-box since it has no binding entity.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4x1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\DATAMEMORYPackage.vhd" Line 15: <datamemory> remains a black-box since it has no binding entity.

Elaborating entity <Adder32Bit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainModule>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd".
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" line 98: Output port <cflag> of the instance <ALUInstance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" line 98: Output port <oflag> of the instance <ALUInstance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" line 101: Output port <CarryOut> of the instance <PCAdder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\MainModule.vhd" line 103: Output port <CarryOut> of the instance <PCChoice> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MainModule> synthesized.

Synthesizing Unit <Reg32_0>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Reg32_0.vhd".
        n = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_17_o_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Reg32_0> synthesized.

Synthesizing Unit <INSTRMEMORY>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\INSTRMEMORY.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<33>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<34>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<35>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<36>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<37>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<38>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<39>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<40>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<41>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<42>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<43>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<44>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<45>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<46>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<47>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<48>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<49>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<50>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<51>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<52>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<53>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<54>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<55>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<56>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<57>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<58>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<59>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<60>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<61>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<62>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<63>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
    Found 32-bit register for signal <DATA>.
WARNING:Xst:737 - Found 1-bit latch for signal <ROM_PROCESS.MEMORY<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  64 Multiplexer(s).
Unit <INSTRMEMORY> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ControlUnit.vhd".
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <Mux2x1_1>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x1.vhd".
        n = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x1_1> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\RegisterFile.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Decoder.vhd".
WARNING:Xst:647 - Input <Enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <Output<31>> created at line 44
    Found 1-bit tristate buffer for signal <Output<30>> created at line 44
    Found 1-bit tristate buffer for signal <Output<29>> created at line 44
    Found 1-bit tristate buffer for signal <Output<28>> created at line 44
    Found 1-bit tristate buffer for signal <Output<27>> created at line 44
    Found 1-bit tristate buffer for signal <Output<26>> created at line 44
    Found 1-bit tristate buffer for signal <Output<25>> created at line 44
    Found 1-bit tristate buffer for signal <Output<24>> created at line 44
    Found 1-bit tristate buffer for signal <Output<23>> created at line 44
    Found 1-bit tristate buffer for signal <Output<22>> created at line 44
    Found 1-bit tristate buffer for signal <Output<21>> created at line 44
    Found 1-bit tristate buffer for signal <Output<20>> created at line 44
    Found 1-bit tristate buffer for signal <Output<19>> created at line 44
    Found 1-bit tristate buffer for signal <Output<18>> created at line 44
    Found 1-bit tristate buffer for signal <Output<17>> created at line 44
    Found 1-bit tristate buffer for signal <Output<16>> created at line 44
    Found 1-bit tristate buffer for signal <Output<15>> created at line 44
    Found 1-bit tristate buffer for signal <Output<14>> created at line 44
    Found 1-bit tristate buffer for signal <Output<13>> created at line 44
    Found 1-bit tristate buffer for signal <Output<12>> created at line 44
    Found 1-bit tristate buffer for signal <Output<11>> created at line 44
    Found 1-bit tristate buffer for signal <Output<10>> created at line 44
    Found 1-bit tristate buffer for signal <Output<9>> created at line 44
    Found 1-bit tristate buffer for signal <Output<8>> created at line 44
    Found 1-bit tristate buffer for signal <Output<7>> created at line 44
    Found 1-bit tristate buffer for signal <Output<6>> created at line 44
    Found 1-bit tristate buffer for signal <Output<5>> created at line 44
    Found 1-bit tristate buffer for signal <Output<4>> created at line 44
    Found 1-bit tristate buffer for signal <Output<3>> created at line 44
    Found 1-bit tristate buffer for signal <Output<2>> created at line 44
    Found 1-bit tristate buffer for signal <Output<1>> created at line 44
    Found 1-bit tristate buffer for signal <Output<0>> created at line 44
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Mux32x1>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux32x1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Output> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux32x1> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\SignExtend.vhd".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

Synthesizing Unit <ALUControl>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALUControl.vhd".
WARNING:Xst:647 - Input <Func<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALUControl> synthesized.

Synthesizing Unit <Mux2x1_2>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux2x1.vhd".
        n = 31
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x1_2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd".
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 54: Output port <OverFlow> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 54: Output port <Set> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 55: Output port <OverFlow> of the instance <ALU2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 55: Output port <Set> of the instance <ALU2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 56: Output port <OverFlow> of the instance <ALU3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 56: Output port <Set> of the instance <ALU3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 57: Output port <OverFlow> of the instance <ALU4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 57: Output port <Set> of the instance <ALU4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 58: Output port <OverFlow> of the instance <ALU5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 58: Output port <Set> of the instance <ALU5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 59: Output port <OverFlow> of the instance <ALU6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 59: Output port <Set> of the instance <ALU6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 60: Output port <OverFlow> of the instance <ALU7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 60: Output port <Set> of the instance <ALU7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 61: Output port <OverFlow> of the instance <ALU8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 61: Output port <Set> of the instance <ALU8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 62: Output port <OverFlow> of the instance <ALU9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 62: Output port <Set> of the instance <ALU9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 63: Output port <OverFlow> of the instance <ALU10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 63: Output port <Set> of the instance <ALU10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 64: Output port <OverFlow> of the instance <ALU11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 64: Output port <Set> of the instance <ALU11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 65: Output port <OverFlow> of the instance <ALU12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 65: Output port <Set> of the instance <ALU12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 66: Output port <OverFlow> of the instance <ALU13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 66: Output port <Set> of the instance <ALU13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 67: Output port <OverFlow> of the instance <ALU14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 67: Output port <Set> of the instance <ALU14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 68: Output port <OverFlow> of the instance <ALU15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 68: Output port <Set> of the instance <ALU15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 69: Output port <OverFlow> of the instance <ALU16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 69: Output port <Set> of the instance <ALU16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 70: Output port <OverFlow> of the instance <ALU17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 70: Output port <Set> of the instance <ALU17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 71: Output port <OverFlow> of the instance <ALU18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 71: Output port <Set> of the instance <ALU18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 72: Output port <OverFlow> of the instance <ALU19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 72: Output port <Set> of the instance <ALU19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 73: Output port <OverFlow> of the instance <ALU20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 73: Output port <Set> of the instance <ALU20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 74: Output port <OverFlow> of the instance <ALU21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 74: Output port <Set> of the instance <ALU21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 75: Output port <OverFlow> of the instance <ALU22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 75: Output port <Set> of the instance <ALU22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 76: Output port <OverFlow> of the instance <ALU23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 76: Output port <Set> of the instance <ALU23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 77: Output port <OverFlow> of the instance <ALU24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 77: Output port <Set> of the instance <ALU24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 78: Output port <OverFlow> of the instance <ALU25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 78: Output port <Set> of the instance <ALU25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 79: Output port <OverFlow> of the instance <ALU26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 79: Output port <Set> of the instance <ALU26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 80: Output port <OverFlow> of the instance <ALU27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 80: Output port <Set> of the instance <ALU27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 81: Output port <OverFlow> of the instance <ALU28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 81: Output port <Set> of the instance <ALU28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 82: Output port <OverFlow> of the instance <ALU29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 82: Output port <Set> of the instance <ALU29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 83: Output port <OverFlow> of the instance <ALU30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 83: Output port <Set> of the instance <ALU30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 84: Output port <OverFlow> of the instance <ALU31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU.vhd" line 84: Output port <Set> of the instance <ALU31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ALU1Bit>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\ALU1Bit.vhd".
    Summary:
Unit <ALU1Bit> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Adder.vhd".
    Found 2-bit adder for signal <n0012> created at line 44.
    Found 2-bit adder for signal <Tmp> created at line 44.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <Mux4x1>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Mux4x1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <Z_40_o_Input0_MUX_2230_o> created at line 47.
    Found 1-bit tristate buffer for signal <Output> created at line 47
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <Mux4x1> synthesized.

Synthesizing Unit <Adder32Bit>.
    Related source file is "E:\Year3\Binary-Huppa\Architecture\MileStone3\MileStone2V3\Adder32Bit.vhd".
    Summary:
	no macro.
Unit <Adder32Bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 225
 2-bit adder                                           : 192
 32-bit adder                                          : 33
# Registers                                            : 34
 32-bit register                                       : 34
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 178
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 101
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 64
 1-bit tristate buffer                                 : 64
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Reg32_0>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <Reg32_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 96
 2-bit adder carry in                                  : 96
# Counters                                             : 33
 32-bit up counter                                     : 33
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 145
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 68
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DATA_30> (without init value) has a constant value of 0 in block <INSTRMEMORY>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DATA_6> in Unit <INSTRMEMORY> is equivalent to the following 4 FFs/Latches, which will be removed : <DATA_7> <DATA_8> <DATA_9> <DATA_10> 
WARNING:Xst:2042 - Unit MainModule: 32 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N2, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N3, N30, N31, N32, N33, N4, N5, N6, N7, N8, N9.
WARNING:Xst:2042 - Unit Decoder: 32 internal tristates are replaced by logic (pull-up yes): Output<0>, Output<10>, Output<11>, Output<12>, Output<13>, Output<14>, Output<15>, Output<16>, Output<17>, Output<18>, Output<19>, Output<1>, Output<20>, Output<21>, Output<22>, Output<23>, Output<24>, Output<25>, Output<26>, Output<27>, Output<28>, Output<29>, Output<2>, Output<30>, Output<31>, Output<3>, Output<4>, Output<5>, Output<6>, Output<7>, Output<8>, Output<9>.

Optimizing unit <MainModule> ...

Optimizing unit <INSTRMEMORY> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder> ...

Optimizing unit <Adder32Bit> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<31>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<30>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<29>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<28>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<27>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<26>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<25>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<24>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<23>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<22>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<21>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<20>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<19>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<18>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<17>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<16>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<15>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<14>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<13>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<12>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<11>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<10>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<9>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<8>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<7>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<6>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<5>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<4>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<3>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<2>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<1>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <DataMemOut<0>> driven by black box <DATAMEMORY>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 4.
FlipFlop IM/DATA_26 has been replicated 2 time(s)
FlipFlop IM/DATA_27 has been replicated 2 time(s)
FlipFlop IM/DATA_28 has been replicated 3 time(s)
FlipFlop IM/DATA_29 has been replicated 2 time(s)
FlipFlop IM/DATA_31 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1095
 Flip-Flops                                            : 1095

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4555
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 1
#      LUT2                        : 31
#      LUT3                        : 19
#      LUT4                        : 93
#      LUT5                        : 171
#      LUT6                        : 2042
#      MUXCY                       : 1023
#      MUXF7                       : 84
#      VCC                         : 1
#      XORCY                       : 1056
# FlipFlops/Latches                : 1096
#      FD_1                        : 39
#      FDRE                        : 1056
#      LDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 1
#      OBUF                        : 160
# Others                           : 65
#      DATAMEMORY                  : 1
#      Mux2x11Bit                  : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1096  out of  126800     0%  
 Number of Slice LUTs:                 2390  out of  63400     3%  
    Number used as Logic:              2390  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2416
   Number with an unused Flip Flop:    1320  out of   2416    54%  
   Number with an unused LUT:            26  out of   2416     1%  
   Number of fully used LUT-FF pairs:  1070  out of   2416    44%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 162  out of    210    77%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)           | Load  |
--------------------------------------------------------------------+---------------------------------+-------+
CLK                                                                 | BUFGP                           | 1095  |
ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv| NONE(IM/ROM_PROCESS.MEMORY<0>_5)| 1     |
--------------------------------------------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.655ns (Maximum Frequency: 93.851MHz)
   Minimum input arrival time before clock: 7.317ns
   Maximum output required time after clock: 3.028ns
   Maximum combinational path delay: 4.767ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.655ns (frequency: 93.851MHz)
  Total number of paths / destination ports: 1744199 / 2119
-------------------------------------------------------------------------
Delay:               5.328ns (Levels of Logic = 35)
  Source:            IM/DATA_28_1 (FF)
  Destination:       PC/temp_31 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: IM/DATA_28_1 to PC/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.364   0.556  IM/DATA_28_1 (IM/DATA_28_1)
     LUT4:I0->O           12   0.097   0.430  ALUInstance/ALU11/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11_SW0 (N393)
     LUT6:I4->O            2   0.097   0.516  ALUInstance/ALU17/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11 (ALUInstance/ALU17/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o1)
     LUT6:I3->O            1   0.097   0.683  ALUInstance/ALU17/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o13_1 (ALUInstance/ALU17/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o13)
     LUT5:I0->O            8   0.097   0.312  ALUInstance/zflag<31>3_SW0 (N283)
     MUXF7:S->O            1   0.335   0.295  ALUInstance/zflag<31>7_SW5 (N506)
     LUT6:I5->O            1   0.097   0.000  PC/Mcount_temp_lut<3> (PC/Mcount_temp_lut<3>)
     MUXCY:S->O            1   0.353   0.000  PC/Mcount_temp_cy<3> (PC/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<4> (PC/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<5> (PC/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<6> (PC/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<7> (PC/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<8> (PC/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<9> (PC/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<10> (PC/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<11> (PC/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<12> (PC/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<13> (PC/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<14> (PC/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<15> (PC/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<16> (PC/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<17> (PC/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<18> (PC/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<19> (PC/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<20> (PC/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<21> (PC/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<22> (PC/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<23> (PC/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<24> (PC/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<25> (PC/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<26> (PC/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<27> (PC/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<28> (PC/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<29> (PC/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  PC/Mcount_temp_cy<30> (PC/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  PC/Mcount_temp_xor<31> (PC/Mcount_temp31)
     FDRE:D                    0.008          PC/temp_31
    ----------------------------------------
    Total                      5.328ns (2.536ns logic, 2.792ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3387669 / 1095
-------------------------------------------------------------------------
Offset:              7.317ns (Levels of Logic = 36)
  Source:            ALUInstance/ALU7/ANDSelector:output (PAD)
  Destination:       PC/temp_31 (FF)
  Destination Clock: CLK rising

  Data Path: ALUInstance/ALU7/ANDSelector:output to PC/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Mux2x11Bit:output      5   0.000   0.712  ALUInstance/ALU7/ANDSelector (ALUInstance/ALU7/TmpA)
     LUT6:I0->O            2   0.097   0.561  ALUInstance/ALU6/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW1 (N187)
     LUT6:I2->O            4   0.097   0.570  ALUInstance/ALU4/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N270)
     LUT5:I1->O            4   0.097   0.697  ALUInstance/ALU8/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N349)
     LUT5:I0->O            1   0.097   0.683  ALUInstance/ALU15/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW4 (N526)
     LUT5:I0->O            5   0.097   0.530  ALUInstance/ALU27/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<27>)
     LUT6:I3->O            1   0.097   0.511  ALUInstance/ALU1/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o1_1 (ALUInstance/ALU1/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o1)
     LUT6:I3->O            7   0.097   0.323  ALUInstance/zflag<31>4_SW0 (N421)
     LUT6:I5->O            1   0.097   0.000  ALUInstance/zflag<31>7_SW11_F (N611)
     MUXF7:I0->O           1   0.277   0.295  ALUInstance/zflag<31>7_SW11 (N563)
     LUT6:I5->O            1   0.097   0.000  PC/Mcount_temp_lut<6> (PC/Mcount_temp_lut<6>)
     MUXCY:S->O            1   0.353   0.000  PC/Mcount_temp_cy<6> (PC/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<7> (PC/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<8> (PC/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<9> (PC/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<10> (PC/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<11> (PC/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<12> (PC/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<13> (PC/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<14> (PC/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<15> (PC/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<16> (PC/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<17> (PC/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<18> (PC/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<19> (PC/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<20> (PC/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<21> (PC/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<22> (PC/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<23> (PC/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<24> (PC/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<25> (PC/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<26> (PC/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<27> (PC/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<28> (PC/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<29> (PC/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  PC/Mcount_temp_cy<30> (PC/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  PC/Mcount_temp_xor<31> (PC/Mcount_temp31)
     FDRE:D                    0.008          PC/temp_31
    ----------------------------------------
    Total                      7.317ns (2.433ns logic, 4.884ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.135ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       IM/ROM_PROCESS.MEMORY<0>_5 (LATCH)
  Destination Clock: ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv falling

  Data Path: START to IM/ROM_PROCESS.MEMORY<0>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   0.001   0.393  START_IBUF (START_IBUF)
     INV:I->O              1   0.113   0.279  START_INV_1_o1_INV_0 (START_INV_1_o)
     LDP:PRE                   0.349          IM/ROM_PROCESS.MEMORY<0>_5
    ----------------------------------------
    Total                      1.135ns (0.463ns logic, 0.672ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 14258 / 386
-------------------------------------------------------------------------
Offset:              3.028ns (Levels of Logic = 4)
  Source:            IM/DATA_17 (FF)
  Destination:       ALUInstance/ALU32/SubtractSelector:input0 (PAD)
  Source Clock:      CLK falling

  Data Path: IM/DATA_17 to ALUInstance/ALU32/SubtractSelector:input0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q           259   0.364   0.835  IM/DATA_17 (IM/DATA_17)
     LUT6:I0->O            1   0.097   0.556  RF/ReadMux2/Mmux_Output_81 (RF/ReadMux2/Mmux_Output_81)
     LUT6:I2->O            1   0.097   0.000  RF/ReadMux2/Mmux_Output_3 (RF/ReadMux2/Mmux_Output_3)
     MUXF7:I1->O           3   0.279   0.703  RF/ReadMux2/Mmux_Output_2_f7 (RegFileOut2_0_OBUF)
     LUT6:I0->O            0   0.097   0.000  ALUInput2Selector/Mmux_output11 (ALUSource2<0>)
    Mux2x11Bit:input0          0.000          ALUInstance/ALU1/SubtractSelector
    ----------------------------------------
    Total                      3.028ns (0.934ns logic, 2.094ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8208 / 98
-------------------------------------------------------------------------
Delay:               4.767ns (Levels of Logic = 7)
  Source:            ALUInstance/ALU7/ANDSelector:output (PAD)
  Destination:       ALUOut<31> (PAD)

  Data Path: ALUInstance/ALU7/ANDSelector:output to ALUOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Mux2x11Bit:output      5   0.000   0.712  ALUInstance/ALU7/ANDSelector (ALUInstance/ALU7/TmpA)
     LUT6:I0->O            2   0.097   0.561  ALUInstance/ALU6/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW1 (N187)
     LUT6:I2->O            4   0.097   0.570  ALUInstance/ALU4/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N270)
     LUT5:I1->O            4   0.097   0.697  ALUInstance/ALU8/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N349)
     LUT5:I0->O            1   0.097   0.683  ALUInstance/ALU15/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW4 (N526)
     LUT5:I0->O            5   0.097   0.575  ALUInstance/ALU27/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<27>)
     LUT5:I1->O           34   0.097   0.386  ALUInstance/ALU32/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11 (ALUOut_31_OBUF)
    DATAMEMORY:ADDRESS<31>        0.000          DM
    ----------------------------------------
    Total                      4.767ns (0.582ns logic, 4.185ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv|         |         |    2.500|         |
CLK                                                                 |    7.405|    5.328|    2.484|         |
--------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.40 secs
 
--> 

Total memory usage is 463016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  114 (   0 filtered)
Number of infos    :   68 (   0 filtered)

