#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000203f485b350 .scope module, "regfile_sipo_tb" "regfile_sipo_tb" 2 20;
 .timescale -9 -11;
v00000203f4764540_0 .var "clk", 0 0;
v00000203f47cc8a0_0 .var/i "i", 31 0;
v00000203f47ccc60_0 .var "reg_enable", 0 0;
v00000203f47cd200_0 .var "reg_write", 0 0;
v00000203f47cd520_0 .var "rst", 0 0;
v00000203f47cd2a0_0 .net "src1", 31 0, v00000203f4764040_0;  1 drivers
v00000203f47cd340_0 .net "src2", 31 0, v00000203f47640e0_0;  1 drivers
v00000203f47cd5c0_0 .net "src3", 31 0, v00000203f4764180_0;  1 drivers
v00000203f47ccee0_0 .net "src4", 31 0, v00000203f4764220_0;  1 drivers
v00000203f47cce40_0 .net "src5", 31 0, v00000203f47642c0_0;  1 drivers
v00000203f47cd3e0_0 .var "src_addr", 6 0;
v00000203f47ccf80_0 .var "write_addr", 6 0;
v00000203f47cd480_0 .var "write_data", 31 0;
S_00000203f476c230 .scope module, "RF" "regfile_sipo" 2 40, 3 17 0, S_00000203f485b350;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_enable";
    .port_info 3 /INPUT 1 "reg_write";
    .port_info 4 /INPUT 7 "src_addr";
    .port_info 5 /INPUT 7 "write_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "src1";
    .port_info 8 /OUTPUT 32 "src2";
    .port_info 9 /OUTPUT 32 "src3";
    .port_info 10 /OUTPUT 32 "src4";
    .port_info 11 /OUTPUT 32 "src5";
v00000203f4856880 .array "REG", 0 127, 31 0;
v00000203f476c490_0 .net "clk", 0 0, v00000203f4764540_0;  1 drivers
v00000203f476c530_0 .var/i "i", 31 0;
v00000203f476c5d0_0 .net "reg_enable", 0 0, v00000203f47ccc60_0;  1 drivers
v00000203f4763f00_0 .net "reg_write", 0 0, v00000203f47cd200_0;  1 drivers
v00000203f4763fa0_0 .net "rst", 0 0, v00000203f47cd520_0;  1 drivers
v00000203f4764040_0 .var "src1", 31 0;
v00000203f47640e0_0 .var "src2", 31 0;
v00000203f4764180_0 .var "src3", 31 0;
v00000203f4764220_0 .var "src4", 31 0;
v00000203f47642c0_0 .var "src5", 31 0;
v00000203f4764360_0 .net "src_addr", 6 0, v00000203f47cd3e0_0;  1 drivers
v00000203f4764400_0 .net "write_addr", 6 0, v00000203f47ccf80_0;  1 drivers
v00000203f47644a0_0 .net "write_data", 31 0, v00000203f47cd480_0;  1 drivers
E_00000203f4759b70 .event posedge, v00000203f4763fa0_0, v00000203f476c490_0;
    .scope S_00000203f476c230;
T_0 ;
    %wait E_00000203f4759b70;
    %load/vec4 v00000203f4763fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203f476c530_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000203f476c530_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000203f476c530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203f4856880, 0, 4;
    %load/vec4 v00000203f476c530_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203f476c530_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f47640e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f47642c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000203f476c5d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000203f4763f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000203f47644a0_0;
    %load/vec4 v00000203f4764400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203f4856880, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000203f4764360_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000203f4856880, 4;
    %assign/vec4 v00000203f4764040_0, 0;
    %load/vec4 v00000203f4764360_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000203f4856880, 4;
    %assign/vec4 v00000203f47640e0_0, 0;
    %load/vec4 v00000203f4764360_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000203f4856880, 4;
    %assign/vec4 v00000203f4764180_0, 0;
    %load/vec4 v00000203f4764360_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000203f4856880, 4;
    %assign/vec4 v00000203f4764220_0, 0;
    %load/vec4 v00000203f4764360_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000203f4856880, 4;
    %assign/vec4 v00000203f47642c0_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f47640e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f4764220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000203f47642c0_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000203f485b350;
T_1 ;
    %delay 30000, 0;
    %vpi_call 2 47 "$display", "-----------------------register file---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203f47cc8a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000203f47cc8a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 2 49 "$display", "REG[%d] = %d  ", v00000203f47cc8a0_0, &A<v00000203f4856880, v00000203f47cc8a0_0 > {0 0 0};
    %load/vec4 v00000203f47cc8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000203f47cc8a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000203f485b350;
T_2 ;
    %delay 500, 0;
    %load/vec4 v00000203f4764540_0;
    %inv;
    %store/vec4 v00000203f4764540_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000203f485b350;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f4764540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f47cd520_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 600, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901761, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901762, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901763, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901764, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 105, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901765, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 106, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901766, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 107, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901767, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 108, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901768, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 4294901769, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f47ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f47cd200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000203f47ccf80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000203f47cd480_0, 0, 32;
    %pushi/vec4 105, 0, 7;
    %store/vec4 v00000203f47cd3e0_0, 0, 7;
    %delay 20000, 0;
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000203f485b350;
T_4 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\regfile_sipo_tb.v";
    "./regfile_sipo.v";
