Analysis & Synthesis report for Do_An
Mon Dec 18 12:00:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated
 15. Source assignments for LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated
 16. Source assignments for LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1
 17. Source assignments for security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated
 18. Source assignments for security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1
 19. Parameter Settings for Inferred Entity Instance: security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0
 20. Parameter Settings for Inferred Entity Instance: LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0
 21. Parameter Settings for Inferred Entity Instance: security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "LIFO:lf2"
 24. Port Connectivity Checks: "security:se1|fifo_mem:ff1"
 25. Port Connectivity Checks: "security:se1|LIFO:lf1"
 26. Port Connectivity Checks: "security:se1"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 18 12:00:55 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Do_An                                           ;
; Top-level Entity Name              ; security_FPGA                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 240                                             ;
;     Total combinational functions  ; 166                                             ;
;     Dedicated logic registers      ; 147                                             ;
; Total registers                    ; 147                                             ;
; Total pins                         ; 138                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 81,920                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; security_FPGA      ; Do_An              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; lifo_memory.v                    ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/lifo_memory.v                   ;         ;
; status_signal_LIFO.v             ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/status_signal_LIFO.v            ;         ;
; LIFO.v                           ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/LIFO.v                          ;         ;
; fifo_mem.v                       ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/fifo_mem.v                      ;         ;
; memory_array.v                   ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/memory_array.v                  ;         ;
; read_pointer.v                   ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/read_pointer.v                  ;         ;
; status_signal.v                  ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/status_signal.v                 ;         ;
; write_pointer.v                  ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/write_pointer.v                 ;         ;
; security.v                       ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/security.v                      ;         ;
; security_FPGA.v                  ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/security_FPGA.v                 ;         ;
; user_key.v                       ; yes             ; User Verilog HDL File        ; D:/Thiet_ke_he_thong_so_hdl/DOAN/user_key.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_hai1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Thiet_ke_he_thong_so_hdl/DOAN/db/altsyncram_hai1.tdf          ;         ;
; db/altsyncram_etd1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Thiet_ke_he_thong_so_hdl/DOAN/db/altsyncram_etd1.tdf          ;         ;
; db/altsyncram_ggh1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Thiet_ke_he_thong_so_hdl/DOAN/db/altsyncram_ggh1.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 240   ;
;                                             ;       ;
; Total combinational functions               ; 166   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 21    ;
;     -- 3 input functions                    ; 59    ;
;     -- <=2 input functions                  ; 86    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 108   ;
;     -- arithmetic mode                      ; 58    ;
;                                             ;       ;
; Total registers                             ; 147   ;
;     -- Dedicated logic registers            ; 147   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 138   ;
; Total memory bits                           ; 81920 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 243   ;
; Total fan-out                               ; 3198  ;
; Average fan-out                             ; 5.85  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |security_FPGA                                  ; 166 (16)          ; 147 (0)      ; 81920       ; 0            ; 0       ; 0         ; 138  ; 0            ; |security_FPGA                                                                                                                             ; work         ;
;    |LIFO:lf2|                                   ; 35 (0)            ; 10 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|LIFO:lf2                                                                                                                    ; work         ;
;       |lifo_memory:lfm|                         ; 35 (35)           ; 10 (10)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|LIFO:lf2|lifo_memory:lfm                                                                                                    ; work         ;
;          |altsyncram:mem_array_rtl_0|           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0                                                                         ; work         ;
;             |altsyncram_etd1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated                                          ; work         ;
;                |altsyncram_ggh1:altsyncram1|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1              ; work         ;
;    |security:se1|                               ; 115 (0)           ; 137 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1                                                                                                                ; work         ;
;       |LIFO:lf1|                                ; 35 (0)            ; 10 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|LIFO:lf1                                                                                                       ; work         ;
;          |lifo_memory:lfm|                      ; 35 (35)           ; 10 (10)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|LIFO:lf1|lifo_memory:lfm                                                                                       ; work         ;
;             |altsyncram:mem_array_rtl_0|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0                                                            ; work         ;
;                |altsyncram_etd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated                             ; work         ;
;                   |altsyncram_ggh1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1 ; work         ;
;       |fifo_mem:ff1|                            ; 80 (0)            ; 127 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1                                                                                                   ; work         ;
;          |memory_array:top8|                    ; 42 (42)           ; 107 (107)    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|memory_array:top8                                                                                 ; work         ;
;             |altsyncram:data_out2_rtl_0|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0                                                      ; work         ;
;                |altsyncram_hai1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated                       ; work         ;
;          |read_pointer:top2|                    ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|read_pointer:top2                                                                                 ; work         ;
;          |status_signal:top9|                   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|status_signal:top9                                                                                ; work         ;
;          |write_pointer:top1|                   ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |security_FPGA|security:se1|fifo_mem:ff1|write_pointer:top1                                                                                ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ALTSYNCRAM              ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                              ;
+------------------------------------------------------------------------+-----------------------------------------------------------------+
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[18] ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[8] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[16] ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[7] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[14] ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[6] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[12] ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[5] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[10] ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[4] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[8]  ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[3] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[6]  ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[2] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[4]  ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[1] ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[2]  ; Merged with security:se1|fifo_mem:ff1|read_pointer:top2|rptr[0] ;
; Total Number of Removed Registers = 9                                  ;                                                                 ;
+------------------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                           ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; Register Name                                                          ; RAM Name                                                    ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[0]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[1]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[2]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[3]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[4]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[5]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[6]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[7]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[8]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[9]  ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[10] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[11] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[12] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[13] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[14] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[15] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[16] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[17] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[18] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[19] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[20] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[21] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[22] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[23] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[24] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[25] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[26] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[27] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[28] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[29] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[30] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[31] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[32] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[33] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[34] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[35] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[36] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[37] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[38] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[39] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[40] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[41] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[42] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[43] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[44] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[45] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[46] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[47] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[48] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[49] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0_bypass[50] ; security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0 ;
+------------------------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                         ; Megafunction                                          ; Type ;
+-------------------------------------------------------+-------------------------------------------------------+------+
; LIFO:lf2|lifo_memory:lfm|data_out[0..31]              ; LIFO:lf2|lifo_memory:lfm|mem_array_rtl_0              ; RAM  ;
; security:se1|LIFO:lf1|lifo_memory:lfm|data_out[0..31] ; security:se1|LIFO:lf1|lifo_memory:lfm|mem_array_rtl_0 ; RAM  ;
+-------------------------------------------------------+-------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |security_FPGA|LIFO:lf2|lifo_memory:lfm|pointer[0]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |security_FPGA|security:se1|LIFO:lf1|lifo_memory:lfm|pointer[0]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |security_FPGA|security:se1|fifo_mem:ff1|memory_array:top8|data_out[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0|altsyncram_hai1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0|altsyncram_etd1:auto_generated|altsyncram_ggh1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hai1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_etd1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_etd1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                      ;
; Entity Instance                           ; security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; security:se1|LIFO:lf1|lifo_memory:lfm|altsyncram:mem_array_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LIFO:lf2"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; lifo_ov      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_ud      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_low_th  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_high_th ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "security:se1|fifo_mem:ff1"                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; fifo_threshold ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "security:se1|LIFO:lf1"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; lifo_ov      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_ud      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_low_th  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lifo_high_th ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "security:se1"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_lifo_test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 18 12:00:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Do_An -c Do_An
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lifo_memory.v
    Info (12023): Found entity 1: lifo_memory
Info (12021): Found 1 design units, including 1 entities, in source file status_signal_lifo.v
    Info (12023): Found entity 1: status_signal_LIFO
Info (12021): Found 1 design units, including 1 entities, in source file lifo.v
    Info (12023): Found entity 1: LIFO
Info (12021): Found 1 design units, including 1 entities, in source file fifo_mem.v
    Info (12023): Found entity 1: fifo_mem
Info (12021): Found 1 design units, including 1 entities, in source file memory_array.v
    Info (12023): Found entity 1: memory_array
Info (12021): Found 1 design units, including 1 entities, in source file read_pointer.v
    Info (12023): Found entity 1: read_pointer
Info (12021): Found 1 design units, including 1 entities, in source file status_signal.v
    Info (12023): Found entity 1: status_signal
Info (12021): Found 1 design units, including 1 entities, in source file write_pointer.v
    Info (12023): Found entity 1: write_pointer
Info (12021): Found 1 design units, including 1 entities, in source file security.v
    Info (12023): Found entity 1: security
Info (12021): Found 1 design units, including 1 entities, in source file security_fpga.v
    Info (12023): Found entity 1: security_FPGA
Info (12021): Found 1 design units, including 1 entities, in source file user_key.v
    Info (12023): Found entity 1: user_key
Info (12021): Found 1 design units, including 1 entities, in source file security_fpga_tb.v
    Info (12023): Found entity 1: security_FPGA_tb
Info (12021): Found 1 design units, including 1 entities, in source file security_tb.v
    Info (12023): Found entity 1: security_tb
Info (12021): Found 1 design units, including 1 entities, in source file user_key_tb.v
    Info (12023): Found entity 1: user_key_tb
Info (12021): Found 1 design units, including 1 entities, in source file memory_array_tb.v
    Info (12023): Found entity 1: memory_array_tb
Info (12021): Found 1 design units, including 1 entities, in source file fifo_mem_tb.v
    Info (12023): Found entity 1: fifo_mem_tb
Info (12021): Found 1 design units, including 1 entities, in source file write_pointer_tb.v
    Info (12023): Found entity 1: write_pointer_tb
Info (12021): Found 1 design units, including 1 entities, in source file read_pointer_tb.v
    Info (12023): Found entity 1: read_pointer_tb
Info (12021): Found 1 design units, including 1 entities, in source file status_signal_lifo_testbench.v
    Info (12023): Found entity 1: status_signal_LIFO_testbench
Info (12021): Found 1 design units, including 1 entities, in source file lifo_memory_testbench.v
    Info (12023): Found entity 1: lifo_memory_testbench
Info (12021): Found 1 design units, including 1 entities, in source file lifo_testbench.v
    Info (12023): Found entity 1: lifo_testbench
Info (12127): Elaborating entity "security_FPGA" for the top level hierarchy
Info (12128): Elaborating entity "security" for hierarchy "security:se1"
Info (12128): Elaborating entity "LIFO" for hierarchy "security:se1|LIFO:lf1"
Info (12128): Elaborating entity "lifo_memory" for hierarchy "security:se1|LIFO:lf1|lifo_memory:lfm"
Warning (10204): Verilog HDL Declaration warning at lifo_memory.v(17): array has more than 2**24 bits
Warning (10230): Verilog HDL assignment warning at lifo_memory.v(50): truncated value with size 32768 to match size of target (32)
Info (12128): Elaborating entity "status_signal_LIFO" for hierarchy "security:se1|LIFO:lf1|status_signal_LIFO:sslf"
Info (12128): Elaborating entity "fifo_mem" for hierarchy "security:se1|fifo_mem:ff1"
Info (12128): Elaborating entity "write_pointer" for hierarchy "security:se1|fifo_mem:ff1|write_pointer:top1"
Info (12128): Elaborating entity "read_pointer" for hierarchy "security:se1|fifo_mem:ff1|read_pointer:top2"
Info (12128): Elaborating entity "memory_array" for hierarchy "security:se1|fifo_mem:ff1|memory_array:top8"
Warning (10204): Verilog HDL Declaration warning at memory_array.v(6): array has more than 2**24 bits
Warning (10230): Verilog HDL assignment warning at memory_array.v(16): truncated value with size 32768 to match size of target (32)
Info (12128): Elaborating entity "status_signal" for hierarchy "security:se1|fifo_mem:ff1|status_signal:top9"
Warning (10230): Verilog HDL assignment warning at status_signal.v(10): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at status_signal.v(18): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "user_key" for hierarchy "user_key:userk"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "user_key:userk|out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "user_key:userk|out[31]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "LIFO:lf2|lifo_memory:lfm|mem_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "security:se1|LIFO:lf1|lifo_memory:lfm|mem_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "security:se1|fifo_mem:ff1|memory_array:top8|data_out2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LIFO:lf2|lifo_memory:lfm|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "security:se1|LIFO:lf1|lifo_memory:lfm|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0"
Info (12133): Instantiated megafunction "security:se1|fifo_mem:ff1|memory_array:top8|altsyncram:data_out2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf
    Info (12023): Found entity 1: altsyncram_hai1
Info (12130): Elaborated megafunction instantiation "LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "LIFO:lf2|lifo_memory:lfm|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_etd1.tdf
    Info (12023): Found entity 1: altsyncram_etd1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggh1.tdf
    Info (12023): Found entity 1: altsyncram_ggh1
Info (144001): Generated suppressed messages file D:/Thiet_ke_he_thong_so_hdl/DOAN/output_files/Do_An.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]"
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
    Warning (15610): No output dependent on input pin "key[4]"
    Warning (15610): No output dependent on input pin "key[5]"
    Warning (15610): No output dependent on input pin "key[6]"
    Warning (15610): No output dependent on input pin "key[7]"
    Warning (15610): No output dependent on input pin "key[8]"
    Warning (15610): No output dependent on input pin "key[9]"
    Warning (15610): No output dependent on input pin "key[10]"
    Warning (15610): No output dependent on input pin "key[11]"
    Warning (15610): No output dependent on input pin "key[12]"
    Warning (15610): No output dependent on input pin "key[13]"
    Warning (15610): No output dependent on input pin "key[14]"
    Warning (15610): No output dependent on input pin "key[15]"
    Warning (15610): No output dependent on input pin "key[16]"
    Warning (15610): No output dependent on input pin "key[17]"
    Warning (15610): No output dependent on input pin "key[18]"
    Warning (15610): No output dependent on input pin "key[19]"
    Warning (15610): No output dependent on input pin "key[20]"
    Warning (15610): No output dependent on input pin "key[21]"
    Warning (15610): No output dependent on input pin "key[22]"
    Warning (15610): No output dependent on input pin "key[23]"
    Warning (15610): No output dependent on input pin "key[24]"
    Warning (15610): No output dependent on input pin "key[25]"
    Warning (15610): No output dependent on input pin "key[26]"
    Warning (15610): No output dependent on input pin "key[27]"
    Warning (15610): No output dependent on input pin "key[28]"
    Warning (15610): No output dependent on input pin "key[29]"
    Warning (15610): No output dependent on input pin "key[30]"
    Warning (15610): No output dependent on input pin "key[31]"
Info (21057): Implemented 483 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 249 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Mon Dec 18 12:00:55 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Thiet_ke_he_thong_so_hdl/DOAN/output_files/Do_An.map.smsg.


