Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 26 09:18:45 2024
| Host         : jlbpacheco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.649ns  (logic 5.456ns (46.835%)  route 6.193ns (53.165%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.447     2.908    A_IBUF[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.152     3.060 f  SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.816     3.877    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.332     4.209 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.930     8.139    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.649 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.649    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.332ns  (logic 5.480ns (48.362%)  route 5.852ns (51.638%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.447     2.908    A_IBUF[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.152     3.060 f  SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.521     3.581    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.332     3.913 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.883     7.797    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.332 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.332    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.281ns  (logic 5.477ns (48.550%)  route 5.804ns (51.450%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.447     2.908    A_IBUF[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.152     3.060 f  SEG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.816     3.877    SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.332     4.209 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.541     7.749    SEG_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.281 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.281    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 5.448ns (56.680%)  route 4.164ns (43.320%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.448     2.909    A_IBUF[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.152     3.061 r  S_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.661     3.723    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.326     4.049 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.055     6.103    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.612 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.612    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 5.115ns (55.038%)  route 4.179ns (44.962%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.447     2.908    A_IBUF[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.124     3.032 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.732     5.764    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.294 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.294    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 5.078ns (59.147%)  route 3.507ns (40.853%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           1.598     3.051    A_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.124     3.175 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909     5.084    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.585 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.585    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 5.082ns (62.189%)  route 3.090ns (37.811%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           1.224     2.677    A_IBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     2.801 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.667    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.171 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.171    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.470ns (64.016%)  route 0.826ns (35.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.421     0.640    B_IBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.685 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.090    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.296 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.296    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.476ns (63.286%)  route 0.857ns (36.714%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           0.411     0.641    A_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.686 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.131    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.333 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.333    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.472ns (63.069%)  route 0.862ns (36.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.368     0.585    A_IBUF[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.630 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.123    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.334 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.334    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.494ns (55.430%)  route 1.202ns (44.570%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.408     0.627    B_IBUF[0]
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.672 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.794     1.466    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.696 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.696    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.494ns (47.003%)  route 1.685ns (52.997%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.367     0.584    A_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.629 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.318     1.946    SEG_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.179 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.179    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.473ns (44.361%)  route 1.848ns (55.639%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.367     0.584    A_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.629 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.481     2.110    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.321 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.321    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.513ns (44.890%)  route 1.857ns (55.110%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  A_IBUF[2]_inst/O
                         net (fo=4, routed)           0.401     0.633    A_IBUF[2]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.678 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.456     2.134    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.370 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.370    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





