library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--Complete the following VHDL code of 4 bit binar y counter with the following counting sequence 0,3,6,9,12.

entity CntSpecial is
    port(clk :in std_logic;
        reset :in std_logic;
        enable :in std_logic;
        count :out std_logic_vector(3 downto 0));

end CntSpecial;

architecture Behavioral of CntSpecial is
    signal s_count : unsigned(3 downto 0);

begin

    process(clk,reset)

    begin
        if rising_edge(clk) then
            if reset = '1' then s_count <= (others => '0');
            elsif enable = '1' then
                if s_count = "1101" then 
                    s_count <= (others => '0');
                else s_count <= s_count + "0011";
                end if;
            end if;
        end if;
    end process;
    count <= std_logic_vector(s_count);
end Behavioral;