#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul 24 11:19:54 2025
# Process ID         : 22824
# Current directory  : /home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.runs/synth_1
# Command line       : vivado -log stopwatch_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_top.tcl
# Log file           : /home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.runs/synth_1/stopwatch_top.vds
# Journal file       : /home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.runs/synth_1/vivado.jou
# Running On         : user20-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.006 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16647 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20942 MB
# Available Virtual  : 16113 MB
#-----------------------------------------------------------
source stopwatch_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/utils_1/imports/synth_1/T_flip_flop_n.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/utils_1/imports/synth_1/T_flip_flop_n.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top stopwatch_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22866
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.062 ; gain = 412.848 ; free physical = 6505 ; free virtual = 14317
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'reset_p', assumed default net type 'wire' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/filp_flop.v:458]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'clock_divider_2KHz' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:204]
INFO: [Synth 8-9937] previous definition of design element 'clock_divider_2KHz' is here [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/fnd.v:131]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'display_scan_controller' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:239]
INFO: [Synth 8-9937] previous definition of design element 'display_scan_controller' is here [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/fnd.v:166]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'seg_decoder' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:265]
INFO: [Synth 8-9937] previous definition of design element 'seg_decoder' is here [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/fnd.v:192]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'anode_selector' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:285]
INFO: [Synth 8-9937] previous definition of design element 'anode_selector' is here [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/fnd.v:212]
INFO: [Synth 8-11241] undeclared symbol 'scan_count_out', assumed default net type 'wire' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:358]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_top' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:288]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_10Hz' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:31]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_10Hz' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:31]
WARNING: [Synth 8-6104] Input port 'reset_p' has an internal driver [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:307]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:140]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:140]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_counter' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_counter' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:55]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_2KHz' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:180]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_2KHz' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:180]
INFO: [Synth 8-6157] synthesizing module 'display_scan_controller' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:209]
INFO: [Synth 8-226] default block is never used [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:230]
INFO: [Synth 8-6155] done synthesizing module 'display_scan_controller' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:209]
INFO: [Synth 8-6157] synthesizing module 'seg_decoder' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:244]
INFO: [Synth 8-6155] done synthesizing module 'seg_decoder' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:244]
INFO: [Synth 8-6157] synthesizing module 'anode_selector' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:270]
INFO: [Synth 8-226] default block is never used [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:276]
INFO: [Synth 8-6155] done synthesizing module 'anode_selector' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:270]
WARNING: [Synth 8-689] width (1) of port connection 'scan_count' does not match port width (2) of module 'anode_selector' [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:358]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_top' (0#1) [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:288]
WARNING: [Synth 8-3848] Net reset_p in module/entity clock_divider_10Hz does not have driver. [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:33]
WARNING: [Synth 8-3848] Net scan_count_out in module/entity stopwatch_top does not have driver. [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/sources_1/new/stopwatch.v:358]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1927.031 ; gain = 485.816 ; free physical = 6419 ; free virtual = 14231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.844 ; gain = 503.629 ; free physical = 6419 ; free virtual = 14231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.844 ; gain = 503.629 ; free physical = 6419 ; free virtual = 14231
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.844 ; gain = 0.000 ; free physical = 6419 ; free virtual = 14231
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/constrs_1/imports/Verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/constrs_1/imports/Verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.srcs/constrs_1/imports/Verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.594 ; gain = 0.000 ; free physical = 6431 ; free virtual = 14243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2095.594 ; gain = 0.000 ; free physical = 6431 ; free virtual = 14243
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2095.594 ; gain = 654.379 ; free physical = 6483 ; free virtual = 14295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.598 ; gain = 662.383 ; free physical = 6483 ; free virtual = 14295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.598 ; gain = 662.383 ; free physical = 6483 ; free virtual = 14295
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'stopwatch_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                               00
                 RUNNING |                               01 |                               01
                  PAUSED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'stopwatch_counter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2103.598 ; gain = 662.383 ; free physical = 6481 ; free virtual = 14295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2103.598 ; gain = 662.383 ; free physical = 6480 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2116.598 ; gain = 675.383 ; free physical = 6416 ; free virtual = 14233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2137.629 ; gain = 696.414 ; free physical = 6392 ; free virtual = 14210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2137.629 ; gain = 696.414 ; free physical = 6392 ; free virtual = 14210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     5|
|4     |LUT2   |    31|
|5     |LUT4   |    33|
|6     |LUT5   |    27|
|7     |LUT6   |     8|
|8     |FDCE   |    61|
|9     |FDPE   |     1|
|10    |FDRE   |    38|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.441 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2297.441 ; gain = 705.477 ; free physical = 6258 ; free virtual = 14076
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.449 ; gain = 856.227 ; free physical = 6258 ; free virtual = 14076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.449 ; gain = 0.000 ; free physical = 6258 ; free virtual = 14076
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.453 ; gain = 0.000 ; free physical = 6429 ; free virtual = 14247
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e4642d15
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2321.453 ; gain = 880.254 ; free physical = 6429 ; free virtual = 14247
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1711.596; main = 1504.584; forked = 269.572
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3188.480; main = 2321.457; forked = 920.848
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.465 ; gain = 0.000 ; free physical = 6429 ; free virtual = 14247
INFO: [Common 17-1381] The checkpoint '/home/user20/workspace_semicon/Verilog/test_filp_flop/test_filp_flop.runs/synth_1/stopwatch_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file stopwatch_top_utilization_synth.rpt -pb stopwatch_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 11:20:36 2025...
