
# DESIGN


## HIGH LEVEL REQUIREMENT
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/HLD%203%20added.png)
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/HLD%20(2)%20added.png)
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/HLD%203%20added.png)
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/HLD.png)



## COMMUNICATION INFRASTRUCTURE
![Communication infrastructure](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Communication%20infrastructure.png)

![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Communication%20infrastructure.png)





## LOW LEVEL REQUIREMENTS
### CABLE CAPACITY(99004903)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/cable%20capacity%20architecture.png)
#### USE CASE DIAGRAM


### CURRENT AND VOLTAGE DIVISION(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage.png)

### EQUIVALENT R,L,C SERIES CIRCUIT(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Series%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Series%20UML.png)

### EQUIVALENT R,L,C PARALLEL CIRCUIT(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Parallel%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Parallel%20UML.png)

### Star Delta Conversion
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Star%20Delta%20%20uml%20diagram.png)

### Source Transformation
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Source%20transformation%20uml.png)

### Power Factor
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/powefactor%20uml.png)

### Equivalent Impedance
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/eqv%20impedance.png)

### CIRCULAR CONVOLUTION USING FFT
#### USE CASE DIAGRAM
![Untitled Workspace](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Circular%20Convolution%20Use%20Case%20Diagram.png)

#### ARCHITECTURE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Circular%20Convolution%20Architecture%20Diagram.png)

### RESISTOR COLOR CODING FLOWCHART 
![Resistor Color coding flow](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Resistor%20Color%20coding%20flow.png)

#### USE CASE DIAGRAM
![Rasistor colour coding UML](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Rasistor%20colour%20coding%20UML.png)

### Formula calculator
![Formula Calculator](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Formula%20Calculator.PNG)








