VERILOG_SOURCES += $(SPINALROOT)/GrayCounterTester.v
TOPLEVEL=GrayCounterTester
MODULE=GrayCounterTester

include ../common/Makefile.sim