
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ff0000; valaddr_reg:x3; val_offset:21504*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21504*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ff8000; valaddr_reg:x3; val_offset:21507*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21507*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffc000; valaddr_reg:x3; val_offset:21510*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21510*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffe000; valaddr_reg:x3; val_offset:21513*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21513*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fff000; valaddr_reg:x3; val_offset:21516*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21516*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fff800; valaddr_reg:x3; val_offset:21519*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21519*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffc00; valaddr_reg:x3; val_offset:21522*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21522*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffe00; valaddr_reg:x3; val_offset:21525*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21525*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffff00; valaddr_reg:x3; val_offset:21528*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21528*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffff80; valaddr_reg:x3; val_offset:21531*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21531*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffffc0; valaddr_reg:x3; val_offset:21534*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21534*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffffe0; valaddr_reg:x3; val_offset:21537*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21537*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffff0; valaddr_reg:x3; val_offset:21540*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21540*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffff8; valaddr_reg:x3; val_offset:21543*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21543*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffffc; valaddr_reg:x3; val_offset:21546*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21546*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46fffffe; valaddr_reg:x3; val_offset:21549*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21549*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x031b19 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x79ef78 and fs3 == 0 and fe3 == 0x8d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e031b19; op2val:0xf9ef78;
op3val:0x46ffffff; valaddr_reg:x3; val_offset:21552*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21552*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f800000; valaddr_reg:x3; val_offset:21555*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21555*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f800001; valaddr_reg:x3; val_offset:21558*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21558*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f800003; valaddr_reg:x3; val_offset:21561*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21561*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f800007; valaddr_reg:x3; val_offset:21564*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21564*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f80000f; valaddr_reg:x3; val_offset:21567*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21567*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f80001f; valaddr_reg:x3; val_offset:21570*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21570*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f80003f; valaddr_reg:x3; val_offset:21573*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21573*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f80007f; valaddr_reg:x3; val_offset:21576*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21576*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f8000ff; valaddr_reg:x3; val_offset:21579*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21579*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f8001ff; valaddr_reg:x3; val_offset:21582*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21582*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f8003ff; valaddr_reg:x3; val_offset:21585*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21585*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f8007ff; valaddr_reg:x3; val_offset:21588*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21588*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f800fff; valaddr_reg:x3; val_offset:21591*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21591*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f801fff; valaddr_reg:x3; val_offset:21594*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21594*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f803fff; valaddr_reg:x3; val_offset:21597*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21597*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f807fff; valaddr_reg:x3; val_offset:21600*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21600*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f80ffff; valaddr_reg:x3; val_offset:21603*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21603*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f81ffff; valaddr_reg:x3; val_offset:21606*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21606*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f83ffff; valaddr_reg:x3; val_offset:21609*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21609*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f87ffff; valaddr_reg:x3; val_offset:21612*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21612*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f8fffff; valaddr_reg:x3; val_offset:21615*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21615*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6f9fffff; valaddr_reg:x3; val_offset:21618*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21618*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fbfffff; valaddr_reg:x3; val_offset:21621*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21621*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fc00000; valaddr_reg:x3; val_offset:21624*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21624*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fe00000; valaddr_reg:x3; val_offset:21627*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21627*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ff00000; valaddr_reg:x3; val_offset:21630*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21630*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ff80000; valaddr_reg:x3; val_offset:21633*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21633*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffc0000; valaddr_reg:x3; val_offset:21636*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21636*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffe0000; valaddr_reg:x3; val_offset:21639*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21639*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fff0000; valaddr_reg:x3; val_offset:21642*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21642*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fff8000; valaddr_reg:x3; val_offset:21645*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21645*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffc000; valaddr_reg:x3; val_offset:21648*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21648*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffe000; valaddr_reg:x3; val_offset:21651*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21651*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffff000; valaddr_reg:x3; val_offset:21654*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21654*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffff800; valaddr_reg:x3; val_offset:21657*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21657*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffc00; valaddr_reg:x3; val_offset:21660*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21660*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffe00; valaddr_reg:x3; val_offset:21663*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21663*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffff00; valaddr_reg:x3; val_offset:21666*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21666*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffff80; valaddr_reg:x3; val_offset:21669*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21669*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffffc0; valaddr_reg:x3; val_offset:21672*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21672*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffffe0; valaddr_reg:x3; val_offset:21675*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21675*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffff0; valaddr_reg:x3; val_offset:21678*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21678*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffff8; valaddr_reg:x3; val_offset:21681*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21681*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffffc; valaddr_reg:x3; val_offset:21684*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21684*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6ffffffe; valaddr_reg:x3; val_offset:21687*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21687*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xdf and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x6fffffff; valaddr_reg:x3; val_offset:21690*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21690*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f000001; valaddr_reg:x3; val_offset:21693*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21693*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f000003; valaddr_reg:x3; val_offset:21696*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21696*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f000007; valaddr_reg:x3; val_offset:21699*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21699*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f199999; valaddr_reg:x3; val_offset:21702*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21702*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f249249; valaddr_reg:x3; val_offset:21705*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21705*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f333333; valaddr_reg:x3; val_offset:21708*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21708*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:21711*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21711*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:21714*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21714*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f444444; valaddr_reg:x3; val_offset:21717*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21717*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:21720*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21720*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:21723*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21723*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f666666; valaddr_reg:x3; val_offset:21726*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21726*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:21729*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21729*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:21732*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21732*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:21735*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21735*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04f85c and fs2 == 0 and fe2 == 0x81 and fm2 == 0x766e64 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04f85c; op2val:0x40f66e64;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:21738*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21738*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1000000; valaddr_reg:x3; val_offset:21741*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21741*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1000001; valaddr_reg:x3; val_offset:21744*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21744*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1000003; valaddr_reg:x3; val_offset:21747*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21747*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1000007; valaddr_reg:x3; val_offset:21750*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21750*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe100000f; valaddr_reg:x3; val_offset:21753*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21753*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe100001f; valaddr_reg:x3; val_offset:21756*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21756*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe100003f; valaddr_reg:x3; val_offset:21759*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21759*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe100007f; valaddr_reg:x3; val_offset:21762*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21762*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe10000ff; valaddr_reg:x3; val_offset:21765*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21765*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe10001ff; valaddr_reg:x3; val_offset:21768*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21768*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe10003ff; valaddr_reg:x3; val_offset:21771*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21771*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe10007ff; valaddr_reg:x3; val_offset:21774*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21774*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1000fff; valaddr_reg:x3; val_offset:21777*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21777*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1001fff; valaddr_reg:x3; val_offset:21780*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21780*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1003fff; valaddr_reg:x3; val_offset:21783*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21783*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1007fff; valaddr_reg:x3; val_offset:21786*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21786*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe100ffff; valaddr_reg:x3; val_offset:21789*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21789*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe101ffff; valaddr_reg:x3; val_offset:21792*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21792*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe103ffff; valaddr_reg:x3; val_offset:21795*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21795*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe107ffff; valaddr_reg:x3; val_offset:21798*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21798*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe10fffff; valaddr_reg:x3; val_offset:21801*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21801*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe11fffff; valaddr_reg:x3; val_offset:21804*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21804*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe13fffff; valaddr_reg:x3; val_offset:21807*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21807*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1400000; valaddr_reg:x3; val_offset:21810*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21810*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1600000; valaddr_reg:x3; val_offset:21813*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21813*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1700000; valaddr_reg:x3; val_offset:21816*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21816*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe1780000; valaddr_reg:x3; val_offset:21819*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21819*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17c0000; valaddr_reg:x3; val_offset:21822*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21822*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17e0000; valaddr_reg:x3; val_offset:21825*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21825*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17f0000; valaddr_reg:x3; val_offset:21828*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21828*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17f8000; valaddr_reg:x3; val_offset:21831*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21831*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fc000; valaddr_reg:x3; val_offset:21834*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21834*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fe000; valaddr_reg:x3; val_offset:21837*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21837*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ff000; valaddr_reg:x3; val_offset:21840*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21840*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ff800; valaddr_reg:x3; val_offset:21843*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21843*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffc00; valaddr_reg:x3; val_offset:21846*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21846*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffe00; valaddr_reg:x3; val_offset:21849*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21849*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fff00; valaddr_reg:x3; val_offset:21852*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21852*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fff80; valaddr_reg:x3; val_offset:21855*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21855*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fffc0; valaddr_reg:x3; val_offset:21858*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21858*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fffe0; valaddr_reg:x3; val_offset:21861*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21861*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffff0; valaddr_reg:x3; val_offset:21864*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21864*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffff8; valaddr_reg:x3; val_offset:21867*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21867*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffffc; valaddr_reg:x3; val_offset:21870*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21870*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17ffffe; valaddr_reg:x3; val_offset:21873*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21873*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xc2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xe17fffff; valaddr_reg:x3; val_offset:21876*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21876*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xff000001; valaddr_reg:x3; val_offset:21879*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21879*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xff000003; valaddr_reg:x3; val_offset:21882*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21882*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0539b6 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x75f582 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0539b6; op2val:0xc0f5f582;
op3val:0xff000007; valaddr_reg:x3; val_offset:21885*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21885*0 + 3*56*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191116800,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191149568,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191165952,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191174144,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191178240,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191180288,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191181312,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191181824,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182080,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182208,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182272,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182304,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182320,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182328,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182332,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182334,32,FLEN)
NAN_BOXED(2114132761,32,FLEN)
NAN_BOXED(16379768,32,FLEN)
NAN_BOXED(1191182335,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659584,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659585,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659587,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659591,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659599,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659615,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659647,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659711,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870659839,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870660095,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870660607,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870661631,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870663679,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870667775,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870675967,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870692351,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870725119,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870790655,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1870921727,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1871183871,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1871708159,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1872756735,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1874853887,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1874853888,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1876951040,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1877999616,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1878523904,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1878786048,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1878917120,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1878982656,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879015424,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879031808,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879040000,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879044096,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879046144,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879047168,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879047680,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879047936,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048064,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048128,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048160,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048176,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048184,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048188,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048190,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(1879048191,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2114254940,32,FLEN)
NAN_BOXED(1089891940,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873600,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873601,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873603,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873607,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873615,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873631,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873663,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873727,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774873855,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774874111,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774874623,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774875647,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774877695,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774881791,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774889983,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774906367,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3774939135,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3775004671,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3775135743,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3775397887,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3775922175,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3776970751,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3779067903,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3779067904,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3781165056,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3782213632,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3782737920,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783000064,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783131136,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783196672,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783229440,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783245824,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783254016,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783258112,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783260160,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783261184,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783261696,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783261952,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262080,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262144,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262176,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262192,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262200,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262204,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262206,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(3783262207,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2114271670,32,FLEN)
NAN_BOXED(3237344642,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
