#ifndef __MODEM_HWIO_H__
#define __MODEM_HWIO_H__
/*
===========================================================================
*/
/**
  @file modem_hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    MDM9205 (Twizy) [twizy_v1.0_p3q3r29.1]
 
  This file contains HWIO register definitions for the following modules:
    TCSR_TCSR_MUTEX
    TCSR_TCSR_REGS
    SECURITY_CONTROL_CORE
    SECURITY_CONTROL
    MSS_RMB
    MSS_PERPH
    .*VMIDMT.*

  'Exclude' filters applied: DUMMY RESERVED 

  Generation parameters: 
  { u'exclude-reserved': True,
    u'filename': u'modem_hwio.h',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [ u'TCSR_TCSR_MUTEX',
                  u'TCSR_TCSR_REGS',
                  u'SECURITY_CONTROL_CORE',
                  u'SECURITY_CONTROL',
                  u'MSS_RMB',
                  u'MSS_PERPH',
                  u'.*VMIDMT.*'],
    u'output-phys': True}
*/
/*
  ===========================================================================

  Copyright (c) 2018 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.mpss/3.10/securemsm/modem_sec/inc/chipset/9205/modem_hwio.h#2 $
  $DateTime: 2018/12/11 01:29:23 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_MUTEX
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_MUTEX_REG_BASE                  (CORE_TOP_CSR_BASE      + 0x00005000)
#define TCSR_TCSR_MUTEX_REG_BASE_SIZE             0x20000
#define TCSR_TCSR_MUTEX_REG_BASE_USED             0x1f000
#define TCSR_TCSR_MUTEX_REG_BASE_PHYS             (CORE_TOP_CSR_BASE_PHYS + 0x00005000)

#define HWIO_TCSR_MUTEX_REG_n_ADDR(n)             (TCSR_TCSR_MUTEX_REG_BASE      + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_PHYS(n)             (TCSR_TCSR_MUTEX_REG_BASE_PHYS + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_RMSK                      0xff
#define HWIO_TCSR_MUTEX_REG_n_MAXn                        31
#define HWIO_TCSR_MUTEX_REG_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), HWIO_TCSR_MUTEX_REG_n_RMSK)
#define HWIO_TCSR_MUTEX_REG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_REG_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_REG_n_ADDR(n),val)
#define HWIO_TCSR_MUTEX_REG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_n_ADDR(n),mask,val,HWIO_TCSR_MUTEX_REG_n_INI(n))
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_BMSK                0xff
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                            (CORE_TOP_CSR_BASE      + 0x00037000)
#define TCSR_TCSR_REGS_REG_BASE_SIZE                                                                                       0x21000
#define TCSR_TCSR_REGS_REG_BASE_USED                                                                                       0x20000
#define TCSR_TCSR_REGS_REG_BASE_PHYS                                                                                       (CORE_TOP_CSR_BASE_PHYS + 0x00037000)

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_RMSK                                                                                0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_BMSK                                                   0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_SHFT                                                      0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_BMSK                                                           0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_SHFT                                                           0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_RMSK                                                                               0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_BMSK                                                 0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_SHFT                                                    0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_BMSK                                                         0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_SHFT                                                         0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_PHYS                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_RMSK                                                                        0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_BMSK                                   0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_SHFT                                      0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_BMSK                                           0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_SHFT                                           0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_PHYS                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_RMSK                                                                     0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_BMSK                             0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_SHFT                                0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_BMSK                                     0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_SHFT                                     0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_PHYS                                                                              (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_BMSK                                                       0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_SHFT                                                              0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_PHYS                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                         0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BMSK                                          0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_SHFT                                             0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                        0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                        0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_BMSK                                                     0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_SHFT                                                            0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_PHYS                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                        0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BMSK                                        0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_SHFT                                           0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                      0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                      0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_PHYS                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_RMSK                                                                      0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_BMSK                                       0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_SHFT                                              0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_PHYS                                                              (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                 0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_BMSK                          0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_SHFT                             0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                        0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                        0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_PHYS                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_RMSK                                                                   0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_BMSK                                 0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_SHFT                                        0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_PHYS                                                           (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_RMSK                                                              0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_BMSK                    0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_SHFT                       0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                  0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                  0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RMSK                                                                               0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_Q6_MPU_CFG_NON_SECURE_INTR_BMSK                                                0x80000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_Q6_MPU_CFG_NON_SECURE_INTR_SHFT                                                      0x1f
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_BMSK                                              0x20000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_SHFT                                                    0x1d
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DCC_XPU_NON_SECURE_INT_BMSK                                                        0x10000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DCC_XPU_NON_SECURE_INT_SHFT                                                              0x1c
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PKA_XPU_NON_SEC_ERROR_IRQ_BMSK                                                      0x8000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PKA_XPU_NON_SEC_ERROR_IRQ_SHFT                                                           0x1b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_BMSK                                                        0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_SHFT                                                             0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_BMSK                                                 0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_SHFT                                                      0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOT_IMEM_MPU_NON_SECURE_INTR_BMSK                                                  0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOT_IMEM_MPU_NON_SECURE_INTR_SHFT                                                       0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_XPUO_NON_SECURE_INTR_BMSK                                                            0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_XPUO_NON_SECURE_INTR_SHFT                                                                0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_BMSK                                               0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_SHFT                                                   0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_BMSK                                                       0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_SHFT                                                           0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_SNOC_XPU2_NON_SEC_INTR_BMSK                                                    0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_SNOC_XPU2_NON_SEC_INTR_SHFT                                                        0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_BMSK                                                      0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_SHFT                                                         0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_BMSK                                                         0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_SHFT                                                            0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_BMSK                                                       0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_SHFT                                                          0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_BMSK                                                            0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_SHFT                                                               0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_BMSK                                                             0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_SHFT                                                                0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_BMSK                                                         0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_SHFT                                                            0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_BMSK                                                     0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_SHFT                                                        0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_BMSK                                                             0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_SHFT                                                               0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_BMSK                                                             0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_SHFT                                                               0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR_BMSK                                                             0x100
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR_SHFT                                                               0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_BMSK                                                          0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_SHFT                                                           0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_BMSK                                                          0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_SHFT                                                           0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_MPU_CFG_NON_SEC_INTR_BMSK                                                           0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_MPU_CFG_NON_SEC_INTR_SHFT                                                            0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_BMSK                                                                0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_SHFT                                                                0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_BMSK                                                                0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_SHFT                                                                0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PHYS                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RMSK                                                                        0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_NON_SECURE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_NON_SECURE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_ENABLE_BMSK                                0x20000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_ENABLE_SHFT                                      0x1d
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SECURE_INT_ENABLE_BMSK                                          0x10000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SECURE_INT_ENABLE_SHFT                                                0x1c
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_ERROR_IRQ_ENABLE_BMSK                                        0x8000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_ERROR_IRQ_ENABLE_SHFT                                             0x1b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_BMSK                                          0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_SHFT                                               0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_NON_SECURE_INTR_ENABLE_BMSK                                    0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_NON_SECURE_INTR_ENABLE_SHFT                                         0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_XPUO_NON_SECURE_INTR_ENABLE_BMSK                                              0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_XPUO_NON_SECURE_INTR_ENABLE_SHFT                                                  0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_ENABLE_BMSK                                 0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_ENABLE_SHFT                                     0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                         0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                        0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_BMSK                                         0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x100
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_BMSK                                            0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_MPU_CFG_NON_SEC_INTR_ENABLE_BMSK                                             0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_MPU_CFG_NON_SEC_INTR_ENABLE_SHFT                                              0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PHYS                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                       0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                 0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                       0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                        0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                   0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                         0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                        0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                         0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                         0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                        0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                            0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                       0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                        0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                         0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                          0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                         0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                          0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                              0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                           0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                               0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PHYS                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                   0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                         0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK          0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                     0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                           0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK          0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK           0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK           0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                          0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                              0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                         0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                          0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                           0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                            0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                           0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                            0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                               0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PHYS                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                          0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_BMSK                                       0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_SHFT                                             0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_BMSK                              0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_BMSK                                         0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_SHFT                                               0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_BMSK                              0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_BMSK                               0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_BMSK                               0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_VMIDO_VMIDMT_CFG_NON_SEC_INTR_BMSK                                              0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_VMIDO_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                  0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_BMSK                                             0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_SHFT                                              0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_BMSK                                               0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_BMSK                                               0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                    0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                 0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                     0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PHYS                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                   0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                         0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                               0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                           0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                 0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                 0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                 0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                    0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                               0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                 0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                  0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                 0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                  0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_MUTEX_REG_RESET_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_RMSK                                                                                            0x1
#define HWIO_TCSR_MUTEX_REG_RESET_IN          \
        in_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR)
#define HWIO_TCSR_MUTEX_REG_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, m)
#define HWIO_TCSR_MUTEX_REG_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR,v)
#define HWIO_TCSR_MUTEX_REG_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_RESET_ADDR,m,v,HWIO_TCSR_MUTEX_REG_RESET_IN)
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_BMSK                                                                                0x1
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_SHFT                                                                                0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RMSK                                                                                   0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_Q6_MPU_CFG_SECURE_INTR_BMSK                                                        0x80000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_Q6_MPU_CFG_SECURE_INTR_SHFT                                                              0x1f
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSSNAVCE_MPU_CFG_SECURE_INTR_BMSK                                                      0x20000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSSNAVCE_MPU_CFG_SECURE_INTR_SHFT                                                            0x1d
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DCC_XPU_SECURE_INT_BMSK                                                                0x10000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DCC_XPU_SECURE_INT_SHFT                                                                      0x1c
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PKA_XPU_SEC_ERROR_IRQ_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PKA_XPU_SEC_ERROR_IRQ_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_BMSK                                                                0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_SHFT                                                                     0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QDSS_BAM_APU_SEC_ERROR_IRQ_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QDSS_BAM_APU_SEC_ERROR_IRQ_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOT_IMEM_MPU_SECURE_INTR_BMSK                                                          0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOT_IMEM_MPU_SECURE_INTR_SHFT                                                               0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_XPUO_SECURE_INTR_BMSK                                                                    0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_XPUO_SECURE_INTR_SHFT                                                                        0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_BMSK                                                       0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_SHFT                                                           0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_BMSK                                                               0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_SHFT                                                                   0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_SNOC_XPU2_SEC_INTR_BMSK                                                            0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_SNOC_XPU2_SEC_INTR_SHFT                                                                0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_BMSK                                                              0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_SHFT                                                                 0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_BMSK                                                                 0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_SHFT                                                                    0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_BMSK                                                                    0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_SHFT                                                                       0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_BMSK                                                                     0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_SHFT                                                                        0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_BMSK                                                                     0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_SHFT                                                                       0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_BMSK                                                                     0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_SHFT                                                                       0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_INTR_BMSK                                                                     0x100
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_INTR_SHFT                                                                       0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_BMSK                                                                  0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_SHFT                                                                   0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_MPU_CFG_SEC_INTR_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_MPU_CFG_SEC_INTR_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_BMSK                                                                        0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_SHFT                                                                        0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_BMSK                                                                        0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_SHFT                                                                        0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_BMSK                                                                        0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_SHFT                                                                        0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RMSK                                                                            0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_SECURE_INTR_ENABLE_BMSK                                          0x80000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_SECURE_INTR_ENABLE_SHFT                                                0x1f
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_SECURE_INTR_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_SECURE_INTR_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DCC_XPU_SECURE_INT_ENABLE_BMSK                                                  0x10000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DCC_XPU_SECURE_INT_ENABLE_SHFT                                                        0x1c
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PKA_XPU_SEC_ERROR_IRQ_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PKA_XPU_SEC_ERROR_IRQ_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QDSS_BAM_APU_SEC_ERROR_IRQ_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QDSS_BAM_APU_SEC_ERROR_IRQ_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_SECURE_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_SECURE_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_XPUO_SECURE_INTR_ENABLE_BMSK                                                      0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_XPUO_SECURE_INTR_ENABLE_SHFT                                                          0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                 0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_SEC_INTR_ENABLE_BMSK                                              0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_SEC_INTR_ENABLE_SHFT                                                  0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_SHFT                                                      0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_SHFT                                                          0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_SHFT                                                      0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_SHFT                                                         0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_BMSK                                                    0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_MPU_CFG_SEC_INTR_ENABLE_BMSK                                                     0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_MPU_CFG_SEC_INTR_ENABLE_SHFT                                                      0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PHYS                                                                           (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                           0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_BMSK                                         0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_SHFT                                               0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_BMSK                                0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_BMSK                                           0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_SHFT                                                 0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_BMSK                                0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_BMSK                                 0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_BMSK                                 0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_VMIDO_VMIDMT_CLIENT_SEC_INTR_BMSK                                                0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_VMIDO_VMIDMT_CLIENT_SEC_INTR_SHFT                                                    0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_BMSK                                               0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_SHFT                                                0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_BMSK                                                 0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_SHFT                                                  0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_BMSK                                                 0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_SHFT                                                  0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_VMIDMT_CLIENT_SEC_INTR_BMSK                                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_BMSK                                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PHYS                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                    0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                           0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                 0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                  0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                             0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                   0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                  0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                   0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                   0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                  0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                      0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                 0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                  0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                   0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                    0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PHYS                                                                              (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                              0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_BMSK                                               0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_SHFT                                                     0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_BMSK                                      0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSSNAVCE_VMIDMT_CFG_SEC_INTR_BMSK                                                 0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSSNAVCE_VMIDMT_CFG_SEC_INTR_SHFT                                                       0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_BMSK                                      0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_BMSK                                       0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_BMSK                                       0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_VMIDO_VMIDMT_CFG_SEC_INTR_BMSK                                                      0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_VMIDO_VMIDMT_CFG_SEC_INTR_SHFT                                                          0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_BMSK                                                     0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_SHFT                                                      0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_CFG_SEC_INTR_BMSK                                                       0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_CFG_SEC_INTR_SHFT                                                        0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_CFG_SEC_INTR_BMSK                                                       0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_CFG_SEC_INTR_SHFT                                                        0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_VMIDMT_CFG_SEC_INTR_BMSK                                                           0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_BMSK                                                            0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_BMSK                                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_SHFT                                                         0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_BMSK                                                            0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_BMSK                                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_SHFT                                                             0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PHYS                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                       0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                 0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                       0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                        0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                   0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                         0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                        0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                         0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                         0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                        0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                            0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                              0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                           0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RMSK                                                                                   0xbffbfb6b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSS_Q6_MPU_CFG_MSA_INTR_BMSK                                                           0x80000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSS_Q6_MPU_CFG_MSA_INTR_SHFT                                                                 0x1f
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSSNAVCE_MPU_CFG_MSA_INTR_BMSK                                                         0x20000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSSNAVCE_MPU_CFG_MSA_INTR_SHFT                                                               0x1d
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DCC_XPU_MSA_INT_BMSK                                                                   0x10000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DCC_XPU_MSA_INT_SHFT                                                                         0x1c
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PKA_XPU_MSA_ERROR_IRQ_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PKA_XPU_MSA_ERROR_IRQ_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_BMSK                                                                0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_SHFT                                                                     0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QDSS_BAM_APU_MSA_ERROR_IRQ_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QDSS_BAM_APU_MSA_ERROR_IRQ_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOT_IMEM_MPU_MSA_INTR_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOT_IMEM_MPU_MSA_INTR_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_XPUO_MSA_INTR_BMSK                                                                       0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_XPUO_MSA_INTR_SHFT                                                                           0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_BMSK                                                       0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_SHFT                                                           0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_BMSK                                                               0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_SHFT                                                                   0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_SNOC_XPU2_MSA_INTR_BMSK                                                            0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_SNOC_XPU2_MSA_INTR_SHFT                                                                0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_BMSK                                                              0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_SHFT                                                                 0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_BMSK                                                                 0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_SHFT                                                                    0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_BMSK                                                                    0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_SHFT                                                                       0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_BMSK                                                                     0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_SHFT                                                                        0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_BMSK                                                                     0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_SHFT                                                                       0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_BMSK                                                                     0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_SHFT                                                                       0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_INTR_BMSK                                                                     0x100
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_INTR_SHFT                                                                       0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_BMSK                                                                  0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_SHFT                                                                   0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_BMSK                                                                        0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_SHFT                                                                        0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_BMSK                                                                        0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_SHFT                                                                        0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_MPU_CFG_MSA_INTR_BMSK                                                                    0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_MPU_CFG_MSA_INTR_SHFT                                                                    0x0

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RMSK                                                                            0xfffbfb6b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSS_Q6_MPU_CFG_MSA_INTR_ENABLE_BMSK                                             0x80000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSS_Q6_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                   0x1f
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_MPU_MSA_INTR_ENABLE_BMSK                                             0x40000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_MPU_MSA_INTR_ENABLE_SHFT                                                   0x1e
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSSNAVCE_MPU_CFG_MSA_INTR_ENABLE_BMSK                                           0x20000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSSNAVCE_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                 0x1d
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DCC_XPU_MSA_INT_ENABLE_BMSK                                                     0x10000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DCC_XPU_MSA_INT_ENABLE_SHFT                                                           0x1c
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PKA_XPU_MSA_ERROR_IRQ_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PKA_XPU_MSA_ERROR_IRQ_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QDSS_BAM_APU_MSA_ERROR_IRQ_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QDSS_BAM_APU_MSA_ERROR_IRQ_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOT_IMEM_MPU_MSA_INTR_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOT_IMEM_MPU_MSA_INTR_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_XPUO_MSA_INTR_ENABLE_BMSK                                                         0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_XPUO_MSA_INTR_ENABLE_SHFT                                                             0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                 0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_XPU2_MSA_INTR_ENABLE_BMSK                                              0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_XPU2_MSA_INTR_ENABLE_SHFT                                                  0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_SHFT                                                      0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_SHFT                                                          0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_SHFT                                                      0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_SHFT                                                         0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_BMSK                                                    0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_MPU_CFG_MSA_INTR_ENABLE_BMSK                                                      0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                      0x0

#define HWIO_TCSR_MSA_BIT_REG_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00003100)
#define HWIO_TCSR_MSA_BIT_REG_PHYS                                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00003100)
#define HWIO_TCSR_MSA_BIT_REG_RMSK                                                                                                0x1
#define HWIO_TCSR_MSA_BIT_REG_IN          \
        in_dword(HWIO_TCSR_MSA_BIT_REG_ADDR)
#define HWIO_TCSR_MSA_BIT_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSA_BIT_REG_ADDR, m)
#define HWIO_TCSR_MSA_BIT_REG_OUT(v)      \
        out_dword(HWIO_TCSR_MSA_BIT_REG_ADDR,v)
#define HWIO_TCSR_MSA_BIT_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSA_BIT_REG_ADDR,m,v,HWIO_TCSR_MSA_BIT_REG_IN)
#define HWIO_TCSR_MSA_BIT_REG_MSA_BIT_REG_BMSK                                                                                    0x1
#define HWIO_TCSR_MSA_BIT_REG_MSA_BIT_REG_SHFT                                                                                    0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_PHYS                                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                                0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                                    0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                                    0x0

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_PHYS                                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                       0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                                  0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                                  0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                            0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_NSEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_BMSK                                                                      0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_SHFT                                                                      0x1

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                          0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_BMSK                                                                  0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_SHFT                                                                  0x1

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                           0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_BMSK                                                                    0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_SHFT                                                                    0x1

#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00005014)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00005014)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_RMSK                                                                                   0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_MDP3_TIMEOUT_VAL_L_BMSK                                                                0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_MDP3_TIMEOUT_VAL_L_SHFT                                                                 0x0

#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00005018)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00005018)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_RMSK                                                                                   0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_MDP3_TIMEOUT_VAL_H_BMSK                                                                0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_MDP3_TIMEOUT_VAL_H_SHFT                                                                 0x0

#define HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000501c)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000501c)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_RMSK                                                                                            0x1
#define HWIO_TCSR_MDP3_TIMEOUT_EN_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_EN_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_MDP3_TIMEOUT_EN_BMSK                                                                            0x1
#define HWIO_TCSR_MDP3_TIMEOUT_EN_MDP3_TIMEOUT_EN_SHFT                                                                            0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_PHYS(n)                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                                  15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                         0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                                0x0

#define HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x000060f0)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x000060f0)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_RMSK                                                                                          0x8f1
#define HWIO_TCSR_GCC_CLK_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR, m)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR,v)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR,m,v,HWIO_TCSR_GCC_CLK_MUX_SEL_IN)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_TPRONTS_SEL_BMSK                                                                              0x800
#define HWIO_TCSR_GCC_CLK_MUX_SEL_TPRONTS_SEL_SHFT                                                                                0xb
#define HWIO_TCSR_GCC_CLK_MUX_SEL_VMID_REG_BMSK                                                                                  0xf0
#define HWIO_TCSR_GCC_CLK_MUX_SEL_VMID_REG_SHFT                                                                                   0x4
#define HWIO_TCSR_GCC_CLK_MUX_SEL_CLK_MUX_SEL_BMSK                                                                                0x1
#define HWIO_TCSR_GCC_CLK_MUX_SEL_CLK_MUX_SEL_SHFT                                                                                0x0

#define HWIO_TCSR_BOOT_MISC_DETECT_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR)
#define HWIO_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_BMSK                                                                   0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_SHFT                                                                          0x0

#define HWIO_TCSR_APSS_VMID_ADDR                                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00006110)
#define HWIO_TCSR_APSS_VMID_PHYS                                                                                           (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00006110)
#define HWIO_TCSR_APSS_VMID_RMSK                                                                                                 0x1f
#define HWIO_TCSR_APSS_VMID_IN          \
        in_dword(HWIO_TCSR_APSS_VMID_ADDR)
#define HWIO_TCSR_APSS_VMID_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_VMID_ADDR, m)
#define HWIO_TCSR_APSS_VMID_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_VMID_ADDR,v)
#define HWIO_TCSR_APSS_VMID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_VMID_ADDR,m,v,HWIO_TCSR_APSS_VMID_IN)
#define HWIO_TCSR_APSS_VMID_APSS_VMID_BMSK                                                                                       0x1f
#define HWIO_TCSR_APSS_VMID_APSS_VMID_SHFT                                                                                        0x0

#define HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RMSK                                                                                      0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_EN_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_BMSK                                                                0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_SHFT                                                                     0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_BMSK                                                                0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_SHFT                                                                    0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_BMSK                                                                0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_SHFT                                                                    0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_BMSK                                                                0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_SHFT                                                                    0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_BMSK                                                                   0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_SHFT                                                                       0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_BMSK                                                                 0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_SHFT                                                                    0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_BMSK                                                                  0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_SHFT                                                                     0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_BMSK                                                                  0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_SHFT                                                                     0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_BMSK                                                                  0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_SHFT                                                                     0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_BMSK                                                                   0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_SHFT                                                                      0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_BMSK                                                                    0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_SHFT                                                                      0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_BMSK                                                                    0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_SHFT                                                                      0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_BMSK                                                                    0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_SHFT                                                                      0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_BMSK                                                                    0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_SHFT                                                                      0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_BMSK                                                                     0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_SHFT                                                                      0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_BMSK                                                                     0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_SHFT                                                                      0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_BMSK                                                                     0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_SHFT                                                                      0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_BMSK                                                                     0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_SHFT                                                                      0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_BMSK                                                                      0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_SHFT                                                                      0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_BMSK                                                                    0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_SHFT                                                                    0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_BMSK                                                                    0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_SHFT                                                                    0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RMSK                                                                                   0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_BMSK                                                          0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_SHFT                                                               0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_BMSK                                                          0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_SHFT                                                              0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_BMSK                                                          0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_SHFT                                                              0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_BMSK                                                          0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_SHFT                                                              0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_BMSK                                                             0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_SHFT                                                                 0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_BMSK                                                           0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_SHFT                                                              0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_BMSK                                                            0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_SHFT                                                               0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_BMSK                                                            0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_SHFT                                                               0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_BMSK                                                            0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_SHFT                                                               0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_BMSK                                                             0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_SHFT                                                                0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_BMSK                                                              0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_SHFT                                                                0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_BMSK                                                              0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_SHFT                                                                0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_BMSK                                                              0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_SHFT                                                                0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_BMSK                                                              0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_SHFT                                                                0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_BMSK                                                               0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_SHFT                                                                0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_BMSK                                                               0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_SHFT                                                                0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_BMSK                                                               0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_SHFT                                                                0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_BMSK                                                               0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_SHFT                                                                0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_BMSK                                                                0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_SHFT                                                                0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_BMSK                                                              0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_SHFT                                                              0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_BMSK                                                              0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_SHFT                                                              0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RMSK                                                                                  0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_BMSK                                                        0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_SHFT                                                             0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_BMSK                                                        0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_SHFT                                                            0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_BMSK                                                        0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_SHFT                                                            0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_BMSK                                                        0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_SHFT                                                            0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_BMSK                                                           0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_SHFT                                                               0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_BMSK                                                         0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_SHFT                                                            0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_BMSK                                                          0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_SHFT                                                             0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_BMSK                                                          0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_SHFT                                                             0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_BMSK                                                          0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_SHFT                                                             0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_BMSK                                                           0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_SHFT                                                              0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_BMSK                                                            0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_SHFT                                                              0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_BMSK                                                            0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_SHFT                                                              0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_BMSK                                                            0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_SHFT                                                              0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_BMSK                                                            0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_SHFT                                                              0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_BMSK                                                             0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_SHFT                                                              0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_BMSK                                                             0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_SHFT                                                              0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_BMSK                                                             0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_SHFT                                                              0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_BMSK                                                             0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_SHFT                                                              0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_BMSK                                                              0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_SHFT                                                              0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_BMSK                                                            0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_SHFT                                                            0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_BMSK                                                            0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_SHFT                                                            0x1

#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_PHYS                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_RMSK                                                                        0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_IN          \
        in_dword(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_BMSK                                                0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_SHFT                                                       0x0

#define HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_RMSK                                                                                         0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_IN          \
        in_dword(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,v)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,m,v,HWIO_TCSR_MMSS_OXILI_CMD_REG_IN)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_BMSK                                                                               0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_SHFT                                                                               0x0

#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_RMSK                                                                                 0x83ff
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN          \
        in_dword(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_BMSK                                                                   0x8000
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_SHFT                                                                      0xf
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_BMSK                                                                    0x200
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_SHFT                                                                      0x9
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_BMSK                                                          0x100
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_SHFT                                                            0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_BMSK                                                                      0x80
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_SHFT                                                                       0x7
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_BMSK                                                            0x40
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_SHFT                                                             0x6
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_BMSK                                                                      0x20
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_SHFT                                                                       0x5
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_BMSK                                                            0x10
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_SHFT                                                             0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_BMSK                                                                       0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_SHFT                                                                       0x3
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_BMSK                                                             0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_SHFT                                                             0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_BMSK                                                                       0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_SHFT                                                                       0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_BMSK                                                             0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_SHFT                                                             0x0

#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_PHYS                                                                              (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN          \
        in_dword(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_BMSK                                                                   0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_SHFT                                                                   0x0

#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_PHYS                                                                              (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_RMSK                                                                                    0xff
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_BMSK                                                                     0xf0
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_SHFT                                                                      0x4
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_BMSK                                                                    0xf
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_SHFT                                                                    0x0

#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PHYS                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_RMSK                                                                            0xffffff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_BMSK                                                                 0xff0000
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_SHFT                                                                     0x10
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_BMSK                                                                      0xff00
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_SHFT                                                                         0x8
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_BMSK                                                                       0xff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_SHFT                                                                        0x0

#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_PHYS                                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_RMSK                                                                                       0x7
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_BMSK                                                                         0x4
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_SHFT                                                                         0x2
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_BMSK                                                                         0x3
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_SHFT                                                                         0x0

#define HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK                                                                                        0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TBU_BYPASS_ENABLE_IN)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_BMSK                                                                      0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_SHFT                                                                        0x0

#define HWIO_TCSR_SPARE_REG8_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00008004)
#define HWIO_TCSR_SPARE_REG8_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00008004)
#define HWIO_TCSR_SPARE_REG8_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG8_IN          \
        in_dword(HWIO_TCSR_SPARE_REG8_ADDR)
#define HWIO_TCSR_SPARE_REG8_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG8_ADDR, m)
#define HWIO_TCSR_SPARE_REG8_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG8_ADDR,v)
#define HWIO_TCSR_SPARE_REG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG8_ADDR,m,v,HWIO_TCSR_SPARE_REG8_IN)
#define HWIO_TCSR_SPARE_REG8_SPARE_REG8_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG8_SPARE_REG8_SHFT                                                                                      0x0

#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_PHYS                                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                                0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_BMSK                                                           0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_SHFT                                                                  0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                         0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                                       0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                         0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                                       0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                         0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                                    0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                                    0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                          0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                          0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_PHYS                                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                                0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                           0xfc000000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                 0x1a
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_BMSK                                                                 0x3f00000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_SHFT                                                                      0x14
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_BMSK                                                                0xf0000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_SHFT                                                                   0x10
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_BMSK                                                                  0xf000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_SHFT                                                                     0xc
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_BMSK                                                                  0xf00
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_SHFT                                                                    0x8
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_BMSK                                                                    0xf0
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_SHFT                                                                     0x4
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_UHD_LLSP155_BMSK                                                                  0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_UHD_LLSP155_SHFT                                                                  0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_PHYS                                                                                (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                                  0xffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_SPARE_BMSK                                                                   0xfffff0
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_SPARE_SHFT                                                                        0x4
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                  0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_RMSK                                                                                  0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP5_BMSK                                                                      0x3f000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP5_SHFT                                                                            0x18
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP4_BMSK                                                                        0xfc0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP4_SHFT                                                                            0x12
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP3_BMSK                                                                         0x3f000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP3_SHFT                                                                             0xc
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP2_BMSK                                                                           0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP2_SHFT                                                                             0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP1_BMSK                                                                            0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP1_SHFT                                                                             0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_RMSK                                                                                  0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP10_BMSK                                                                     0x3f000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP10_SHFT                                                                           0x18
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP9_BMSK                                                                        0xfc0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP9_SHFT                                                                            0x12
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP8_BMSK                                                                         0x3f000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP8_SHFT                                                                             0xc
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP7_BMSK                                                                           0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP7_SHFT                                                                             0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP6_BMSK                                                                            0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP6_SHFT                                                                             0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_RMSK                                                                                          0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_BMSK                                                                        0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_SHFT                                                                        0x0

#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000f000)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_PHYS                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000f000)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_IN)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_SPARE_APU_REG0_BMSK                                                          0xfffffffe
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_SPARE_APU_REG0_SHFT                                                                 0x1
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_TCSR_S1LM_MODEM_TO_APPS_INT_BMSK                                                    0x1
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_TCSR_S1LM_MODEM_TO_APPS_INT_SHFT                                                    0x0

#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_PHYS                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000f004)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_IN)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_BMSK                                   0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_SHFT                                          0x0

#define HWIO_TCSR_SPARE_APU_REG2_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_IN          \
        in_dword(HWIO_TCSR_SPARE_APU_REG2_ADDR)
#define HWIO_TCSR_SPARE_APU_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG2_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG2_IN)
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_APU_REG3_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_IN          \
        in_dword(HWIO_TCSR_SPARE_APU_REG3_ADDR)
#define HWIO_TCSR_SPARE_APU_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG3_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG3_IN)
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e000)
#define HWIO_TCSR_SPARE_REG4_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e000)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword(HWIO_TCSR_SPARE_REG4_ADDR)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e004)
#define HWIO_TCSR_SPARE_REG5_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e004)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword(HWIO_TCSR_SPARE_REG5_ADDR)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG6_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e008)
#define HWIO_TCSR_SPARE_REG6_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e008)
#define HWIO_TCSR_SPARE_REG6_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG6_IN          \
        in_dword(HWIO_TCSR_SPARE_REG6_ADDR)
#define HWIO_TCSR_SPARE_REG6_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG6_ADDR, m)
#define HWIO_TCSR_SPARE_REG6_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG6_ADDR,v)
#define HWIO_TCSR_SPARE_REG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG6_ADDR,m,v,HWIO_TCSR_SPARE_REG6_IN)
#define HWIO_TCSR_SPARE_REG6_SPARE_REG6_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG6_SPARE_REG6_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG7_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e00c)
#define HWIO_TCSR_SPARE_REG7_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e00c)
#define HWIO_TCSR_SPARE_REG7_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG7_IN          \
        in_dword(HWIO_TCSR_SPARE_REG7_ADDR)
#define HWIO_TCSR_SPARE_REG7_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG7_ADDR, m)
#define HWIO_TCSR_SPARE_REG7_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG7_ADDR,v)
#define HWIO_TCSR_SPARE_REG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG7_ADDR,m,v,HWIO_TCSR_SPARE_REG7_IN)
#define HWIO_TCSR_SPARE_REG7_SPARE_REG7_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG7_SPARE_REG7_SHFT                                                                                      0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                          0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                           0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                              0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_PHYS                                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                                0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword(HWIO_TCSR_USB_CORE_ID_ADDR)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                                    0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                                    0x0

#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00010508)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00010508)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_RMSK                                                                                    0xf
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_IN          \
        in_dword(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR, m)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR,v)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR,m,v,HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_IN)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_EB1_TEST_BUS_SELECT_BMSK                                                                0xc
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_EB1_TEST_BUS_SELECT_SHFT                                                                0x2
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC2_PHY_TEST_BUS_EN_BMSK                                                               0x2
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC2_PHY_TEST_BUS_EN_SHFT                                                               0x1
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC1_PHY_TEST_BUS_EN_BMSK                                                               0x1
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC1_PHY_TEST_BUS_EN_SHFT                                                               0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b104)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b104)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                          0xfc000000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                0x1a
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HPLVRF_BMSK                                                                0x3f00000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HPLVRF_SHFT                                                                     0x14
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_1_BMSK                                                               0xf0000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_1_SHFT                                                                  0x10
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_STDSP155_BMSK                                                                 0xf000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_STDSP155_SHFT                                                                    0xc
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_2_BMSK                                                                 0xf00
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_2_SHFT                                                                   0x8
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLPDP155_BMSK                                                                   0xf0
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLPDP155_SHFT                                                                    0x4
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_UHD_LLSP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_UHD_LLSP155_SHFT                                                                 0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b108)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b108)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                                 0xffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_SPARE_BMSK                                                                  0xfffff0
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_SPARE_SHFT                                                                       0x4
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                 0x0

#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b10c)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b10c)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDAPC_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                          0xfc000000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                0x1a
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HPLVRF_BMSK                                                                0x3f00000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HPLVRF_SHFT                                                                     0x14
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_1_BMSK                                                               0xf0000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_1_SHFT                                                                  0x10
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_STDSP155_BMSK                                                                 0xf000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_STDSP155_SHFT                                                                    0xc
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_2_BMSK                                                                 0xf00
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_2_SHFT                                                                   0x8
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLPDP155_BMSK                                                                   0xf0
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLPDP155_SHFT                                                                    0x4
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLSP155_BMSK                                                                     0xf
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLSP155_SHFT                                                                     0x0

#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b110)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b110)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_RMSK                                                                                 0xffffff
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDAPC_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_SPARE_BMSK                                                                  0xfffff0
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_SPARE_SHFT                                                                       0x4
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                 0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b120)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b120)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_RMSK                                                                                 0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP5_BMSK                                                                     0x3f000000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP5_SHFT                                                                           0x18
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP4_BMSK                                                                       0xfc0000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP4_SHFT                                                                           0x12
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP3_BMSK                                                                        0x3f000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP3_SHFT                                                                            0xc
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP2_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP2_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP1_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP1_SHFT                                                                            0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b124)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b124)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_RMSK                                                                                 0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP10_BMSK                                                                    0x3f000000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP10_SHFT                                                                          0x18
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP9_BMSK                                                                       0xfc0000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP9_SHFT                                                                           0x12
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP8_BMSK                                                                        0x3f000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP8_SHFT                                                                            0xc
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP7_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP7_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP6_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP6_SHFT                                                                            0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b128)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b128)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_RMSK                                                                                      0xfff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP12_BMSK                                                                         0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP12_SHFT                                                                           0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP11_BMSK                                                                          0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP11_SHFT                                                                           0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b12c)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b12c)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_RMSK                                                                                         0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_MEM_ACC_SEL_VDDMSS_BMSK                                                                      0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_MEM_ACC_SEL_VDDMSS_SHFT                                                                      0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b130)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b130)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_RMSK                                                                                         0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_VDDAPC_IN)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_MEM_ACC_SEL_VDDAPC_BMSK                                                                      0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_MEM_ACC_SEL_VDDAPC_SHFT                                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b134)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000b134)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_RMSK                                                                                       0xfff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_2_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP12_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP12_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP11_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP11_SHFT                                                                            0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                             0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                                   0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                                   0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                                      0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                                     0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                                     0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                             0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                                0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                                0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                            0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                            0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                            0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_PHYS                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                              0x7
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                                0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                                0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                             0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                                     0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                                     0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_PHYS                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                          0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                         0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                            0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                              0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                              0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_PHYS                                                                                           (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                           0x80000000
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword(HWIO_TCSR_LDO_LD_EN_ADDR)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                                 0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                                       0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_PHYS                                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                           0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                                0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                                    0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                                    0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                                     0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                                      0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                                       0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                             0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                               0x3
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                                  0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                                  0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                                     0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                          0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                                0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                               0x7
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                                0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                                0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                       0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                                  0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                                     0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                                   0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                          0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                                       0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                                     0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0001301c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001301c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013020)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013020)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013024)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00013024)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_RMSK                                                                                        0x7
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_SPDM_WRP_CTI_CTL1_BMSK                                                                      0x7
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_SPDM_WRP_CTI_CTL1_SHFT                                                                      0x0

#define HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_RMSK                                                                                          0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_BMSK                                                                        0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_RMSK                                                                                    0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_BMSK                                                            0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_SHFT                                                            0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                          0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                        0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n)                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PHYS(n)                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK                                                                                 0x3
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_MAXn                                                                                   1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n)                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_PHYS(n)                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK                                                                                   0x3f
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MAXn                                                                                      1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                                       0x20
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                        0x5
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                                       0x10
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                        0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                        0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                        0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                        0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                        0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                        0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                        0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                        0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                        0x0

#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n)                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PHYS(n)                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK                                                                                 0x3f
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_MAXn                                                                                    1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n)                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_PHYS(n)                                                                           (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK                                                                                    0x3f
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MAXn                                                                                       1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                         0x20
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                          0x5
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                         0x10
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                          0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                          0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                          0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                          0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                          0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_PHYS                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                              0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                              0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                              0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword(HWIO_TCSR_SOC_HW_VERSION_ADDR)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                        0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                              0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                         0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                              0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                            0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                               0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                              0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                               0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                                   0x5061ff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_BMSK                                                         0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_SHFT                                                             0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_BMSK                                                            0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_SHFT                                                                0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_BMSK                                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_SHFT                                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_BMSK                                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_SHFT                                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_USB_TIMEOUT_IRQ_BMSK                                                                0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_USB_TIMEOUT_IRQ_SHFT                                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_BMSK                                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_SHFT                                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_BMSK                                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_SHFT                                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_BMSK                                                                  0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_SHFT                                                                   0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_BMSK                                                                  0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_SHFT                                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_BMSK                                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_SHFT                                                                   0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_BMSK                                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_SHFT                                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_BMSK                                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_SHFT                                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_BMSK                                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_SHFT                                                                   0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                               0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_RMSK                                                                              0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                        0x400000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                            0x16
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                           0x100000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                               0x14
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x4000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                   0xe
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x2000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                   0xd
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                               0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_RMSK                                                                                   0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN          \
        in_dword(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR, m)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,v)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,m,v,HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_BMSK                                                   0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_SHFT                                                   0x0

#define HWIO_TCSR_CRYPTO0_HALTREQ_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_RMSK                                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR)
#define HWIO_TCSR_CRYPTO0_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,v)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,m,v,HWIO_TCSR_CRYPTO0_HALTREQ_IN)
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_BMSK                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_SHFT                                                                            0x0

#define HWIO_TCSR_CRYPTO0_HALTACK_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_PHYS                                                                                     (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_RMSK                                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_HALTACK_ADDR)
#define HWIO_TCSR_CRYPTO0_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_BMSK                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_SHFT                                                                            0x0

#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_PHYS                                                                                 (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK                                                                                        0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_BMSK                                                                    0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_SHFT                                                                    0x0

#define HWIO_TCSR_MSSQ6_HALTREQ_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_PHYS                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_RMSK                                                                                              0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR)
#define HWIO_TCSR_MSSQ6_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSQ6_HALTREQ_IN)
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_BMSK                                                                                0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_SHFT                                                                                0x0

#define HWIO_TCSR_MSSQ6_HALTACK_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_PHYS                                                                                       (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_RMSK                                                                                              0x1
#define HWIO_TCSR_MSSQ6_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSSQ6_HALTACK_ADDR)
#define HWIO_TCSR_MSSQ6_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_BMSK                                                                                0x1
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_SHFT                                                                                0x0

#define HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK                                                                                          0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_BMSK                                                                        0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_SHFT                                                                        0x0

#define HWIO_TCSR_MSSQ6_POWER_STATE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_RMSK                                                                                          0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_IN          \
        in_dword(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR)
#define HWIO_TCSR_MSSQ6_POWER_STATE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR, m)
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_BMSK                                                                        0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK                                                                                          0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_MODEM_HALTREQ_IN)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_BMSK                                                                        0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_HALTACK_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_RMSK                                                                                          0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR)
#define HWIO_TCSR_MSS_MODEM_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_BMSK                                                                        0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_PHYS                                                                               (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK                                                                                      0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_BMSK                                                                0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_SHFT                                                                0x0

#define HWIO_TCSR_MSS_NC_HALTREQ_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_RMSK                                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR)
#define HWIO_TCSR_MSS_NC_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_NC_HALTREQ_IN)
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_BMSK                                                                              0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_SHFT                                                                              0x0

#define HWIO_TCSR_MSS_NC_HALTACK_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_RMSK                                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSS_NC_HALTACK_ADDR)
#define HWIO_TCSR_MSS_NC_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_BMSK                                                                              0x1
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_SHFT                                                                              0x0

#define HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_PHYS                                                                                  (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK                                                                                         0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_BMSK                                                                      0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_SHFT                                                                      0x0

#define HWIO_TCSR_WCSS_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_WCSS_HALTREQ_IN          \
        in_dword(HWIO_TCSR_WCSS_HALTREQ_ADDR)
#define HWIO_TCSR_WCSS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTREQ_ADDR, m)
#define HWIO_TCSR_WCSS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_HALTREQ_ADDR,v)
#define HWIO_TCSR_WCSS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_HALTREQ_ADDR,m,v,HWIO_TCSR_WCSS_HALTREQ_IN)
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_WCSS_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_WCSS_HALTACK_IN          \
        in_dword(HWIO_TCSR_WCSS_HALTACK_ADDR)
#define HWIO_TCSR_WCSS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTACK_ADDR, m)
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_WCSS_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR)
#define HWIO_TCSR_WCSS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_SDC1_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC1_HALTREQ_IN          \
        in_dword(HWIO_TCSR_SDC1_HALTREQ_ADDR)
#define HWIO_TCSR_SDC1_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC1_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC1_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC1_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC1_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC1_HALTREQ_IN)
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC1_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC1_HALTACK_IN          \
        in_dword(HWIO_TCSR_SDC1_HALTACK_ADDR)
#define HWIO_TCSR_SDC1_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC1_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR)
#define HWIO_TCSR_SDC1_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_SDC2_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC2_HALTREQ_IN          \
        in_dword(HWIO_TCSR_SDC2_HALTREQ_ADDR)
#define HWIO_TCSR_SDC2_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC2_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC2_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC2_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC2_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC2_HALTREQ_IN)
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC2_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_PHYS                                                                                        (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC2_HALTACK_IN          \
        in_dword(HWIO_TCSR_SDC2_HALTACK_ADDR)
#define HWIO_TCSR_SDC2_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC2_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR)
#define HWIO_TCSR_SDC2_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_RMSK                                                                                   0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN          \
        in_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUT(v)      \
        out_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,v)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,m,v,HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_BMSK                                                          0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_SHFT                                                          0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_PHYS                                                                            (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_RMSK                                                                                   0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_IN          \
        in_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_BMSK                                                          0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_SHFT                                                          0x0

#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_PHYS                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001f000)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_IN)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_SPARE_REG0_BMSK                                                              0xfffffffe
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_SPARE_REG0_SHFT                                                                     0x1
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_TCSR_S1LM_APPS_TO_MODEM_INT_BMSK                                                    0x1
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_TCSR_S1LM_APPS_TO_MODEM_INT_SHFT                                                    0x0

#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001f004)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_PHYS                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001f004)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_IN)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_BMSK                                   0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_SHFT                                          0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword(HWIO_TCSR_SPARE_REG2_ADDR)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_PHYS                                                                                          (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword(HWIO_TCSR_SPARE_REG3_ADDR)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                      0x0

#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_PHYS                                                                                   (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_RMSK                                                                                        0x11f
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN          \
        in_dword(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR, m)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,v)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,m,v,HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_BMSK                                                                           0x100
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_SHFT                                                                             0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_BMSK                                                                       0x10
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_SHFT                                                                        0x4
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_BMSK                                                                             0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_SHFT                                                                             0x3
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_BMSK                                                                           0x7
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_SHFT                                                                           0x0

#define HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0f4)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_PHYS                                                                                    (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e0f4)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_RMSK                                                                                           0x1
#define HWIO_TCSR_BOOT_IMEM_ENABLE_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR,v)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR,m,v,HWIO_TCSR_BOOT_IMEM_ENABLE_IN)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_BOOT_IMEM_ENABLE_BMSK                                                                          0x1
#define HWIO_TCSR_BOOT_IMEM_ENABLE_BOOT_IMEM_ENABLE_SHFT                                                                          0x0

#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0f8)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_PHYS                                                                             (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e0f8)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK                                                                             0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_BMSK                                                     0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_SHFT                                                            0x0

#define HWIO_TCSR_BOOT_IMEM_SIZE_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0fc)
#define HWIO_TCSR_BOOT_IMEM_SIZE_PHYS                                                                                      (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000e0fc)
#define HWIO_TCSR_BOOT_IMEM_SIZE_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR)
#define HWIO_TCSR_BOOT_IMEM_SIZE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_BMSK                                                                       0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_SHFT                                                                              0x0

#define HWIO_TCSR_QTIC_CTL_ST_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a008)
#define HWIO_TCSR_QTIC_CTL_ST_PHYS                                                                                         (TCSR_TCSR_REGS_REG_BASE_PHYS + 0x0000a008)
#define HWIO_TCSR_QTIC_CTL_ST_RMSK                                                                                               0xff
#define HWIO_TCSR_QTIC_CTL_ST_IN          \
        in_dword(HWIO_TCSR_QTIC_CTL_ST_ADDR)
#define HWIO_TCSR_QTIC_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QTIC_CTL_ST_ADDR, m)
#define HWIO_TCSR_QTIC_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QTIC_CTL_ST_ADDR,v)
#define HWIO_TCSR_QTIC_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QTIC_CTL_ST_ADDR,m,v,HWIO_TCSR_QTIC_CTL_ST_IN)
#define HWIO_TCSR_QTIC_CTL_ST_QTIC_CTL_ST_BMSK                                                                                   0xff
#define HWIO_TCSR_QTIC_CTL_ST_QTIC_CTL_ST_SHFT                                                                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                            (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_SIZE                                                       0x7000
#define SECURITY_CONTROL_CORE_REG_BASE_USED                                                       0x6400
#define SECURITY_CONTROL_CORE_REG_BASE_PHYS                                                       (SECURITY_CONTROL_BASE_PHYS + 0x00000000)

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_PHYS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                              71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                              0x0

#define HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                             0x40000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_BMSK                                                     0x1fffffe0
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_SHFT                                                            0x5
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                    0x10
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                     0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                     0x8
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                  0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_BMSK                                                         0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_SHFT                                                         0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_BMSK                                                     0x7fffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                           0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                 0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                    0x30000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                          0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                     0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                               0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                   0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                        0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                    0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                           0xe0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                          0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                           0x7800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                              0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                            0x1c0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                         0x30
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                              0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                              0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                            0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                        0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                              0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                         0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                               0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                        0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                             0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                             0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                  0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                   0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                 0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                    0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                         0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0xe000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x1f00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                 0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                  0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                   0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                 0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                       0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                 0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                       0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                    0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                          0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                      0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                     0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                         0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                              0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                        0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                         0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                         0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                             0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                   0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                       0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                      0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                         0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                       0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                          0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                      0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                         0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                      0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                         0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                   0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                      0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                     0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                       0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                          0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                            0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                          0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                            0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                           0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                          0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                           0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                       0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                        0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                         0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                         0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                     0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                       0xfe000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                      0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                           0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                              0xfff800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                   0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                            0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                            0x3e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                              0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                      0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                            0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK               0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                     0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK             0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                   0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                            0xf000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                              0xf80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                  0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                          0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                             0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                              0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                              0x3000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                 0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                         0x600
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                           0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                         0x180
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                           0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                             0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                  0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                   0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                               0xfffffffe
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                      0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                        0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                        0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_BMSK                                                   0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_SHFT                                                         0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                            0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                  0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                               0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                    0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_BMSK                                               0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                     0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                           0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                 0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                           0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                 0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                            0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                 0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                            0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                            0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                 0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                             0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                 0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                               0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                               0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                  0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                               0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                               0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                 0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                 0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                  0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                   0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                  0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                   0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                  0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                   0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                  0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                   0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                             0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                       0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                            0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                              0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                   0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                  0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                              0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                  0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                               0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                   0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                             0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                                0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                               0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                      0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                         0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                     0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                        0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                 0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                    0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                 0xc00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                   0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                             0x3e0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                               0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                            0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                            0x7fffc000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                   0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                  0x3000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                     0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                     0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                      0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                                0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                                0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                            0x3fff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                               0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                  0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                               0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                  0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                                0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                  0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                 0x7ff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                   0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                         0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                            0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                               0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                             0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                              0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                            0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                               0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                       0x30000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                             0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                   0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                  0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                      0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                       0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                           0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                       0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                           0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                              0xe0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                 0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                              0x7800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                 0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                   0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                               0x1c0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                            0x30
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                             0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                      0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                               0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                           0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                 0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                                0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                     0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                      0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                            0xf00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                    0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                       0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                            0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                              0xe000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                   0x1f00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                   0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                    0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                        0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                         0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                     0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                      0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                          0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                            0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                 0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                                0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                                0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                      0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                          0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                              0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                 0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                         0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                            0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                         0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                            0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                         0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                            0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                         0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                        0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                          0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                             0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                               0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                            0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                            0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                        0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                            0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                          0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                              0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                 0xfff800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                      0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                               0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                               0x3e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                 0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                  0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                        0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                               0xf000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                 0xf80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                     0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                                0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                               0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                  0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                 0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                 0x3000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                    0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                   0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                     0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                            0x600
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                            0x180
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                              0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                                0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                     0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                          0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                                0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                               0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                    0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                  0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                   0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                         0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                  0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                        0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                   0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                                0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                     0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                             0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                   0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                        0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                             0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                        0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                            0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                            0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                              0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                 0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_PHYS                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_BMSK                                               0x7ffffff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                 0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                          0x18
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                      0xfff000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                           0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                         0xfff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_BMSK                                             0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_SHFT                                                   0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                                0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                           0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                               0x13
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                       0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                           0x1c00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                            0x380
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                              0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                             0x70
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                           0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                     0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                          0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                      0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                          0x12
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                       0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                         0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                          0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                            0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                                0x15
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                  0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                      0x10
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                        0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                         0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                          0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                           0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                    0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                        0x7f80000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                          0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                              0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                       0x1f80
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                          0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                           0x7f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                 0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                     0x15
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                 0x1c0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                     0x12
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_BMSK                                                     0x38000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_SHFT                                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_BMSK                                                     0x6000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_SHFT                                                        0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_BMSK                                                     0x1800
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_SHFT                                                        0xb
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_BMSK                                                      0x600
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_SHFT                                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                             0x1f8
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                               0x3
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                           0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_BMSK                                                0xfe000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_BMSK                                                0x1800000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                 0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                  0xe0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                  0x1c000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                      0xe
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                   0x3800
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_BMSK                                                       0x700
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_SHFT                                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_BMSK                                                     0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_SHFT                                                      0x6
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                     0x38
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                      0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BMSK                                                   0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_SHFT                                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                          0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                              0x13
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                     0x40000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                        0x12
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                         0x3fc00
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                             0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                      0x200
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                       0x100
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                        0xff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                         0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                          0x3f00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                            0xfc000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                                0xe
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                             0x3f00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                           0xfc0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                               0x12
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                            0x3f000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                                0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                           0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                             0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                              0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                 0x600
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                     0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_BMSK                                           0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_BMSK                                               0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_SHFT                                                    0x15
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_BMSK                                               0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_BMSK                                                 0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_SHFT                                                    0xb

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_PHYS                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                             0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_PHYS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_PHYS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_PHYS                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                    0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                    0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_PHYS                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_PHYS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_PHYS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                      0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_PHYS                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_PHYS                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                               0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                               0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                           0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                               0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                             0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                       0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                         0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                   0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_PHYS                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_PHYS                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                    0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword(HWIO_QFPROM_BLOW_TIMER_ADDR)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                         0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                           0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                       0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword(HWIO_QFPROM_TEST_CTRL_ADDR)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                           0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                           0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                            0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                            0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                      0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                      0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                         0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword(HWIO_QFPROM_ACCEL_ADDR)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                         0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                           0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                       0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                         0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                             0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                              0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                     0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword(HWIO_QFPROM_BLOW_STATUS_ADDR)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                       0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                       0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                         0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                         0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                       0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword(HWIO_QFPROM_ROM_ERROR_ADDR)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                 0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                 0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM0_MATCH_STATUS_ADDR)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM1_MATCH_STATUS_ADDR)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_FEC_ESR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                             0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword(HWIO_FEC_ESR_ADDR)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                 0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                    0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                          0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                            0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                                0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                  0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                              0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                                0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                    0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                      0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                     0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                      0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                    0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                     0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                            0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                             0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                   0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                   0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                 0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                 0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                       0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                       0x0

#define HWIO_FEC_EAR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                         0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword(HWIO_FEC_EAR_ADDR)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                               0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                     0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                    0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                       0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                      0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword(HWIO_QFPROM_BIST_CTRL_ADDR)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                          0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                           0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                            0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                            0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                 0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                 0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR0_ADDR)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR1_ADDR)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_PHYS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                          0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                   7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                               0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                      0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_PHYS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                        0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword(HWIO_HW_KEY_STATUS_ADDR)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                             0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                               0xa
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                            0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                              0x9
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                              0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                                0x8
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                       0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                        0x7
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                         0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                          0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                        0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                         0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                                0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                 0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                         0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                         0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                        0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                        0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                       0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword(HWIO_RESET_JDR_STATUS_ADDR)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                           0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                           0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                  0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                  0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                        0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword(HWIO_ATPG_JDR_STATUS_ADDR)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                    0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                    0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_PHYS(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                  0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                           3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                              0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                     0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_PHYS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                    0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                             3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                  0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                         0x0

#define HWIO_DEBUG_FUSE_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_RMSK                                                               0xffffffff
#define HWIO_DEBUG_FUSE_STATUS_IN          \
        in_dword(HWIO_DEBUG_FUSE_STATUS_ADDR)
#define HWIO_DEBUG_FUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_DEBUG_FUSE_STATUS_ADDR, m)
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_BMSK                                                         0xffe00000
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_SHFT                                                               0x15
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_BMSK                                              0x100000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_SHFT                                                  0x14
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_BMSK                                               0x80000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_SHFT                                                  0x13
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_BMSK                                                0x40000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_SHFT                                                   0x12
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_BMSK                                                       0x20000
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_SHFT                                                          0x11
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_BMSK                                                       0x10000
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_SHFT                                                          0x10
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_BMSK                                              0x8000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_SHFT                                                 0xf
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_BMSK                                               0x4000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_SHFT                                                  0xe
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_BMSK                                                 0x2000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_SHFT                                                    0xd
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_BMSK                                                  0x1000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_SHFT                                                     0xc
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_BMSK                                                   0x800
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_SHFT                                                     0xb
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_BMSK                                                    0x400
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_SHFT                                                      0xa
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_BMSK                                                   0x200
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_SHFT                                                     0x9
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_BMSK                                                    0x100
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_SHFT                                                      0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_BMSK                                                 0x80
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_SHFT                                                  0x7
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_BMSK                                                  0x40
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_SHFT                                                   0x6
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_BMSK                                                   0x20
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_SHFT                                                    0x5
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_BMSK                                                    0x10
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_SHFT                                                     0x4
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_BMSK                                                     0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_SHFT                                                     0x3
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_BMSK                                                      0x4
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_SHFT                                                      0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_BMSK                                                     0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_SHFT                                                     0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_BMSK                                                      0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_SHFT                                                      0x0

#define HWIO_HW_ATTESTATION_CTRL0_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_RMSK                                                            0x1fffffff
#define HWIO_HW_ATTESTATION_CTRL0_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR)
#define HWIO_HW_ATTESTATION_CTRL0_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL0_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL0_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL0_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL0_IN)
#define HWIO_HW_ATTESTATION_CTRL0_REGION_BMSK                                                     0x1f800000
#define HWIO_HW_ATTESTATION_CTRL0_REGION_SHFT                                                           0x17
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_BMSK                                               0x7fff80
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_SHFT                                                    0x7
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_BMSK                                                       0x78
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_SHFT                                                        0x3
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_BMSK                                                         0x7
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_SHFT                                                         0x0

#define HWIO_HW_ATTESTATION_CTRL1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR)
#define HWIO_HW_ATTESTATION_CTRL1_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL1_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL1_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL1_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL1_IN)
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_SHFT                                                             0x0

#define HWIO_HW_ATTESTATION_CMD_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_RMSK                                                                     0x1
#define HWIO_HW_ATTESTATION_CMD_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CMD_ADDR,v)
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_BMSK                                                   0x1
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_SHFT                                                   0x0

#define HWIO_HW_ATTESTATION_STATUS_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_PHYS                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_RMSK                                                           0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_IN          \
        in_dword(HWIO_HW_ATTESTATION_STATUS_ADDR)
#define HWIO_HW_ATTESTATION_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_STATUS_ADDR, m)
#define HWIO_HW_ATTESTATION_STATUS_STATUS_BMSK                                                    0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_STATUS_SHFT                                                           0x0

#define HWIO_HW_ATTESTATION_ERROR_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_IN          \
        in_dword(HWIO_HW_ATTESTATION_ERROR_ADDR)
#define HWIO_HW_ATTESTATION_ERROR_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_ERROR_ADDR, m)
#define HWIO_HW_ATTESTATION_ERROR_ERROR_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_ERROR_SHFT                                                             0x0

#define HWIO_HW_ATTESTATION_RESULTn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_PHYS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_RMSK                                                          0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_MAXn                                                                   7
#define HWIO_HW_ATTESTATION_RESULTn_INI(n)        \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), HWIO_HW_ATTESTATION_RESULTn_RMSK)
#define HWIO_HW_ATTESTATION_RESULTn_INMI(n,mask)    \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), mask)
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_BMSK                                                   0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_PHYS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                             71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                             0x0

#define HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                            0x40000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_BMSK                                                    0x1fffffe0
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_SHFT                                                           0x5
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                   0x10
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                    0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                    0x8
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                 0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_BMSK                                                        0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_SHFT                                                        0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_BMSK                                                    0x7fffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                          0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                   0x30000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                         0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                               0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                    0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                              0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                  0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                   0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                          0xe0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                             0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                         0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                          0x7800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                           0x1c0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                             0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                        0x30
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                             0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                             0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                           0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                      0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                       0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                             0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                        0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                              0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                       0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                            0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                            0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                 0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                  0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                   0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                        0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                          0xe000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                               0x1f00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                               0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                 0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                  0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                      0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                   0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                         0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                     0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                    0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                        0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                             0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                       0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                        0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                        0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                            0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                  0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                      0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                         0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                             0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                     0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                        0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                      0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                         0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                     0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                        0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                     0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                        0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                  0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                     0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                    0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                      0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                         0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                           0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                         0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                           0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                          0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                         0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                          0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                         0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                          0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                      0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                       0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                        0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                        0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                      0xfe000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                     0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                          0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                             0xfff800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                  0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                           0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                           0x3e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                             0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                     0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                           0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK              0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                    0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK            0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                  0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                           0xf000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                             0xf80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                 0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                         0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                            0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                             0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                             0x3000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                           0x600
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                        0x180
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                          0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                           0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                            0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                 0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                  0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                              0xfffffffe
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                     0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                       0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                       0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_PHYS                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_BMSK                                                  0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_SHFT                                                        0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                              0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                   0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_BMSK                                              0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                    0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PHYS                                                        (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                   0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                     0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                    0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_PHYS                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                          0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                          0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                          0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                           0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                           0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                           0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                            0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                             0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                              0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                              0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                 0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                              0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                              0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                               0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                               0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                 0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                  0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                 0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                  0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                 0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                  0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                 0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                  0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_PHYS                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                               0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                     0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                      0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                           0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                             0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                  0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                 0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                             0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                 0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                              0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                  0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                            0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                               0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                              0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                     0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                        0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                    0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                       0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                   0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                0xc00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                  0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                            0x3e0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                              0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                           0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                               0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                     0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                           0x7fffc000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                  0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                 0x3000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                    0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                           0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                             0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                    0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                     0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                               0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                           0x3fff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                              0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                 0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                              0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                 0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                               0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                 0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                0x7ff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                  0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                        0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                           0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                              0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                            0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                             0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                           0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                              0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                      0x30000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                            0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                  0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                 0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                     0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                 0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                     0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                      0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                          0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                      0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                          0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                             0xe0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x7800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                              0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x1c0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                           0x30
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                            0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                              0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                          0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                               0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                    0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                     0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                          0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                           0xf00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                               0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                   0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                      0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                           0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0xe000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                  0x1f00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                  0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                   0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                       0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                        0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                    0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                     0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                         0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                               0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                               0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                     0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                         0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                            0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                        0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                           0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                        0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                           0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                        0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                           0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                        0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                       0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                         0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                         0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                          0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                           0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                           0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                       0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                           0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                         0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                0xfff800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                     0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                              0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                              0x3e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                 0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                       0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                              0xf000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                0xf80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                               0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                0x3000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                   0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                  0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                    0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                              0x600
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                           0x180
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                             0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                              0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                    0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                         0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                               0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                              0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                   0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                 0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                  0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                        0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                 0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                       0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                  0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                               0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                    0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                            0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                  0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                       0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                            0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                       0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                           0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                           0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                             0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_PHYS                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_BMSK                                              0x7ffffff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                         0x18
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                     0xfff000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                          0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                        0xfff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_BMSK                                                0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_SHFT                                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                               0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                          0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                              0x13
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                      0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                          0x1c00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                           0x380
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                             0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                            0x70
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_BMSK                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                          0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                    0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                     0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x12
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                      0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                        0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                         0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                           0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                               0x15
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                 0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                     0x10
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                       0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                        0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                         0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                          0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                   0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                       0x7f80000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                         0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                             0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                      0x1f80
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                         0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                          0x7f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                    0x15
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                0x1c0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                    0x12
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_BMSK                                                    0x38000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_SHFT                                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_BMSK                                                    0x6000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_SHFT                                                       0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_BMSK                                                    0x1800
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_SHFT                                                       0xb
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_BMSK                                                     0x600
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_SHFT                                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                            0x1f8
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                              0x3
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                          0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_BMSK                                               0xfe000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_BMSK                                               0x1800000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                 0xe0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                 0x1c000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                     0xe
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                  0x3800
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_BMSK                                                      0x700
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_SHFT                                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_BMSK                                                    0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_SHFT                                                     0x6
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                    0x38
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                     0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BMSK                                                  0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_SHFT                                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                         0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                             0x13
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                    0x40000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                       0x12
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                        0x3fc00
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                            0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                     0x200
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                      0x100
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                       0xff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                        0xfc000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                         0x3f00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                              0x14
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                           0xfc000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                               0xe
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                            0x3f00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_BMSK                                                 0xff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                          0xfc0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                              0x12
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                           0x3f000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                               0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                          0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                0x17
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                            0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                             0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_BMSK                                           0xfff80000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_SHFT                                                 0x13
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                0x600
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                    0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_BMSK                                               0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_SHFT                                                     0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_BMSK                                                0x7f000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_SHFT                                                      0x18

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_PHYS                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_PHYS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_PHYS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_PHYS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                     0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                            0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_PHYS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_PHYS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_PHYS                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                   0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                   0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_PHYS                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                           0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_PHYS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_PHYS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_PHYS                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_PHYS                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PHYS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                              0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                          0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                              0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_PHYS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_PHYS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_PHYS                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                            0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                      0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_PHYS                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                        0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_PHYS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                  0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_PHYS                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_PHYS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_PHYS                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_PHYS                                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                             0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword(HWIO_SEC_CTRL_HW_VERSION_ADDR)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                       0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                             0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                        0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                             0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                            0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                               0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword(HWIO_FEATURE_CONFIG0_ADDR)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_BMSK                                              0x80000000
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_SHFT                                                    0x1f
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_BMSK                                                  0x40000000
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_SHFT                                                        0x1e
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                                       0x30000000
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                                             0x1c
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_BMSK                                                   0x4000000
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_SHFT                                                        0x1a
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_BMSK                                           0x2000000
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                              0x1000000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                                   0x18
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_BMSK                                                  0x800000
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_SHFT                                                      0x17
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_BMSK                                                  0x400000
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SHFT                                                      0x16
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_BMSK                                                       0x200000
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_SHFT                                                           0x15
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_BMSK                                                       0x100000
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_SHFT                                                           0x14
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_BMSK                                              0xe0000
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_SHFT                                                 0x11
#define HWIO_FEATURE_CONFIG0_SPARE3_BMSK                                                             0x10000
#define HWIO_FEATURE_CONFIG0_SPARE3_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_BMSK                                                  0x8000
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_SHFT                                                     0xf
#define HWIO_FEATURE_CONFIG0_SPARE2_BMSK                                                              0x7800
#define HWIO_FEATURE_CONFIG0_SPARE2_SHFT                                                                 0xb
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_BMSK                                                 0x400
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_SHFT                                                   0xa
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_BMSK                                               0x200
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_SHFT                                                 0x9
#define HWIO_FEATURE_CONFIG0_SPARE1_BMSK                                                               0x1c0
#define HWIO_FEATURE_CONFIG0_SPARE1_SHFT                                                                 0x6
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_BMSK                                                            0x30
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_SHFT                                                             0x4
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_BMSK                                                      0x8
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_SHFT                                                      0x3
#define HWIO_FEATURE_CONFIG0_SPARE0_BMSK                                                                 0x4
#define HWIO_FEATURE_CONFIG0_SPARE0_SHFT                                                                 0x2
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_BMSK                                               0x3
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword(HWIO_FEATURE_CONFIG1_ADDR)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_SPARE7_BMSK                                                          0x80000000
#define HWIO_FEATURE_CONFIG1_SPARE7_SHFT                                                                0x1f
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                          0x40000000
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                                0x1e
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_BMSK                                           0x20000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_SHFT                                                 0x1d
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_BMSK                                            0x10000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_SHFT                                                  0x1c
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG1_SPARE6_BMSK                                                           0x4000000
#define HWIO_FEATURE_CONFIG1_SPARE6_SHFT                                                                0x1a
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_BMSK                                                0x2000000
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_SHFT                                                     0x19
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_BMSK                                                      0x1000000
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_SHFT                                                           0x18
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                            0xf00000
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                                0x14
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_BMSK                                                    0x80000
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_SHFT                                                       0x13
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_BMSK                                                         0x40000
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_BMSK                                            0x10000
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_SHFT                                               0x10
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_BMSK                                              0xe000
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                   0x1f00
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                      0x8
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_BMSK                                                   0x80
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_SHFT                                                    0x7
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_BMSK                                                        0x40
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_SHFT                                                         0x6
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BMSK                                                     0x20
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_SHFT                                                      0x5
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_BMSK                                                   0x18
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_SHFT                                                    0x3
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_BMSK                                                          0x6
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_SHFT                                                          0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                       0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                       0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword(HWIO_FEATURE_CONFIG2_ADDR)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_BMSK                                                    0x80000000
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_SHFT                                                          0x1f
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                          0x40000000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                                0x1e
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_BMSK                                                       0x20000000
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_SHFT                                                             0x1d
#define HWIO_FEATURE_CONFIG2_QWES_NB_BMSK                                                         0x10000000
#define HWIO_FEATURE_CONFIG2_QWES_NB_SHFT                                                               0x1c
#define HWIO_FEATURE_CONFIG2_QWES_CATM_BMSK                                                        0x8000000
#define HWIO_FEATURE_CONFIG2_QWES_CATM_SHFT                                                             0x1b
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_BMSK                                            0x4000000
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_SHFT                                                 0x1a
#define HWIO_FEATURE_CONFIG2_SPARE2_BMSK                                                           0x2000000
#define HWIO_FEATURE_CONFIG2_SPARE2_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG2_SPARE3_BMSK                                                           0x1000000
#define HWIO_FEATURE_CONFIG2_SPARE3_SHFT                                                                0x18
#define HWIO_FEATURE_CONFIG2_SPARE4_BMSK                                                            0x800000
#define HWIO_FEATURE_CONFIG2_SPARE4_SHFT                                                                0x17
#define HWIO_FEATURE_CONFIG2_SPARE5_BMSK                                                            0x400000
#define HWIO_FEATURE_CONFIG2_SPARE5_SHFT                                                                0x16
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                                      0x200000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x15
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_BMSK                                             0x100000
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_SHFT                                                 0x14
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_BMSK                                              0x80000
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_SHFT                                                 0x13
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_BMSK                                         0x40000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_SHFT                                            0x12
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_BMSK                                         0x10000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_SHFT                                            0x10
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_BMSK                                          0x8000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_SHFT                                             0xf
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                                         0x4000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                                            0xe
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                                         0x2000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                                            0xd
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                      0x1000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                         0xc
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                        0x800
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                          0xb
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_BMSK                                             0x400
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_SHFT                                               0xa
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_BMSK                                             0x200
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_SHFT                                               0x9
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_BMSK                                             0x100
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_SHFT                                               0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_BMSK                                              0x80
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_SHFT                                               0x7
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_BMSK                                             0x40
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_SHFT                                              0x6
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_BMSK                                             0x20
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_SHFT                                              0x5
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                                          0x10
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                                           0x4
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                                            0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                                            0x3
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_BMSK                                                       0x4
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_SHFT                                                       0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                        0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                        0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                            0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                            0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword(HWIO_FEATURE_CONFIG3_ADDR)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfe000000
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                         0x1000000
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                              0x18
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_BMSK                                                 0xfff800
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_SHFT                                                      0xb
#define HWIO_FEATURE_CONFIG3_SPARE1_BMSK                                                               0x400
#define HWIO_FEATURE_CONFIG3_SPARE1_SHFT                                                                 0xa
#define HWIO_FEATURE_CONFIG3_SPARE0_BMSK                                                               0x3e0
#define HWIO_FEATURE_CONFIG3_SPARE0_SHFT                                                                 0x5
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_BMSK                                                0x1f
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_SHFT                                                 0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword(HWIO_FEATURE_CONFIG4_ADDR)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                                0xffffffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                                       0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword(HWIO_FEATURE_CONFIG5_ADDR)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SPARE_7_BMSK                                                         0x80000000
#define HWIO_FEATURE_CONFIG5_SPARE_7_SHFT                                                               0x1f
#define HWIO_FEATURE_CONFIG5_SPARE_30_BMSK                                                        0x40000000
#define HWIO_FEATURE_CONFIG5_SPARE_30_SHFT                                                              0x1e
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                                  0x20000000
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                                        0x1d
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                0x10000000
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                      0x1c
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_BMSK                                               0xf000000
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_SHFT                                                    0x18
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_BMSK                                                 0xf80000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_SHFT                                                     0x13
#define HWIO_FEATURE_CONFIG5_SPARE_3_BMSK                                                            0x40000
#define HWIO_FEATURE_CONFIG5_SPARE_3_SHFT                                                               0x12
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_BMSK                                               0x10000
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x10
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                  0x8000
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                     0xf
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_BMSK                                                 0x4000
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_BMSK                                                 0x3000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_SHFT                                                    0xc
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_BMSK                                                   0x800
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_SHFT                                                     0xb
#define HWIO_FEATURE_CONFIG5_SPARE0_BMSK                                                               0x600
#define HWIO_FEATURE_CONFIG5_SPARE0_SHFT                                                                 0x9
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_BMSK                                                            0x180
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_SHFT                                                              0x7
#define HWIO_FEATURE_CONFIG5_SPARE_6_BMSK                                                               0x40
#define HWIO_FEATURE_CONFIG5_SPARE_6_SHFT                                                                0x6
#define HWIO_FEATURE_CONFIG5_SPARE_5_BMSK                                                               0x20
#define HWIO_FEATURE_CONFIG5_SPARE_5_SHFT                                                                0x5
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                                     0x1f
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword(HWIO_FEATURE_CONFIG6_ADDR)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                                0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                      0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                  0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword(HWIO_FEATURE_CONFIG7_ADDR)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                  0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword(HWIO_FEATURE_CONFIG8_ADDR)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_SPARE0_BMSK                                                          0xfe000000
#define HWIO_FEATURE_CONFIG8_SPARE0_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                           0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                                0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                   0x10
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                      0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                         0xf
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_BMSK                                               0x4000
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_SHFT                                                  0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                  0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                     0xd
#define HWIO_FEATURE_CONFIG8_RSVD1_BMSK                                                               0x1000
#define HWIO_FEATURE_CONFIG8_RSVD1_SHFT                                                                  0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                  0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                    0xb
#define HWIO_FEATURE_CONFIG8_RSVD0_BMSK                                                                0x400
#define HWIO_FEATURE_CONFIG8_RSVD0_SHFT                                                                  0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                    0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                      0x9
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                                 0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                   0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                          0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                           0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword(HWIO_FEATURE_CONFIG9_ADDR)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                       0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                             0x1f
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                      0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x1e
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                            0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x1d
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                    0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                          0x1c
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_BMSK                                                   0xf000000
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_SHFT                                                        0x18
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_BMSK                                                       0x800000
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_SHFT                                                           0x17
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                0x400000
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                    0x16
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                        0x3c0000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                            0x3fff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                                0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                      0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG10_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG10_IN          \
        in_dword(HWIO_FEATURE_CONFIG10_ADDR)
#define HWIO_FEATURE_CONFIG10_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG10_ADDR, m)
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_BMSK                                    0xffffffff
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG11_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006030)
#define HWIO_FEATURE_CONFIG11_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006030)
#define HWIO_FEATURE_CONFIG11_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG11_IN          \
        in_dword(HWIO_FEATURE_CONFIG11_ADDR)
#define HWIO_FEATURE_CONFIG11_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG11_ADDR, m)
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                    0xff000000
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                          0x18
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_BMSK                                      0xffffff
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG12_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006034)
#define HWIO_FEATURE_CONFIG12_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006034)
#define HWIO_FEATURE_CONFIG12_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG12_IN          \
        in_dword(HWIO_FEATURE_CONFIG12_ADDR)
#define HWIO_FEATURE_CONFIG12_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG12_ADDR, m)
#define HWIO_FEATURE_CONFIG12_RSVD1_BMSK                                                          0xffff0000
#define HWIO_FEATURE_CONFIG12_RSVD1_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                        0xffff
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG13_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006038)
#define HWIO_FEATURE_CONFIG13_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006038)
#define HWIO_FEATURE_CONFIG13_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG13_IN          \
        in_dword(HWIO_FEATURE_CONFIG13_ADDR)
#define HWIO_FEATURE_CONFIG13_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG13_ADDR, m)
#define HWIO_FEATURE_CONFIG13_RSVD1_BMSK                                                          0xffffffff
#define HWIO_FEATURE_CONFIG13_RSVD1_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword(HWIO_OEM_CONFIG0_ADDR)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                         0x80000000
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                               0x1f
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_BMSK                                                     0x40000000
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_SHFT                                                           0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                   0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                         0x1d
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                                0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                      0x1c
#define HWIO_OEM_CONFIG0_SP_DISABLE_BMSK                                                           0x8000000
#define HWIO_OEM_CONFIG0_SP_DISABLE_SHFT                                                                0x1b
#define HWIO_OEM_CONFIG0_UDK_DISABLE_BMSK                                                          0x4000000
#define HWIO_OEM_CONFIG0_UDK_DISABLE_SHFT                                                               0x1a
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_BMSK                                                 0x2000000
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_SHFT                                                      0x19
#define HWIO_OEM_CONFIG0_SPARE3_BMSK                                                               0x1000000
#define HWIO_OEM_CONFIG0_SPARE3_SHFT                                                                    0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                     0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                         0x17
#define HWIO_OEM_CONFIG0_SPARE2_BMSK                                                                0x400000
#define HWIO_OEM_CONFIG0_SPARE2_SHFT                                                                    0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                                 0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                     0x15
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                  0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                      0x14
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                                0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                   0x13
#define HWIO_OEM_CONFIG0_RSVD1_BMSK                                                                  0x60000
#define HWIO_OEM_CONFIG0_RSVD1_SHFT                                                                     0x11
#define HWIO_OEM_CONFIG0_SPARE1_BMSK                                                                 0x10000
#define HWIO_OEM_CONFIG0_SPARE1_SHFT                                                                    0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                         0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                            0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                                 0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                    0xe
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                        0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                           0xd
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                    0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                       0xc
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                    0xc00
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                      0xa
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                                0x3e0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                  0x5
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                                    0x10
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                     0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                        0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                        0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                               0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                               0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                            0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                            0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword(HWIO_OEM_CONFIG1_ADDR)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_BMSK                                                   0x80000000
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_SHFT                                                         0x1f
#define HWIO_OEM_CONFIG1_RSVD0_BMSK                                                               0x7fffc000
#define HWIO_OEM_CONFIG1_RSVD0_SHFT                                                                      0xe
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_BMSK                                                     0x3000
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_SHFT                                                        0xc
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                               0x800
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                                 0xb
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_BMSK                                               0x400
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_SHFT                                                 0xa
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_BMSK                                               0x200
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_SHFT                                                 0x9
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_BMSK                                                0x100
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_SHFT                                                  0x8
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                        0x80
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                         0x7
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                        0x40
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                         0x6
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_BMSK                                                   0x20
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_SHFT                                                    0x5
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_BMSK                                                   0x10
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_SHFT                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_BMSK                                                    0x8
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_SHFT                                                    0x3
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_BMSK                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_SHFT                                                    0x2
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_BMSK                                                   0x2
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_SHFT                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword(HWIO_OEM_CONFIG2_ADDR)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_DISABLE_RSA_BMSK                                                         0x80000000
#define HWIO_OEM_CONFIG2_DISABLE_RSA_SHFT                                                               0x1f
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_BMSK                                                  0x40000000
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_SHFT                                                        0x1e
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                               0x3fff0000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                     0x10
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                  0x8000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                     0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                  0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                     0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                  0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                     0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                   0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                     0xb
#define HWIO_OEM_CONFIG2_RSVD2_BMSK                                                                    0x7ff
#define HWIO_OEM_CONFIG2_RSVD2_SHFT                                                                      0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword(HWIO_OEM_CONFIG3_ADDR)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                      0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                            0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                               0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                  0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword(HWIO_OEM_CONFIG4_ADDR)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                          0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                                0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                              0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword(HWIO_OEM_CONFIG5_ADDR)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                               0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                      0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                  0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                   0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                          0x1ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword(HWIO_BOOT_CONFIG_ADDR)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                      0x180
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                        0x7
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                        0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                         0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                 0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                  0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                    0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                    0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_PHYS(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                         0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                            14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                                0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                  0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                   0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                    0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                           0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                            0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                  0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                   0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                          0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                           0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                         0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                         0x0

#define HWIO_QSEE_INV_OVERRIDE_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_RMSK                                                               0xffffffff
#define HWIO_QSEE_INV_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_INV_OVERRIDE_ADDR)
#define HWIO_QSEE_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_INV_OVERRIDE_ADDR, m)
#define HWIO_QSEE_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_INV_OVERRIDE_ADDR,v)
#define HWIO_QSEE_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_INV_OVERRIDE_ADDR,m,v,HWIO_QSEE_INV_OVERRIDE_IN)
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_BMSK                                                     0xfffffffe
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_SHFT                                                            0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                           0x0

#define HWIO_QSEE_NI_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_QSEE_NI_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_NI_OVERRIDE_ADDR)
#define HWIO_QSEE_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_NI_OVERRIDE_ADDR, m)
#define HWIO_QSEE_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_NI_OVERRIDE_ADDR,v)
#define HWIO_QSEE_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_NI_OVERRIDE_ADDR,m,v,HWIO_QSEE_NI_OVERRIDE_IN)
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                           0x0

#define HWIO_MSS_INV_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_PHYS                                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_MSS_INV_OVERRIDE_IN          \
        in_dword(HWIO_MSS_INV_OVERRIDE_ADDR)
#define HWIO_MSS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_INV_OVERRIDE_ADDR, m)
#define HWIO_MSS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_INV_OVERRIDE_ADDR,v)
#define HWIO_MSS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_INV_OVERRIDE_ADDR,m,v,HWIO_MSS_INV_OVERRIDE_IN)
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_BMSK                                              0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_SHFT                                              0x0

#define HWIO_MSS_NI_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_MSS_NI_OVERRIDE_IN          \
        in_dword(HWIO_MSS_NI_OVERRIDE_ADDR)
#define HWIO_MSS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_NI_OVERRIDE_ADDR, m)
#define HWIO_MSS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_NI_OVERRIDE_ADDR,v)
#define HWIO_MSS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NI_OVERRIDE_ADDR,m,v,HWIO_MSS_NI_OVERRIDE_IN)
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_BMSK                                               0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_SHFT                                               0x0

#define HWIO_CP_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_CP_INV_OVERRIDE_IN          \
        in_dword(HWIO_CP_INV_OVERRIDE_ADDR)
#define HWIO_CP_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_INV_OVERRIDE_ADDR, m)
#define HWIO_CP_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_INV_OVERRIDE_ADDR,v)
#define HWIO_CP_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_INV_OVERRIDE_ADDR,m,v,HWIO_CP_INV_OVERRIDE_IN)
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_SHFT                                                0x0

#define HWIO_CP_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_CP_NI_OVERRIDE_IN          \
        in_dword(HWIO_CP_NI_OVERRIDE_ADDR)
#define HWIO_CP_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_NI_OVERRIDE_ADDR, m)
#define HWIO_CP_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_NI_OVERRIDE_ADDR,v)
#define HWIO_CP_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_NI_OVERRIDE_ADDR,m,v,HWIO_CP_NI_OVERRIDE_IN)
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_BMSK                                                        0xfffffffe
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_SHFT                                                               0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_SHFT                                                 0x0

#define HWIO_NS_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_PHYS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_NS_INV_OVERRIDE_IN          \
        in_dword(HWIO_NS_INV_OVERRIDE_ADDR)
#define HWIO_NS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_INV_OVERRIDE_ADDR, m)
#define HWIO_NS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_INV_OVERRIDE_ADDR,v)
#define HWIO_NS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_INV_OVERRIDE_ADDR,m,v,HWIO_NS_INV_OVERRIDE_IN)
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_BMSK                                                       0xffffffe0
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_SHFT                                                              0x5
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_BMSK                                                    0x10
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_SHFT                                                     0x4
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_BMSK                                                               0xe
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_SHFT                                                               0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_SHFT                                                0x0

#define HWIO_NS_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_NS_NI_OVERRIDE_IN          \
        in_dword(HWIO_NS_NI_OVERRIDE_ADDR)
#define HWIO_NS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_NI_OVERRIDE_ADDR, m)
#define HWIO_NS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_NI_OVERRIDE_ADDR,v)
#define HWIO_NS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_NI_OVERRIDE_ADDR,m,v,HWIO_NS_NI_OVERRIDE_IN)
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_BMSK                                                        0xffffffe0
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_SHFT                                                               0x5
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_BMSK                                                     0x10
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_SHFT                                                      0x4
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_BMSK                                                                0xe
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_SHFT                                                                0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_SHFT                                                 0x0

#define HWIO_MISC_DEBUG_OVERRIDE_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_PHYS                                                             (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_RMSK                                                             0xffffffff
#define HWIO_MISC_DEBUG_OVERRIDE_IN          \
        in_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR)
#define HWIO_MISC_DEBUG_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MISC_DEBUG_OVERRIDE_ADDR, m)
#define HWIO_MISC_DEBUG_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR,v)
#define HWIO_MISC_DEBUG_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MISC_DEBUG_OVERRIDE_ADDR,m,v,HWIO_MISC_DEBUG_OVERRIDE_IN)
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_BMSK                                                   0xfffffff8
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_SHFT                                                          0x3
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_BMSK                                         0x4
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_SHFT                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_BMSK                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_SHFT                                         0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_BMSK                                          0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_PHYS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                       0x1fff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword(HWIO_CAPT_SEC_GPIO_ADDR)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                   0x1000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                      0xc
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                            0x800
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                              0xb
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                    0x400
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                      0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                    0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                      0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                     0x100
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                       0x8
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                    0xc0
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                     0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                     0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                      0x5
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                              0x1e
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                               0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                            0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                            0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                       0xfffff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword(HWIO_APP_PROC_CFG_ADDR)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_SPARE0_BMSK                                                                0xc0000
#define HWIO_APP_PROC_CFG_SPARE0_SHFT                                                                   0x12
#define HWIO_APP_PROC_CFG_SPARE1_BMSK                                                                0x30000
#define HWIO_APP_PROC_CFG_SPARE1_SHFT                                                                   0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_BMSK                                                         0xf000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_SHFT                                                            0xc
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_BMSK                                                          0xf00
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_SHFT                                                            0x8
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_BMSK                                                           0xc0
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_SHFT                                                            0x6
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                        0x20
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                         0x5
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_BMSK                                                            0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_SHFT                                                             0x4
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_BMSK                                                       0x8
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_SHFT                                                       0x3
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_BMSK                                                           0x4
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_SHFT                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_BMSK                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_SHFT                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_BMSK                                                                0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_SHFT                                                                0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                           0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword(HWIO_MSS_PROC_CFG_ADDR)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_BMSK                                                          0x1
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_SHFT                                                          0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_PHYS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                         0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword(HWIO_QFPROM_CLK_CTL_ADDR)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                                0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                                0x0

#define HWIO_JTAG_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                         0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword(HWIO_JTAG_ID_ADDR)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                 0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                        0x0

#define HWIO_SERIAL_NUM_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                      0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword(HWIO_SERIAL_NUM_ADDR)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                           0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                  0x0

#define HWIO_OEM_ID_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_PHYS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                          0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword(HWIO_OEM_ID_ADDR)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                   0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                         0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                               0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                  0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_PHYS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                           0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword(HWIO_TEST_BUS_SEL_ADDR)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                   0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                   0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                               0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                               0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_PHYS                                                            (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                   0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                       0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                       0x0

#define HWIO_CHIP_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006144)
#define HWIO_CHIP_ID_PHYS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006144)
#define HWIO_CHIP_ID_RMSK                                                                             0xffff
#define HWIO_CHIP_ID_IN          \
        in_dword(HWIO_CHIP_ID_ADDR)
#define HWIO_CHIP_ID_INM(m)      \
        in_dword_masked(HWIO_CHIP_ID_ADDR, m)
#define HWIO_CHIP_ID_CHIP_ID_BMSK                                                                     0xffff
#define HWIO_CHIP_ID_CHIP_ID_SHFT                                                                        0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_PHYS(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                             0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                      3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_0_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_1_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_2_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_3_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                            0x0

#define HWIO_PK_HASH0_0_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword(HWIO_PK_HASH0_0_ADDR)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_1_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword(HWIO_PK_HASH0_1_ADDR)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_2_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword(HWIO_PK_HASH0_2_ADDR)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_3_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword(HWIO_PK_HASH0_3_ADDR)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_4_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword(HWIO_PK_HASH0_4_ADDR)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_5_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword(HWIO_PK_HASH0_5_ADDR)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_6_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword(HWIO_PK_HASH0_6_ADDR)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_7_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword(HWIO_PK_HASH0_7_ADDR)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_8_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH0_8_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b0)
#define HWIO_PK_HASH0_8_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_8_IN          \
        in_dword(HWIO_PK_HASH0_8_ADDR)
#define HWIO_PK_HASH0_8_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_8_ADDR, m)
#define HWIO_PK_HASH0_8_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_8_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_9_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH0_9_PHYS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b4)
#define HWIO_PK_HASH0_9_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_9_IN          \
        in_dword(HWIO_PK_HASH0_9_ADDR)
#define HWIO_PK_HASH0_9_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_9_ADDR, m)
#define HWIO_PK_HASH0_9_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_9_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_10_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH0_10_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061b8)
#define HWIO_PK_HASH0_10_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_10_IN          \
        in_dword(HWIO_PK_HASH0_10_ADDR)
#define HWIO_PK_HASH0_10_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_10_ADDR, m)
#define HWIO_PK_HASH0_10_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_10_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_11_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH0_11_PHYS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061bc)
#define HWIO_PK_HASH0_11_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_11_IN          \
        in_dword(HWIO_PK_HASH0_11_ADDR)
#define HWIO_PK_HASH0_11_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_11_ADDR, m)
#define HWIO_PK_HASH0_11_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_11_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_BMSK                            0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_SHFT                                  0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_BMSK                            0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_SHFT                                  0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                            0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                  0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                            0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                  0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                             0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                  0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                             0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                  0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                             0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                  0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                             0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                  0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                              0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                  0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                              0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                  0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                              0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                  0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                              0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                  0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                               0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                  0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                               0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                  0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                               0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                  0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                               0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                  0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                                0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                   0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                                0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                   0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                                0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                   0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                                0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                   0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                                 0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                   0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                                 0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                   0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                  0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                    0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                  0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                   0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                    0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                   0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                    0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                   0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                    0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                   0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                    0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                    0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_PHYS                                                (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                          0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_0_ADDR)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_1_ADDR)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_0_ADDR)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                            0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                   0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_1_ADDR)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                       0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                             0x19
#define HWIO_ANTI_ROLLBACK_2_1_AOP_BMSK                                                            0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_AOP_SHFT                                                                 0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                               0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                   0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_0_ADDR)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                         0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                               0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                               0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                     0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                           0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                                0x18
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                             0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                  0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                          0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_1_ADDR)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                         0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                               0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                     0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                          0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                     0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                         0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                         0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_0_ADDR)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                           0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                                 0x10
#define HWIO_ANTI_ROLLBACK_4_0_MISC_BMSK                                                              0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_1_ADDR)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                       0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                             0x1f
#define HWIO_ANTI_ROLLBACK_4_1_TX_BMSK                                                            0x7ffffff0
#define HWIO_ANTI_ROLLBACK_4_1_TX_SHFT                                                                   0x4
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_BMSK                                              0xf
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_SHFT                                              0x0

#define HWIO_ANTI_ROLLBACK_5_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_0_ADDR)
#define HWIO_ANTI_ROLLBACK_5_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_0_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_5_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_PHYS                                                               (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_1_ADDR)
#define HWIO_ANTI_ROLLBACK_5_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_1_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_MISC_SHFT                                                                 0x0

#define HWIO_MRC_2_0_0_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006250)
#define HWIO_MRC_2_0_0_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006250)
#define HWIO_MRC_2_0_0_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_0_IN          \
        in_dword(HWIO_MRC_2_0_0_ADDR)
#define HWIO_MRC_2_0_0_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, m)
#define HWIO_MRC_2_0_0_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_0_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_1_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006254)
#define HWIO_MRC_2_0_1_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006254)
#define HWIO_MRC_2_0_1_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_1_IN          \
        in_dword(HWIO_MRC_2_0_1_ADDR)
#define HWIO_MRC_2_0_1_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, m)
#define HWIO_MRC_2_0_1_RSVD1_BMSK                                                                 0xfffffffe
#define HWIO_MRC_2_0_1_RSVD1_SHFT                                                                        0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_BMSK                                                          0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_SHFT                                                          0x0

#define HWIO_MRC_2_0_2_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006258)
#define HWIO_MRC_2_0_2_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006258)
#define HWIO_MRC_2_0_2_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_2_IN          \
        in_dword(HWIO_MRC_2_0_2_ADDR)
#define HWIO_MRC_2_0_2_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, m)
#define HWIO_MRC_2_0_2_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_2_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_3_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000625c)
#define HWIO_MRC_2_0_3_PHYS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x0000625c)
#define HWIO_MRC_2_0_3_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_3_IN          \
        in_dword(HWIO_MRC_2_0_3_ADDR)
#define HWIO_MRC_2_0_3_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, m)
#define HWIO_MRC_2_0_3_RSVD0_BMSK                                                                 0xffffffff
#define HWIO_MRC_2_0_3_RSVD0_SHFT                                                                        0x0

#define HWIO_CRYPTO_LIB_VERSION_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_PHYS                                                              (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_RMSK                                                              0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_IN          \
        in_dword(HWIO_CRYPTO_LIB_VERSION_ADDR)
#define HWIO_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO_LIB_VERSION_VERSION_BMSK                                                      0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_VERSION_SHFT                                                             0x0

#define HWIO_LCM_0_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006304)
#define HWIO_LCM_0_PHYS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006304)
#define HWIO_LCM_0_RMSK                                                                           0xffffffff
#define HWIO_LCM_0_IN          \
        in_dword(HWIO_LCM_0_ADDR)
#define HWIO_LCM_0_INM(m)      \
        in_dword_masked(HWIO_LCM_0_ADDR, m)
#define HWIO_LCM_0_DISABLE_LCM_BMSK                                                               0x80000000
#define HWIO_LCM_0_DISABLE_LCM_SHFT                                                                     0x1f
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_BMSK                                              0x40000000
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_SHFT                                                    0x1e
#define HWIO_LCM_0_DISABLE_SECURE_PHK_BMSK                                                        0x20000000
#define HWIO_LCM_0_DISABLE_SECURE_PHK_SHFT                                                              0x1d
#define HWIO_LCM_0_RSVD_BMSK                                                                      0x1fffff00
#define HWIO_LCM_0_RSVD_SHFT                                                                             0x8
#define HWIO_LCM_0_DEBUG_STATE_BMSK                                                                     0x80
#define HWIO_LCM_0_DEBUG_STATE_SHFT                                                                      0x7
#define HWIO_LCM_0_ILLEGAL_STATE_BMSK                                                                   0x40
#define HWIO_LCM_0_ILLEGAL_STATE_SHFT                                                                    0x6
#define HWIO_LCM_0_QC_EXTERNAL_BMSK                                                                     0x20
#define HWIO_LCM_0_QC_EXTERNAL_SHFT                                                                      0x5
#define HWIO_LCM_0_QC_INTERNAL_BMSK                                                                     0x10
#define HWIO_LCM_0_QC_INTERNAL_SHFT                                                                      0x4
#define HWIO_LCM_0_QC_FEAT_CONFIG_BMSK                                                                   0x8
#define HWIO_LCM_0_QC_FEAT_CONFIG_SHFT                                                                   0x3
#define HWIO_LCM_0_HW_TEST_BMSK                                                                          0x4
#define HWIO_LCM_0_HW_TEST_SHFT                                                                          0x2
#define HWIO_LCM_0_SOC_PERSO_BMSK                                                                        0x2
#define HWIO_LCM_0_SOC_PERSO_SHFT                                                                        0x1
#define HWIO_LCM_0_BLANK_BMSK                                                                            0x1
#define HWIO_LCM_0_BLANK_SHFT                                                                            0x0

#define HWIO_LCM_1_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006308)
#define HWIO_LCM_1_PHYS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006308)
#define HWIO_LCM_1_RMSK                                                                           0xffffffff
#define HWIO_LCM_1_IN          \
        in_dword(HWIO_LCM_1_ADDR)
#define HWIO_LCM_1_INM(m)      \
        in_dword_masked(HWIO_LCM_1_ADDR, m)
#define HWIO_LCM_1_LCM_DATA1_BMSK                                                                 0xffffffff
#define HWIO_LCM_1_LCM_DATA1_SHFT                                                                        0x0

#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_PHYS                                                      (SECURITY_CONTROL_CORE_REG_BASE_PHYS + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_RMSK                                                      0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN          \
        in_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR, m)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,v)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,m,v,HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_BMSK                                              0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_SHFT                                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: MSS_RMB
 *--------------------------------------------------------------------------*/

#define MSS_RMB_REG_BASE                                                   (MSS_TOP_BASE      + 0x00020000)
#define MSS_RMB_REG_BASE_SIZE                                              0x10000
#define MSS_RMB_REG_BASE_USED                                              0x3c
#define MSS_RMB_REG_BASE_PHYS                                              (MSS_TOP_BASE_PHYS + 0x00020000)

#define HWIO_MSS_RELAY_MSG_BUFFER_00_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000000)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000000)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_00_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_00_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_00_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_00_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_00_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_00_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_00_MSS_RELAY_MSG_BUFFER_00_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_00_MSS_RELAY_MSG_BUFFER_00_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_01_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000004)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000004)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_01_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_01_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_01_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_01_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_01_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_01_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_01_MSS_RELAY_MSG_BUFFER_01_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_01_MSS_RELAY_MSG_BUFFER_01_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_02_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000008)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000008)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_02_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_02_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_02_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_02_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_02_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_02_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_02_MSS_RELAY_MSG_BUFFER_02_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_02_MSS_RELAY_MSG_BUFFER_02_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_03_ADDR                                  (MSS_RMB_REG_BASE      + 0x0000000c)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x0000000c)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_03_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_03_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_03_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_03_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_03_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_03_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_03_MSS_RELAY_MSG_BUFFER_03_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_03_MSS_RELAY_MSG_BUFFER_03_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_04_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000010)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000010)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_04_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_04_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_04_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_04_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_04_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_04_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_04_MSS_RELAY_MSG_BUFFER_04_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_04_MSS_RELAY_MSG_BUFFER_04_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_05_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000014)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000014)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_05_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_05_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_05_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_05_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_05_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_05_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_05_MSS_RELAY_MSG_BUFFER_05_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_05_MSS_RELAY_MSG_BUFFER_05_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_06_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000018)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000018)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_06_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_06_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_06_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_06_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_06_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_06_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_06_MSS_RELAY_MSG_BUFFER_06_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_06_MSS_RELAY_MSG_BUFFER_06_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_07_ADDR                                  (MSS_RMB_REG_BASE      + 0x0000001c)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x0000001c)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_07_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_07_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_07_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_07_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_07_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_07_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_07_MSS_RELAY_MSG_BUFFER_07_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_07_MSS_RELAY_MSG_BUFFER_07_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_08_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000020)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000020)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_08_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_08_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_08_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_08_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_08_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_08_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_08_MSS_RELAY_MSG_BUFFER_08_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_08_MSS_RELAY_MSG_BUFFER_08_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_09_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000024)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000024)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_09_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_09_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_09_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_09_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_09_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_09_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_09_MSS_RELAY_MSG_BUFFER_09_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_09_MSS_RELAY_MSG_BUFFER_09_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_10_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000028)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000028)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_10_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_10_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_10_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_10_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_10_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_10_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_10_MSS_RELAY_MSG_BUFFER_10_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_10_MSS_RELAY_MSG_BUFFER_10_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_11_ADDR                                  (MSS_RMB_REG_BASE      + 0x0000002c)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x0000002c)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_11_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_11_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_11_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_11_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_11_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_11_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_11_MSS_RELAY_MSG_BUFFER_11_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_11_MSS_RELAY_MSG_BUFFER_11_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_12_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000030)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000030)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_12_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_12_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_12_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_12_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_12_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_12_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_12_MSS_RELAY_MSG_BUFFER_12_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_12_MSS_RELAY_MSG_BUFFER_12_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_13_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000034)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000034)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_13_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_13_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_13_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_13_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_13_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_13_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_13_MSS_RELAY_MSG_BUFFER_13_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_13_MSS_RELAY_MSG_BUFFER_13_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_14_ADDR                                  (MSS_RMB_REG_BASE      + 0x00000038)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x00000038)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_14_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_14_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_14_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_14_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_14_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_14_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_14_MSS_RELAY_MSG_BUFFER_14_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_14_MSS_RELAY_MSG_BUFFER_14_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_BUFFER_15_ADDR                                  (MSS_RMB_REG_BASE      + 0x0000003c)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_PHYS                                  (MSS_RMB_REG_BASE_PHYS + 0x0000003c)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_RMSK                                  0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_15_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_BUFFER_15_ADDR)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_BUFFER_15_ADDR, m)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_BUFFER_15_ADDR,v)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_BUFFER_15_ADDR,m,v,HWIO_MSS_RELAY_MSG_BUFFER_15_IN)
#define HWIO_MSS_RELAY_MSG_BUFFER_15_MSS_RELAY_MSG_BUFFER_15_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_BUFFER_15_MSS_RELAY_MSG_BUFFER_15_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MSS_PERPH
 *--------------------------------------------------------------------------*/

#define MSS_PERPH_REG_BASE                                                             (MSS_TOP_BASE      + 0x00180000)
#define MSS_PERPH_REG_BASE_SIZE                                                        0xf020
#define MSS_PERPH_REG_BASE_USED                                                        0xf000
#define MSS_PERPH_REG_BASE_PHYS                                                        (MSS_TOP_BASE_PHYS + 0x00180000)

#define HWIO_MSS_ENABLE_ADDR                                                           (MSS_PERPH_REG_BASE      + 0x00000000)
#define HWIO_MSS_ENABLE_PHYS                                                           (MSS_PERPH_REG_BASE_PHYS + 0x00000000)
#define HWIO_MSS_ENABLE_RMSK                                                           0x80000001
#define HWIO_MSS_ENABLE_IN          \
        in_dword(HWIO_MSS_ENABLE_ADDR)
#define HWIO_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MSS_ENABLE_ADDR, m)
#define HWIO_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_MSS_ENABLE_ADDR,v)
#define HWIO_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ENABLE_ADDR,m,v,HWIO_MSS_ENABLE_IN)
#define HWIO_MSS_ENABLE_MODEM_ARES_IN_BMSK                                             0x80000000
#define HWIO_MSS_ENABLE_MODEM_ARES_IN_SHFT                                                   0x1f
#define HWIO_MSS_ENABLE_MODEM_BMSK                                                            0x1
#define HWIO_MSS_ENABLE_MODEM_SHFT                                                            0x0

#define HWIO_MSS_CLAMP_MEM_ADDR                                                        (MSS_PERPH_REG_BASE      + 0x00000004)
#define HWIO_MSS_CLAMP_MEM_PHYS                                                        (MSS_PERPH_REG_BASE_PHYS + 0x00000004)
#define HWIO_MSS_CLAMP_MEM_RMSK                                                               0x7
#define HWIO_MSS_CLAMP_MEM_IN          \
        in_dword(HWIO_MSS_CLAMP_MEM_ADDR)
#define HWIO_MSS_CLAMP_MEM_INM(m)      \
        in_dword_masked(HWIO_MSS_CLAMP_MEM_ADDR, m)
#define HWIO_MSS_CLAMP_MEM_OUT(v)      \
        out_dword(HWIO_MSS_CLAMP_MEM_ADDR,v)
#define HWIO_MSS_CLAMP_MEM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLAMP_MEM_ADDR,m,v,HWIO_MSS_CLAMP_MEM_IN)
#define HWIO_MSS_CLAMP_MEM_SPARE_BMSK                                                         0x4
#define HWIO_MSS_CLAMP_MEM_SPARE_SHFT                                                         0x2
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_BMSK                                                   0x2
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_SHFT                                                   0x1
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_BMSK                                                      0x1
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_SHFT                                                      0x0

#define HWIO_MSS_CLAMP_IO_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00000008)
#define HWIO_MSS_CLAMP_IO_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00000008)
#define HWIO_MSS_CLAMP_IO_RMSK                                                               0xff
#define HWIO_MSS_CLAMP_IO_IN          \
        in_dword(HWIO_MSS_CLAMP_IO_ADDR)
#define HWIO_MSS_CLAMP_IO_INM(m)      \
        in_dword_masked(HWIO_MSS_CLAMP_IO_ADDR, m)
#define HWIO_MSS_CLAMP_IO_OUT(v)      \
        out_dword(HWIO_MSS_CLAMP_IO_ADDR,v)
#define HWIO_MSS_CLAMP_IO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLAMP_IO_ADDR,m,v,HWIO_MSS_CLAMP_IO_IN)
#define HWIO_MSS_CLAMP_IO_SPARE_7_BMSK                                                       0x80
#define HWIO_MSS_CLAMP_IO_SPARE_7_SHFT                                                        0x7
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_BMSK                                                   0x40
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_SHFT                                                    0x6
#define HWIO_MSS_CLAMP_IO_SPARE_5_BMSK                                                       0x20
#define HWIO_MSS_CLAMP_IO_SPARE_5_SHFT                                                        0x5
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_BMSK                                                      0x10
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_SHFT                                                       0x4
#define HWIO_MSS_CLAMP_IO_SPARE_3_BMSK                                                        0x8
#define HWIO_MSS_CLAMP_IO_SPARE_3_SHFT                                                        0x3
#define HWIO_MSS_CLAMP_IO_COM_COMP_BMSK                                                       0x4
#define HWIO_MSS_CLAMP_IO_COM_COMP_SHFT                                                       0x2
#define HWIO_MSS_CLAMP_IO_NC_HM_BMSK                                                          0x2
#define HWIO_MSS_CLAMP_IO_NC_HM_SHFT                                                          0x1
#define HWIO_MSS_CLAMP_IO_MODEM_BMSK                                                          0x1
#define HWIO_MSS_CLAMP_IO_MODEM_SHFT                                                          0x0

#define HWIO_MSS_BUS_AHB2AHB_CFG_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x0000000c)
#define HWIO_MSS_BUS_AHB2AHB_CFG_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x0000000c)
#define HWIO_MSS_BUS_AHB2AHB_CFG_RMSK                                                         0x3
#define HWIO_MSS_BUS_AHB2AHB_CFG_IN          \
        in_dword(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR)
#define HWIO_MSS_BUS_AHB2AHB_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR, m)
#define HWIO_MSS_BUS_AHB2AHB_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR,v)
#define HWIO_MSS_BUS_AHB2AHB_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR,m,v,HWIO_MSS_BUS_AHB2AHB_CFG_IN)
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_BMSK                                     0x2
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_SHFT                                     0x1
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_BMSK                                         0x1
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_SHFT                                         0x0

#define HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR                                                 (MSS_PERPH_REG_BASE      + 0x00000010)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_PHYS                                                 (MSS_PERPH_REG_BASE_PHYS + 0x00000010)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_RMSK                                                       0x3f
#define HWIO_MSS_BUS_MAXI2AXI_CFG_IN          \
        in_dword(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR, m)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR,v)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR,m,v,HWIO_MSS_BUS_MAXI2AXI_CFG_IN)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_Q6_AREQPRIORITY_BMSK                                 0x30
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_Q6_AREQPRIORITY_SHFT                                  0x4
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_NAV_AREQPRIORITY_BMSK                                 0xc
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_NAV_AREQPRIORITY_SHFT                                 0x2
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_CRYPTO_AREQPRIORITY_BMSK                              0x3
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_CRYPTO_AREQPRIORITY_SHFT                              0x0

#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000014)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000014)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_RMSK                                                    0xff
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_IN          \
        in_dword(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_INM(m)      \
        in_dword_masked(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR, m)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_OUT(v)      \
        out_dword(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR,v)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR,m,v,HWIO_MSS_CUSTOM_MEM_ARRSTBYN_IN)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_BMSK                                                0xff
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_SHFT                                                 0x0

#define HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR                                               (MSS_PERPH_REG_BASE      + 0x00000018)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x00000018)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_RMSK                                                      0x3
#define HWIO_MSS_ANALOG_IP_TEST_CTL_IN          \
        in_dword(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR, m)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR,v)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR,m,v,HWIO_MSS_ANALOG_IP_TEST_CTL_IN)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_IQDATA_EN_BMSK                                   0x2
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_IQDATA_EN_SHFT                                   0x1
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_Y1Y2_EN_BMSK                                     0x1
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_Y1Y2_EN_SHFT                                     0x0

#define HWIO_MSS_ATB_ID_ADDR                                                           (MSS_PERPH_REG_BASE      + 0x0000001c)
#define HWIO_MSS_ATB_ID_PHYS                                                           (MSS_PERPH_REG_BASE_PHYS + 0x0000001c)
#define HWIO_MSS_ATB_ID_RMSK                                                                 0x7f
#define HWIO_MSS_ATB_ID_IN          \
        in_dword(HWIO_MSS_ATB_ID_ADDR)
#define HWIO_MSS_ATB_ID_INM(m)      \
        in_dword_masked(HWIO_MSS_ATB_ID_ADDR, m)
#define HWIO_MSS_ATB_ID_OUT(v)      \
        out_dword(HWIO_MSS_ATB_ID_ADDR,v)
#define HWIO_MSS_ATB_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ATB_ID_ADDR,m,v,HWIO_MSS_ATB_ID_IN)
#define HWIO_MSS_ATB_ID_ATB_ID_BMSK                                                          0x7f
#define HWIO_MSS_ATB_ID_ATB_ID_SHFT                                                           0x0

#define HWIO_MSS_DBG_BUS_CTL_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00000020)
#define HWIO_MSS_DBG_BUS_CTL_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00000020)
#define HWIO_MSS_DBG_BUS_CTL_RMSK                                                         0x7ffff
#define HWIO_MSS_DBG_BUS_CTL_IN          \
        in_dword(HWIO_MSS_DBG_BUS_CTL_ADDR)
#define HWIO_MSS_DBG_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DBG_BUS_CTL_ADDR, m)
#define HWIO_MSS_DBG_BUS_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DBG_BUS_CTL_ADDR,v)
#define HWIO_MSS_DBG_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DBG_BUS_CTL_ADDR,m,v,HWIO_MSS_DBG_BUS_CTL_IN)
#define HWIO_MSS_DBG_BUS_CTL_BRIC_AXI2AXI_NAV_SEL_BMSK                                    0x70000
#define HWIO_MSS_DBG_BUS_CTL_BRIC_AXI2AXI_NAV_SEL_SHFT                                       0x10
#define HWIO_MSS_DBG_BUS_CTL_AHB2AXI_NAV_SEL_BMSK                                          0xe000
#define HWIO_MSS_DBG_BUS_CTL_AHB2AXI_NAV_SEL_SHFT                                             0xd
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_NAV_CONFIG_SEL_BMSK                                   0x1800
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_NAV_CONFIG_SEL_SHFT                                      0xb
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_SEL_BMSK                                               0x600
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_SEL_SHFT                                                 0x9
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_BMSK                                       0x1e0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_SHFT                                         0x5
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_HM_SEL_BMSK                                      0x1c
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_HM_SEL_SHFT                                       0x2
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_BMSK                                        0x3
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_SHFT                                        0x0

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00000024)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_PHYS                                            (MSS_PERPH_REG_BASE_PHYS + 0x00000024)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_RMSK                                                   0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_IN          \
        in_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR, m)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_OUT(v)      \
        out_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR,v)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR,m,v,HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_IN)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_BMSK                                                0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_SHFT                                                0x0

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR                                        (MSS_PERPH_REG_BASE      + 0x00000028)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_PHYS                                        (MSS_PERPH_REG_BASE_PHYS + 0x00000028)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_RMSK                                               0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_IN          \
        in_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR, m)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_STATUS_BMSK                                        0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_STATUS_SHFT                                        0x0

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x0000002c)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x0000002c)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_RMSK                                                  0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_ADDR,v)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_CMD_BMSK                                              0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_CMD_SHFT                                              0x0

#define HWIO_MSS_BUS_CTL_CFG_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00000030)
#define HWIO_MSS_BUS_CTL_CFG_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00000030)
#define HWIO_MSS_BUS_CTL_CFG_RMSK                                                             0x1
#define HWIO_MSS_BUS_CTL_CFG_IN          \
        in_dword(HWIO_MSS_BUS_CTL_CFG_ADDR)
#define HWIO_MSS_BUS_CTL_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CTL_CFG_ADDR, m)
#define HWIO_MSS_BUS_CTL_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CTL_CFG_ADDR,v)
#define HWIO_MSS_BUS_CTL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CTL_CFG_ADDR,m,v,HWIO_MSS_BUS_CTL_CFG_IN)
#define HWIO_MSS_BUS_CTL_CFG_Q6_FORCE_UNBUFFERED_BMSK                                         0x1
#define HWIO_MSS_BUS_CTL_CFG_Q6_FORCE_UNBUFFERED_SHFT                                         0x0

#define HWIO_MSS_MSA_ADDR                                                              (MSS_PERPH_REG_BASE      + 0x00000058)
#define HWIO_MSS_MSA_PHYS                                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000058)
#define HWIO_MSS_MSA_RMSK                                                                     0x7
#define HWIO_MSS_MSA_IN          \
        in_dword(HWIO_MSS_MSA_ADDR)
#define HWIO_MSS_MSA_INM(m)      \
        in_dword_masked(HWIO_MSS_MSA_ADDR, m)
#define HWIO_MSS_MSA_OUT(v)      \
        out_dword(HWIO_MSS_MSA_ADDR,v)
#define HWIO_MSS_MSA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MSA_ADDR,m,v,HWIO_MSS_MSA_IN)
#define HWIO_MSS_MSA_FORCE_Q6_MSA_BMSK                                                        0x4
#define HWIO_MSS_MSA_FORCE_Q6_MSA_SHFT                                                        0x2
#define HWIO_MSS_MSA_MBA_OK_BMSK                                                              0x2
#define HWIO_MSS_MSA_MBA_OK_SHFT                                                              0x1
#define HWIO_MSS_MSA_CONFIG_LOCK_BMSK                                                         0x1
#define HWIO_MSS_MSA_CONFIG_LOCK_SHFT                                                         0x0

#define HWIO_MSS_HW_VERSION_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x0000005c)
#define HWIO_MSS_HW_VERSION_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x0000005c)
#define HWIO_MSS_HW_VERSION_RMSK                                                       0xffffffff
#define HWIO_MSS_HW_VERSION_IN          \
        in_dword(HWIO_MSS_HW_VERSION_ADDR)
#define HWIO_MSS_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MSS_HW_VERSION_ADDR, m)
#define HWIO_MSS_HW_VERSION_MAJOR_BMSK                                                 0xf0000000
#define HWIO_MSS_HW_VERSION_MAJOR_SHFT                                                       0x1c
#define HWIO_MSS_HW_VERSION_MINOR_BMSK                                                  0xfff0000
#define HWIO_MSS_HW_VERSION_MINOR_SHFT                                                       0x10
#define HWIO_MSS_HW_VERSION_STEP_BMSK                                                      0xffff
#define HWIO_MSS_HW_VERSION_STEP_SHFT                                                         0x0

#define HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR                                               (MSS_PERPH_REG_BASE      + 0x00000060)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x00000060)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_RMSK                                                  0x20300
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_IN          \
        in_dword(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR, m)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR,v)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR,m,v,HWIO_MSS_MODEM_MEM_SLP_CNTL_IN)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_MODEM_NR_SLP_NRET_N_BMSK                              0x20000
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_MODEM_NR_SLP_NRET_N_SHFT                                 0x11
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_NRET_N_BMSK                                     0x200
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_NRET_N_SHFT                                       0x9
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_RET_N_BMSK                                      0x100
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_RET_N_SHFT                                        0x8

#define HWIO_MSS_CLOCK_SPDM_MON_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00000064)
#define HWIO_MSS_CLOCK_SPDM_MON_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00000064)
#define HWIO_MSS_CLOCK_SPDM_MON_RMSK                                                          0x3
#define HWIO_MSS_CLOCK_SPDM_MON_IN          \
        in_dword(HWIO_MSS_CLOCK_SPDM_MON_ADDR)
#define HWIO_MSS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_MSS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_MSS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_MSS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_MSS_CLOCK_SPDM_MON_IN)
#define HWIO_MSS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                                             0x2
#define HWIO_MSS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                                             0x1
#define HWIO_MSS_CLOCK_SPDM_MON_BUS_MON_CLKEN_BMSK                                            0x1
#define HWIO_MSS_CLOCK_SPDM_MON_BUS_MON_CLKEN_SHFT                                            0x0

#define HWIO_MSS_DEBUG_CLOCK_CTL_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x00000078)
#define HWIO_MSS_DEBUG_CLOCK_CTL_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x00000078)
#define HWIO_MSS_DEBUG_CLOCK_CTL_RMSK                                                        0x3f
#define HWIO_MSS_DEBUG_CLOCK_CTL_IN          \
        in_dword(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR)
#define HWIO_MSS_DEBUG_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR, m)
#define HWIO_MSS_DEBUG_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR,v)
#define HWIO_MSS_DEBUG_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR,m,v,HWIO_MSS_DEBUG_CLOCK_CTL_IN)
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_MUX_SEL_BMSK                                            0x20
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_MUX_SEL_SHFT                                             0x5
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL5_MUX_SEL_BMSK                                     0x10
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL5_MUX_SEL_SHFT                                      0x4
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL4_MUX_SEL_BMSK                                      0x8
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL4_MUX_SEL_SHFT                                      0x3
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL3_MUX_SEL_BMSK                                      0x4
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL3_MUX_SEL_SHFT                                      0x2
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL2_MUX_SEL_BMSK                                      0x2
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL2_MUX_SEL_SHFT                                      0x1
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL1_MUX_SEL_BMSK                                      0x1
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL1_MUX_SEL_SHFT                                      0x0

#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x0000007c)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x0000007c)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_RMSK                                                  0x3
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_IN          \
        in_dword(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_IN)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_PLLTEST_BMSK                                          0x2
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_PLLTEST_SHFT                                          0x1
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_EXT_CLOCK_MUX_SEL_BMSK                                0x1
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_EXT_CLOCK_MUX_SEL_SHFT                                0x0

#define HWIO_MSS_BBRX_CTL_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00000094)
#define HWIO_MSS_BBRX_CTL_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00000094)
#define HWIO_MSS_BBRX_CTL_RMSK                                                                0x3
#define HWIO_MSS_BBRX_CTL_IN          \
        in_dword(HWIO_MSS_BBRX_CTL_ADDR)
#define HWIO_MSS_BBRX_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX_CTL_ADDR, m)
#define HWIO_MSS_BBRX_CTL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX_CTL_ADDR,v)
#define HWIO_MSS_BBRX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX_CTL_ADDR,m,v,HWIO_MSS_BBRX_CTL_IN)
#define HWIO_MSS_BBRX_CTL_BBRX_HS_TEST_MUX_CTL_BMSK                                           0x3
#define HWIO_MSS_BBRX_CTL_BBRX_HS_TEST_MUX_CTL_SHFT                                           0x0

#define HWIO_MSS_DEBUG_CTL_ADDR                                                        (MSS_PERPH_REG_BASE      + 0x00000098)
#define HWIO_MSS_DEBUG_CTL_PHYS                                                        (MSS_PERPH_REG_BASE_PHYS + 0x00000098)
#define HWIO_MSS_DEBUG_CTL_RMSK                                                               0x7
#define HWIO_MSS_DEBUG_CTL_IN          \
        in_dword(HWIO_MSS_DEBUG_CTL_ADDR)
#define HWIO_MSS_DEBUG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DEBUG_CTL_ADDR, m)
#define HWIO_MSS_DEBUG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DEBUG_CTL_ADDR,v)
#define HWIO_MSS_DEBUG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DEBUG_CTL_ADDR,m,v,HWIO_MSS_DEBUG_CTL_IN)
#define HWIO_MSS_DEBUG_CTL_DAC_DISABLE_ON_Q6_DBG_BMSK                                         0x4
#define HWIO_MSS_DEBUG_CTL_DAC_DISABLE_ON_Q6_DBG_SHFT                                         0x2
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_DBG_BMSK                                           0x2
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_DBG_SHFT                                           0x1
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_WDOG_BMSK                                          0x1
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_WDOG_SHFT                                          0x0

#define HWIO_MSS_POWER_ADDR                                                            (MSS_PERPH_REG_BASE      + 0x0000009c)
#define HWIO_MSS_POWER_PHYS                                                            (MSS_PERPH_REG_BASE_PHYS + 0x0000009c)
#define HWIO_MSS_POWER_RMSK                                                            0xffffffff
#define HWIO_MSS_POWER_IN          \
        in_dword(HWIO_MSS_POWER_ADDR)
#define HWIO_MSS_POWER_INM(m)      \
        in_dword_masked(HWIO_MSS_POWER_ADDR, m)
#define HWIO_MSS_POWER_OUT(v)      \
        out_dword(HWIO_MSS_POWER_ADDR,v)
#define HWIO_MSS_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_POWER_ADDR,m,v,HWIO_MSS_POWER_IN)
#define HWIO_MSS_POWER_RESERVE_31_17_BMSK                                              0xfffe0000
#define HWIO_MSS_POWER_RESERVE_31_17_SHFT                                                    0x11
#define HWIO_MSS_POWER_BHS_ON_ST_BMSK                                                     0x10000
#define HWIO_MSS_POWER_BHS_ON_ST_SHFT                                                        0x10
#define HWIO_MSS_POWER_RESERVE_15_1_BMSK                                                   0xfffe
#define HWIO_MSS_POWER_RESERVE_15_1_SHFT                                                      0x1
#define HWIO_MSS_POWER_BHS_ON_BMSK                                                            0x1
#define HWIO_MSS_POWER_BHS_ON_SHFT                                                            0x0

#define HWIO_MSS_MSA_NC_HM_ADDR                                                        (MSS_PERPH_REG_BASE      + 0x000000a0)
#define HWIO_MSS_MSA_NC_HM_PHYS                                                        (MSS_PERPH_REG_BASE_PHYS + 0x000000a0)
#define HWIO_MSS_MSA_NC_HM_RMSK                                                        0xffffffff
#define HWIO_MSS_MSA_NC_HM_IN          \
        in_dword(HWIO_MSS_MSA_NC_HM_ADDR)
#define HWIO_MSS_MSA_NC_HM_INM(m)      \
        in_dword_masked(HWIO_MSS_MSA_NC_HM_ADDR, m)
#define HWIO_MSS_MSA_NC_HM_OUT(v)      \
        out_dword(HWIO_MSS_MSA_NC_HM_ADDR,v)
#define HWIO_MSS_MSA_NC_HM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MSA_NC_HM_ADDR,m,v,HWIO_MSS_MSA_NC_HM_IN)
#define HWIO_MSS_MSA_NC_HM_RESERVE_31_9_BMSK                                           0xfffffe00
#define HWIO_MSS_MSA_NC_HM_RESERVE_31_9_SHFT                                                  0x9
#define HWIO_MSS_MSA_NC_HM_NAV_BMSK                                                         0x100
#define HWIO_MSS_MSA_NC_HM_NAV_SHFT                                                           0x8
#define HWIO_MSS_MSA_NC_HM_RESERVE_7_4_BMSK                                                  0xf0
#define HWIO_MSS_MSA_NC_HM_RESERVE_7_4_SHFT                                                   0x4
#define HWIO_MSS_MSA_NC_HM_CRYPTO_BMSK                                                        0xf
#define HWIO_MSS_MSA_NC_HM_CRYPTO_SHFT                                                        0x0

#define HWIO_MSS_CXM_ADDR                                                              (MSS_PERPH_REG_BASE      + 0x000000a4)
#define HWIO_MSS_CXM_PHYS                                                              (MSS_PERPH_REG_BASE_PHYS + 0x000000a4)
#define HWIO_MSS_CXM_RMSK                                                              0xffffffff
#define HWIO_MSS_CXM_IN          \
        in_dword(HWIO_MSS_CXM_ADDR)
#define HWIO_MSS_CXM_INM(m)      \
        in_dword_masked(HWIO_MSS_CXM_ADDR, m)
#define HWIO_MSS_CXM_OUT(v)      \
        out_dword(HWIO_MSS_CXM_ADDR,v)
#define HWIO_MSS_CXM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CXM_ADDR,m,v,HWIO_MSS_CXM_IN)
#define HWIO_MSS_CXM_RESERVE_31_12_BMSK                                                0xfffff000
#define HWIO_MSS_CXM_RESERVE_31_12_SHFT                                                       0xc
#define HWIO_MSS_CXM_USE_EXTERNAL_WLAN_BMSK                                                 0x800
#define HWIO_MSS_CXM_USE_EXTERNAL_WLAN_SHFT                                                   0xb
#define HWIO_MSS_CXM_BT_TX_ACT_LST_SUBFRM_BMSK                                              0x400
#define HWIO_MSS_CXM_BT_TX_ACT_LST_SUBFRM_SHFT                                                0xa
#define HWIO_MSS_CXM_WLAN_TX_ACT_LST_SUBFRM_BMSK                                            0x200
#define HWIO_MSS_CXM_WLAN_TX_ACT_LST_SUBFRM_SHFT                                              0x9
#define HWIO_MSS_CXM_BT_TX_S_WAN_BMSK                                                       0x100
#define HWIO_MSS_CXM_BT_TX_S_WAN_SHFT                                                         0x8
#define HWIO_MSS_CXM_WLAN_TX_S_WAN_BMSK                                                      0x80
#define HWIO_MSS_CXM_WLAN_TX_S_WAN_SHFT                                                       0x7
#define HWIO_MSS_CXM_BT_TX_REGISTERED_BMSK                                                   0x40
#define HWIO_MSS_CXM_BT_TX_REGISTERED_SHFT                                                    0x6
#define HWIO_MSS_CXM_WLAN_TX_REGISTERED_BMSK                                                 0x20
#define HWIO_MSS_CXM_WLAN_TX_REGISTERED_SHFT                                                  0x5
#define HWIO_MSS_CXM_WLAN_TX_STICKY_BMSK                                                     0x10
#define HWIO_MSS_CXM_WLAN_TX_STICKY_SHFT                                                      0x4
#define HWIO_MSS_CXM_WLAN_TX_STICKY_CLR_BMSK                                                  0x8
#define HWIO_MSS_CXM_WLAN_TX_STICKY_CLR_SHFT                                                  0x3
#define HWIO_MSS_CXM_CXM_WAKEUP_CLR_BMSK                                                      0x4
#define HWIO_MSS_CXM_CXM_WAKEUP_CLR_SHFT                                                      0x2
#define HWIO_MSS_CXM_BT_TX_ON_BLANKING_EN_BMSK                                                0x2
#define HWIO_MSS_CXM_BT_TX_ON_BLANKING_EN_SHFT                                                0x1
#define HWIO_MSS_CXM_WLAN_TX_ON_BLANKING_EN_BMSK                                              0x1
#define HWIO_MSS_CXM_WLAN_TX_ON_BLANKING_EN_SHFT                                              0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000400)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000400)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_00_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_00_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RELAY_MSG_SHADOW_DATA_00_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RELAY_MSG_SHADOW_DATA_00_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000404)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000404)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_01_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_01_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RELAY_MSG_SHADOW_DATA_01_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RELAY_MSG_SHADOW_DATA_01_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000408)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000408)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_02_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_02_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RELAY_MSG_SHADOW_DATA_02_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RELAY_MSG_SHADOW_DATA_02_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR                                              (MSS_PERPH_REG_BASE      + 0x0000040c)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x0000040c)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_03_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_03_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RELAY_MSG_SHADOW_DATA_03_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RELAY_MSG_SHADOW_DATA_03_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000410)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000410)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_04_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_04_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RELAY_MSG_SHADOW_DATA_04_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RELAY_MSG_SHADOW_DATA_04_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000414)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000414)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_05_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_05_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RELAY_MSG_SHADOW_DATA_05_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RELAY_MSG_SHADOW_DATA_05_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000418)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000418)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_06_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_06_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RELAY_MSG_SHADOW_DATA_06_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RELAY_MSG_SHADOW_DATA_06_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR                                              (MSS_PERPH_REG_BASE      + 0x0000041c)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x0000041c)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_07_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_07_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RELAY_MSG_SHADOW_DATA_07_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RELAY_MSG_SHADOW_DATA_07_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000420)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000420)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_08_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_08_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RELAY_MSG_SHADOW_DATA_08_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RELAY_MSG_SHADOW_DATA_08_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000424)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000424)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_09_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_09_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RELAY_MSG_SHADOW_DATA_09_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RELAY_MSG_SHADOW_DATA_09_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000428)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000428)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_10_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_10_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RELAY_MSG_SHADOW_DATA_10_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RELAY_MSG_SHADOW_DATA_10_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR                                              (MSS_PERPH_REG_BASE      + 0x0000042c)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x0000042c)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_11_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_11_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RELAY_MSG_SHADOW_DATA_11_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RELAY_MSG_SHADOW_DATA_11_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000430)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000430)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_12_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_12_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RELAY_MSG_SHADOW_DATA_12_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RELAY_MSG_SHADOW_DATA_12_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000434)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000434)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_13_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_13_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RELAY_MSG_SHADOW_DATA_13_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RELAY_MSG_SHADOW_DATA_13_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000438)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x00000438)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_14_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_14_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RELAY_MSG_SHADOW_DATA_14_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RELAY_MSG_SHADOW_DATA_14_SHFT                            0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR                                              (MSS_PERPH_REG_BASE      + 0x0000043c)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x0000043c)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RMSK                                              0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_15_IN          \
        in_dword(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_15_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RELAY_MSG_SHADOW_DATA_15_BMSK                     0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RELAY_MSG_SHADOW_DATA_15_SHFT                            0x0

#define HWIO_MSS_MPLL1_MODE_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x00001020)
#define HWIO_MSS_MPLL1_MODE_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x00001020)
#define HWIO_MSS_MPLL1_MODE_RMSK                                                         0x3fffff
#define HWIO_MSS_MPLL1_MODE_IN          \
        in_dword(HWIO_MSS_MPLL1_MODE_ADDR)
#define HWIO_MSS_MPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_MODE_ADDR, m)
#define HWIO_MSS_MPLL1_MODE_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_MODE_ADDR,v)
#define HWIO_MSS_MPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_MODE_ADDR,m,v,HWIO_MSS_MPLL1_MODE_IN)
#define HWIO_MSS_MPLL1_MODE_RESERVE_21_4_BMSK                                            0x3ffff0
#define HWIO_MSS_MPLL1_MODE_RESERVE_21_4_SHFT                                                 0x4
#define HWIO_MSS_MPLL1_MODE_PLL_PLLTEST_BMSK                                                  0x8
#define HWIO_MSS_MPLL1_MODE_PLL_PLLTEST_SHFT                                                  0x3
#define HWIO_MSS_MPLL1_MODE_PLL_RESET_N_BMSK                                                  0x4
#define HWIO_MSS_MPLL1_MODE_PLL_RESET_N_SHFT                                                  0x2
#define HWIO_MSS_MPLL1_MODE_PLL_BYPASSNL_BMSK                                                 0x2
#define HWIO_MSS_MPLL1_MODE_PLL_BYPASSNL_SHFT                                                 0x1
#define HWIO_MSS_MPLL1_MODE_PLL_OUTCTRL_BMSK                                                  0x1
#define HWIO_MSS_MPLL1_MODE_PLL_OUTCTRL_SHFT                                                  0x0

#define HWIO_MSS_MPLL1_L_VAL_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00001024)
#define HWIO_MSS_MPLL1_L_VAL_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00001024)
#define HWIO_MSS_MPLL1_L_VAL_RMSK                                                            0x7f
#define HWIO_MSS_MPLL1_L_VAL_IN          \
        in_dword(HWIO_MSS_MPLL1_L_VAL_ADDR)
#define HWIO_MSS_MPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_L_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_L_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_L_VAL_ADDR,m,v,HWIO_MSS_MPLL1_L_VAL_IN)
#define HWIO_MSS_MPLL1_L_VAL_PLL_L_BMSK                                                      0x7f
#define HWIO_MSS_MPLL1_L_VAL_PLL_L_SHFT                                                       0x0

#define HWIO_MSS_MPLL1_M_VAL_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00001028)
#define HWIO_MSS_MPLL1_M_VAL_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00001028)
#define HWIO_MSS_MPLL1_M_VAL_RMSK                                                         0x7ffff
#define HWIO_MSS_MPLL1_M_VAL_IN          \
        in_dword(HWIO_MSS_MPLL1_M_VAL_ADDR)
#define HWIO_MSS_MPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_M_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_M_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_M_VAL_ADDR,m,v,HWIO_MSS_MPLL1_M_VAL_IN)
#define HWIO_MSS_MPLL1_M_VAL_PLL_M_BMSK                                                   0x7ffff
#define HWIO_MSS_MPLL1_M_VAL_PLL_M_SHFT                                                       0x0

#define HWIO_MSS_MPLL1_N_VAL_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x0000102c)
#define HWIO_MSS_MPLL1_N_VAL_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x0000102c)
#define HWIO_MSS_MPLL1_N_VAL_RMSK                                                         0x7ffff
#define HWIO_MSS_MPLL1_N_VAL_IN          \
        in_dword(HWIO_MSS_MPLL1_N_VAL_ADDR)
#define HWIO_MSS_MPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_N_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_N_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_N_VAL_ADDR,m,v,HWIO_MSS_MPLL1_N_VAL_IN)
#define HWIO_MSS_MPLL1_N_VAL_PLL_N_BMSK                                                   0x7ffff
#define HWIO_MSS_MPLL1_N_VAL_PLL_N_SHFT                                                       0x0

#define HWIO_MSS_MPLL1_USER_CTL_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00001030)
#define HWIO_MSS_MPLL1_USER_CTL_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00001030)
#define HWIO_MSS_MPLL1_USER_CTL_RMSK                                                   0xffffffff
#define HWIO_MSS_MPLL1_USER_CTL_IN          \
        in_dword(HWIO_MSS_MPLL1_USER_CTL_ADDR)
#define HWIO_MSS_MPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_USER_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_USER_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_USER_CTL_ADDR,m,v,HWIO_MSS_MPLL1_USER_CTL_IN)
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_31_30_BMSK                                0xc0000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_31_30_SHFT                                      0x1e
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_29_28_BMSK                                0x30000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_29_28_SHFT                                      0x1c
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_27_25_BMSK                                 0xe000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_27_25_SHFT                                      0x19
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_BMSK                                              0x1000000
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_SHFT                                                   0x18
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_23_13_BMSK                                  0xffe000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_23_13_SHFT                                       0xd
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_BMSK                                            0x1000
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_SHFT                                               0xc
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_11_10_BMSK                                     0xc00
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_11_10_SHFT                                       0xa
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_BMSK                                            0x300
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_SHFT                                              0x8
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_BMSK                                              0x80
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_SHFT                                               0x7
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BIT_6_5_BMSK                                         0x60
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BIT_6_5_SHFT                                          0x5
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_BMSK                                               0x10
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_SHFT                                                0x4
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_BMSK                                               0x8
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_SHFT                                               0x3
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_BMSK                                                0x4
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_SHFT                                                0x2
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_BMSK                                                 0x2
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_SHFT                                                 0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_BMSK                                                0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_SHFT                                                0x0

#define HWIO_MSS_MPLL1_CONFIG_CTL_ADDR                                                 (MSS_PERPH_REG_BASE      + 0x00001034)
#define HWIO_MSS_MPLL1_CONFIG_CTL_PHYS                                                 (MSS_PERPH_REG_BASE_PHYS + 0x00001034)
#define HWIO_MSS_MPLL1_CONFIG_CTL_RMSK                                                 0xffffffff
#define HWIO_MSS_MPLL1_CONFIG_CTL_IN          \
        in_dword(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR)
#define HWIO_MSS_MPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR,m,v,HWIO_MSS_MPLL1_CONFIG_CTL_IN)
#define HWIO_MSS_MPLL1_CONFIG_CTL_FRAC_N_MODE_CTL_BMSK                                 0x80000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_FRAC_N_MODE_CTL_SHFT                                       0x1f
#define HWIO_MSS_MPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                     0x60000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                           0x1d
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_28_BMSK                                      0x10000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_28_SHFT                                            0x1c
#define HWIO_MSS_MPLL1_CONFIG_CTL_OVER_VOLTAGE_DET_CFG_BMSK                             0xc000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_OVER_VOLTAGE_DET_CFG_SHFT                                  0x1a
#define HWIO_MSS_MPLL1_CONFIG_CTL_OVER_VOLTAGE_DET_COUNTER_DIS_BMSK                     0x2000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_OVER_VOLTAGE_DET_COUNTER_DIS_SHFT                          0x19
#define HWIO_MSS_MPLL1_CONFIG_CTL_MASH11_FRAC_N_MODE_CTL_BMSK                           0x1000000
#define HWIO_MSS_MPLL1_CONFIG_CTL_MASH11_FRAC_N_MODE_CTL_SHFT                                0x18
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_23_BMSK                                        0x800000
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_23_SHFT                                            0x17
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_22_19_BMSK                                     0x780000
#define HWIO_MSS_MPLL1_CONFIG_CTL_RESERVE_22_19_SHFT                                         0x13
#define HWIO_MSS_MPLL1_CONFIG_CTL_FILTER_TIMING_CFG_BMSK                                  0x40000
#define HWIO_MSS_MPLL1_CONFIG_CTL_FILTER_TIMING_CFG_SHFT                                     0x12
#define HWIO_MSS_MPLL1_CONFIG_CTL_DOUBLE_SAMPLE_FILTER_EN_BMSK                            0x20000
#define HWIO_MSS_MPLL1_CONFIG_CTL_DOUBLE_SAMPLE_FILTER_EN_SHFT                               0x11
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUTPUT_VOLT_SETTING_BMSK                                0x18000
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUTPUT_VOLT_SETTING_SHFT                                    0xf
#define HWIO_MSS_MPLL1_CONFIG_CTL_ISEED_GATE_EN_BMSK                                       0x4000
#define HWIO_MSS_MPLL1_CONFIG_CTL_ISEED_GATE_EN_SHFT                                          0xe
#define HWIO_MSS_MPLL1_CONFIG_CTL_VCO_DECAP_DIS_BMSK                                       0x2000
#define HWIO_MSS_MPLL1_CONFIG_CTL_VCO_DECAP_DIS_SHFT                                          0xd
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE1_REGULATOR_BYPASS_BMSK                             0x1000
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE1_REGULATOR_BYPASS_SHFT                                0xc
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE2_IREG_DIV_BMSK                                      0xc00
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE2_IREG_DIV_SHFT                                        0xa
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE2_OVER_VOLTAGE_DET_CFG_BMSK                          0x300
#define HWIO_MSS_MPLL1_CONFIG_CTL_STAGE2_OVER_VOLTAGE_DET_CFG_SHFT                            0x8
#define HWIO_MSS_MPLL1_CONFIG_CTL_FILTER_PHASE_OFFSET_CFG_BMSK                               0xc0
#define HWIO_MSS_MPLL1_CONFIG_CTL_FILTER_PHASE_OFFSET_CFG_SHFT                                0x6
#define HWIO_MSS_MPLL1_CONFIG_CTL_ISEED_CTRL_CFG_BMSK                                        0x30
#define HWIO_MSS_MPLL1_CONFIG_CTL_ISEED_CTRL_CFG_SHFT                                         0x4
#define HWIO_MSS_MPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                0xc
#define HWIO_MSS_MPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                0x2
#define HWIO_MSS_MPLL1_CONFIG_CTL_REF_PATH_DELAY_BMSK                                         0x3
#define HWIO_MSS_MPLL1_CONFIG_CTL_REF_PATH_DELAY_SHFT                                         0x0

#define HWIO_MSS_MPLL1_TEST_CTL_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00001038)
#define HWIO_MSS_MPLL1_TEST_CTL_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00001038)
#define HWIO_MSS_MPLL1_TEST_CTL_RMSK                                                   0xffffffff
#define HWIO_MSS_MPLL1_TEST_CTL_IN          \
        in_dword(HWIO_MSS_MPLL1_TEST_CTL_ADDR)
#define HWIO_MSS_MPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_TEST_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_TEST_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_TEST_CTL_ADDR,m,v,HWIO_MSS_MPLL1_TEST_CTL_IN)
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_31_23_BMSK                                     0xff800000
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_31_23_SHFT                                           0x17
#define HWIO_MSS_MPLL1_TEST_CTL_NOISE_GEN_RES_MAX_I_BMSK                                 0x700000
#define HWIO_MSS_MPLL1_TEST_CTL_NOISE_GEN_RES_MAX_I_SHFT                                     0x14
#define HWIO_MSS_MPLL1_TEST_CTL_NOISE_GEN_EN_BMSK                                         0x80000
#define HWIO_MSS_MPLL1_TEST_CTL_NOISE_GEN_EN_SHFT                                            0x13
#define HWIO_MSS_MPLL1_TEST_CTL_OSC_DRIVER_EN_BMSK                                        0x60000
#define HWIO_MSS_MPLL1_TEST_CTL_OSC_DRIVER_EN_SHFT                                           0x11
#define HWIO_MSS_MPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                   0x10000
#define HWIO_MSS_MPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                      0x10
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_15_BMSK                                            0x8000
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_15_SHFT                                               0xf
#define HWIO_MSS_MPLL1_TEST_CTL_EARLY_DIV2_EN_BMSK                                         0x4000
#define HWIO_MSS_MPLL1_TEST_CTL_EARLY_DIV2_EN_SHFT                                            0xe
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                           0x2000
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                              0xd
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_BMSK                                             0x1000
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_SHFT                                                0xc
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_11_8_BMSK                                           0xf00
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_11_8_SHFT                                             0x8
#define HWIO_MSS_MPLL1_TEST_CTL_PLLOUT_HV_EN_BMSK                                            0x80
#define HWIO_MSS_MPLL1_TEST_CTL_PLLOUT_HV_EN_SHFT                                             0x7
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_BMSK                                              0x40
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_SHFT                                               0x6
#define HWIO_MSS_MPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                             0x20
#define HWIO_MSS_MPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                              0x5
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_BMSK                                              0x10
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_SHFT                                               0x4
#define HWIO_MSS_MPLL1_TEST_CTL_FILTER_TESTAMP_EN_BMSK                                        0x8
#define HWIO_MSS_MPLL1_TEST_CTL_FILTER_TESTAMP_EN_SHFT                                        0x3
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EXT_VOLT_FORCE_EN_BMSK                                 0x4
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EXT_VOLT_FORCE_EN_SHFT                                 0x2
#define HWIO_MSS_MPLL1_TEST_CTL_VINT_TESTAMP_ATEST0_BMSK                                      0x2
#define HWIO_MSS_MPLL1_TEST_CTL_VINT_TESTAMP_ATEST0_SHFT                                      0x1
#define HWIO_MSS_MPLL1_TEST_CTL_VREG_TESTAMP_ATEST0_BMSK                                      0x1
#define HWIO_MSS_MPLL1_TEST_CTL_VREG_TESTAMP_ATEST0_SHFT                                      0x0

#define HWIO_MSS_MPLL1_STATUS_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x0000103c)
#define HWIO_MSS_MPLL1_STATUS_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x0000103c)
#define HWIO_MSS_MPLL1_STATUS_RMSK                                                        0x3ffff
#define HWIO_MSS_MPLL1_STATUS_IN          \
        in_dword(HWIO_MSS_MPLL1_STATUS_ADDR)
#define HWIO_MSS_MPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_STATUS_ADDR, m)
#define HWIO_MSS_MPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                        0x20000
#define HWIO_MSS_MPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                           0x11
#define HWIO_MSS_MPLL1_STATUS_PLL_LOCK_DET_BMSK                                           0x10000
#define HWIO_MSS_MPLL1_STATUS_PLL_LOCK_DET_SHFT                                              0x10
#define HWIO_MSS_MPLL1_STATUS_PLL_D_BMSK                                                   0xffff
#define HWIO_MSS_MPLL1_STATUS_PLL_D_SHFT                                                      0x0

#define HWIO_MSS_UIM0_BCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00001060)
#define HWIO_MSS_UIM0_BCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00001060)
#define HWIO_MSS_UIM0_BCR_RMSK                                                         0x80000001
#define HWIO_MSS_UIM0_BCR_IN          \
        in_dword(HWIO_MSS_UIM0_BCR_ADDR)
#define HWIO_MSS_UIM0_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_BCR_ADDR, m)
#define HWIO_MSS_UIM0_BCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_BCR_ADDR,v)
#define HWIO_MSS_UIM0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_BCR_ADDR,m,v,HWIO_MSS_UIM0_BCR_IN)
#define HWIO_MSS_UIM0_BCR_BUS_UIM0_SM_ARES_IN_BMSK                                     0x80000000
#define HWIO_MSS_UIM0_BCR_BUS_UIM0_SM_ARES_IN_SHFT                                           0x1f
#define HWIO_MSS_UIM0_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_MSS_UIM0_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_MSS_Q6SS_BCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00001068)
#define HWIO_MSS_Q6SS_BCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00001068)
#define HWIO_MSS_Q6SS_BCR_RMSK                                                         0x80000001
#define HWIO_MSS_Q6SS_BCR_IN          \
        in_dword(HWIO_MSS_Q6SS_BCR_ADDR)
#define HWIO_MSS_Q6SS_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6SS_BCR_ADDR, m)
#define HWIO_MSS_Q6SS_BCR_OUT(v)      \
        out_dword(HWIO_MSS_Q6SS_BCR_ADDR,v)
#define HWIO_MSS_Q6SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6SS_BCR_ADDR,m,v,HWIO_MSS_Q6SS_BCR_IN)
#define HWIO_MSS_Q6SS_BCR_BUS_Q6_SM_ARES_IN_BMSK                                       0x80000000
#define HWIO_MSS_Q6SS_BCR_BUS_Q6_SM_ARES_IN_SHFT                                             0x1f
#define HWIO_MSS_Q6SS_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_MSS_Q6SS_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR                                                (MSS_PERPH_REG_BASE      + 0x0000106c)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_PHYS                                                (MSS_PERPH_REG_BASE_PHYS + 0x0000106c)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_RMSK                                                0x80000001
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_IN          \
        in_dword(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR, m)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR,v)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR,m,v,HWIO_MSS_NAV_CE_BRIDGE_BCR_IN)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_NAV_CE_BRIDGE_ARES_IN_BMSK                          0x80000000
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_NAV_CE_BRIDGE_ARES_IN_SHFT                                0x1f
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_MSS_NAV_BCR_ADDR                                                          (MSS_PERPH_REG_BASE      + 0x00001074)
#define HWIO_MSS_NAV_BCR_PHYS                                                          (MSS_PERPH_REG_BASE_PHYS + 0x00001074)
#define HWIO_MSS_NAV_BCR_RMSK                                                          0x80000001
#define HWIO_MSS_NAV_BCR_IN          \
        in_dword(HWIO_MSS_NAV_BCR_ADDR)
#define HWIO_MSS_NAV_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_BCR_ADDR, m)
#define HWIO_MSS_NAV_BCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_BCR_ADDR,v)
#define HWIO_MSS_NAV_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_BCR_ADDR,m,v,HWIO_MSS_NAV_BCR_IN)
#define HWIO_MSS_NAV_BCR_NAV_ARES_IN_BMSK                                              0x80000000
#define HWIO_MSS_NAV_BCR_NAV_ARES_IN_SHFT                                                    0x1f
#define HWIO_MSS_NAV_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_MSS_NAV_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_MSS_UIM0_CBCR_ADDR                                                        (MSS_PERPH_REG_BASE      + 0x00001078)
#define HWIO_MSS_UIM0_CBCR_PHYS                                                        (MSS_PERPH_REG_BASE_PHYS + 0x00001078)
#define HWIO_MSS_UIM0_CBCR_RMSK                                                        0x80000001
#define HWIO_MSS_UIM0_CBCR_IN          \
        in_dword(HWIO_MSS_UIM0_CBCR_ADDR)
#define HWIO_MSS_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_CBCR_ADDR,m,v,HWIO_MSS_UIM0_CBCR_IN)
#define HWIO_MSS_UIM0_CBCR_CLKOFF_BMSK                                                 0x80000000
#define HWIO_MSS_UIM0_CBCR_CLKOFF_SHFT                                                       0x1f
#define HWIO_MSS_UIM0_CBCR_CLKEN_BMSK                                                         0x1
#define HWIO_MSS_UIM0_CBCR_CLKEN_SHFT                                                         0x0

#define HWIO_MSS_XO_UIM0_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001080)
#define HWIO_MSS_XO_UIM0_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001080)
#define HWIO_MSS_XO_UIM0_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_XO_UIM0_CBCR_IN          \
        in_dword(HWIO_MSS_XO_UIM0_CBCR_ADDR)
#define HWIO_MSS_XO_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_XO_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_XO_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_XO_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_XO_UIM0_CBCR_ADDR,m,v,HWIO_MSS_XO_UIM0_CBCR_IN)
#define HWIO_MSS_XO_UIM0_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_XO_UIM0_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_XO_UIM0_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_XO_UIM0_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_XO_MODEM_CBCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x00001088)
#define HWIO_MSS_XO_MODEM_CBCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x00001088)
#define HWIO_MSS_XO_MODEM_CBCR_RMSK                                                    0x80000000
#define HWIO_MSS_XO_MODEM_CBCR_IN          \
        in_dword(HWIO_MSS_XO_MODEM_CBCR_ADDR)
#define HWIO_MSS_XO_MODEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_MODEM_CBCR_ADDR, m)
#define HWIO_MSS_XO_MODEM_CBCR_CLKOFF_BMSK                                             0x80000000
#define HWIO_MSS_XO_MODEM_CBCR_CLKOFF_SHFT                                                   0x1f

#define HWIO_MSS_BUS_UIM0_CBCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x00001090)
#define HWIO_MSS_BUS_UIM0_CBCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x00001090)
#define HWIO_MSS_BUS_UIM0_CBCR_RMSK                                                    0x80007ff1
#define HWIO_MSS_BUS_UIM0_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_UIM0_CBCR_ADDR)
#define HWIO_MSS_BUS_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_BUS_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_BUS_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_UIM0_CBCR_ADDR,m,v,HWIO_MSS_BUS_UIM0_CBCR_IN)
#define HWIO_MSS_BUS_UIM0_CBCR_CLKOFF_BMSK                                             0x80000000
#define HWIO_MSS_BUS_UIM0_CBCR_CLKOFF_SHFT                                                   0x1f
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_MSS_BUS_UIM0_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_MSS_BUS_UIM0_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_MSS_BUS_UIM0_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_MSS_BUS_UIM0_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_MSS_BUS_UIM0_CBCR_CLKEN_BMSK                                                     0x1
#define HWIO_MSS_BUS_UIM0_CBCR_CLKEN_SHFT                                                     0x0

#define HWIO_MSS_BUS_CSR_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001098)
#define HWIO_MSS_BUS_CSR_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001098)
#define HWIO_MSS_BUS_CSR_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_BUS_CSR_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_CSR_CBCR_ADDR)
#define HWIO_MSS_BUS_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CSR_CBCR_ADDR, m)
#define HWIO_MSS_BUS_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CSR_CBCR_ADDR,v)
#define HWIO_MSS_BUS_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CSR_CBCR_ADDR,m,v,HWIO_MSS_BUS_CSR_CBCR_IN)
#define HWIO_MSS_BUS_CSR_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_BUS_CSR_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_BUS_CSR_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_BUS_CSR_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_BUS_BRIDGE_CBCR_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x0000109c)
#define HWIO_MSS_BUS_BRIDGE_CBCR_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x0000109c)
#define HWIO_MSS_BUS_BRIDGE_CBCR_RMSK                                                  0x80000001
#define HWIO_MSS_BUS_BRIDGE_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR)
#define HWIO_MSS_BUS_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR, m)
#define HWIO_MSS_BUS_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR,v)
#define HWIO_MSS_BUS_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR,m,v,HWIO_MSS_BUS_BRIDGE_CBCR_IN)
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKOFF_BMSK                                           0x80000000
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKOFF_SHFT                                                 0x1f
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKEN_BMSK                                                   0x1
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKEN_SHFT                                                   0x0

#define HWIO_MSS_BUS_MODEM_CBCR_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x000010a0)
#define HWIO_MSS_BUS_MODEM_CBCR_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x000010a0)
#define HWIO_MSS_BUS_MODEM_CBCR_RMSK                                                   0x80000000
#define HWIO_MSS_BUS_MODEM_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_MODEM_CBCR_ADDR)
#define HWIO_MSS_BUS_MODEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MODEM_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MODEM_CBCR_CLKOFF_BMSK                                            0x80000000
#define HWIO_MSS_BUS_MODEM_CBCR_CLKOFF_SHFT                                                  0x1f

#define HWIO_MSS_BUS_Q6_CBCR_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x000010a4)
#define HWIO_MSS_BUS_Q6_CBCR_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x000010a4)
#define HWIO_MSS_BUS_Q6_CBCR_RMSK                                                      0x80000001
#define HWIO_MSS_BUS_Q6_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_Q6_CBCR_ADDR)
#define HWIO_MSS_BUS_Q6_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_Q6_CBCR_ADDR, m)
#define HWIO_MSS_BUS_Q6_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_Q6_CBCR_ADDR,v)
#define HWIO_MSS_BUS_Q6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_Q6_CBCR_ADDR,m,v,HWIO_MSS_BUS_Q6_CBCR_IN)
#define HWIO_MSS_BUS_Q6_CBCR_CLKOFF_BMSK                                               0x80000000
#define HWIO_MSS_BUS_Q6_CBCR_CLKOFF_SHFT                                                     0x1f
#define HWIO_MSS_BUS_Q6_CBCR_CLKEN_BMSK                                                       0x1
#define HWIO_MSS_BUS_Q6_CBCR_CLKEN_SHFT                                                       0x0

#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x000010a8)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x000010a8)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_RMSK                                           0x80000001
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR, m)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR,v)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR,m,v,HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_IN)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKOFF_SHFT                                          0x1f
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKEN_BMSK                                            0x1
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKEN_SHFT                                            0x0

#define HWIO_MSS_BUS_CRYPTO_CBCR_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x000010ac)
#define HWIO_MSS_BUS_CRYPTO_CBCR_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x000010ac)
#define HWIO_MSS_BUS_CRYPTO_CBCR_RMSK                                                  0x80000001
#define HWIO_MSS_BUS_CRYPTO_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR)
#define HWIO_MSS_BUS_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR, m)
#define HWIO_MSS_BUS_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR,v)
#define HWIO_MSS_BUS_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR,m,v,HWIO_MSS_BUS_CRYPTO_CBCR_IN)
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKOFF_BMSK                                           0x80000000
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKOFF_SHFT                                                 0x1f
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKEN_BMSK                                                   0x1
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKEN_SHFT                                                   0x0

#define HWIO_MSS_BUS_NAV_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x000010b0)
#define HWIO_MSS_BUS_NAV_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x000010b0)
#define HWIO_MSS_BUS_NAV_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_BUS_NAV_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_NAV_CBCR_ADDR)
#define HWIO_MSS_BUS_NAV_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_NAV_CBCR_ADDR, m)
#define HWIO_MSS_BUS_NAV_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_NAV_CBCR_ADDR,v)
#define HWIO_MSS_BUS_NAV_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_NAV_CBCR_ADDR,m,v,HWIO_MSS_BUS_NAV_CBCR_IN)
#define HWIO_MSS_BUS_NAV_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_BUS_NAV_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_BUS_NAV_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_BUS_NAV_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x000010b4)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_PHYS                                         (MSS_PERPH_REG_BASE_PHYS + 0x000010b4)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_RMSK                                         0x80000001
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_ADDR)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_ADDR, m)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_ADDR,v)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_ADDR,m,v,HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_IN)
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_CLKOFF_SHFT                                        0x1f
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_CLKEN_BMSK                                          0x1
#define HWIO_MSS_BUS_NC_HM_BRIDGE_CX_CBCR_CLKEN_SHFT                                          0x0

#define HWIO_MSS_BUS_ATB_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x000010b8)
#define HWIO_MSS_BUS_ATB_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x000010b8)
#define HWIO_MSS_BUS_ATB_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_BUS_ATB_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_ATB_CBCR_ADDR)
#define HWIO_MSS_BUS_ATB_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_ATB_CBCR_ADDR, m)
#define HWIO_MSS_BUS_ATB_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_ATB_CBCR_ADDR,v)
#define HWIO_MSS_BUS_ATB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_ATB_CBCR_ADDR,m,v,HWIO_MSS_BUS_ATB_CBCR_IN)
#define HWIO_MSS_BUS_ATB_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_BUS_ATB_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_BUS_ATB_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_BUS_ATB_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x000010c0)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_PHYS                                         (MSS_PERPH_REG_BASE_PHYS + 0x000010c0)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_RMSK                                         0x80000000
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_CLKOFF_SHFT                                        0x1f

#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x000010c4)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x000010c4)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_RMSK                                           0x80000001
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR, m)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR,v)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR,m,v,HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_IN)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKOFF_SHFT                                          0x1f
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKEN_BMSK                                            0x1
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKEN_SHFT                                            0x0

#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x000010cc)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x000010cc)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_RMSK                                           0x80000000
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR, m)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_CLKOFF_SHFT                                          0x1f

#define HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR                                               (MSS_PERPH_REG_BASE      + 0x000010d4)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x000010d4)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_RMSK                                               0x80000000
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_CLKOFF_BMSK                                        0x80000000
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_CLKOFF_SHFT                                              0x1f

#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x000010d8)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x000010d8)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_RMSK                                              0x80000000
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_IN          \
        in_dword(HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_CLKOFF_BMSK                                       0x80000000
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_CLKOFF_SHFT                                             0x1f

#define HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR                                                (MSS_PERPH_REG_BASE      + 0x000010dc)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_PHYS                                                (MSS_PERPH_REG_BASE_PHYS + 0x000010dc)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_RMSK                                                0x80000001
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_IN          \
        in_dword(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR,m,v,HWIO_MSS_NAV_SNOC_AXI_CBCR_IN)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKOFF_BMSK                                         0x80000000
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKOFF_SHFT                                               0x1f
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKEN_BMSK                                                 0x1
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKEN_SHFT                                                 0x0

#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x000010e0)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_PHYS                                              (MSS_PERPH_REG_BASE_PHYS + 0x000010e0)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_RMSK                                              0x80000000
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_IN          \
        in_dword(HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR, m)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_CLKOFF_BMSK                                       0x80000000
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_CLKOFF_SHFT                                             0x1f

#define HWIO_MSS_RFC_CMD_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x000010e4)
#define HWIO_MSS_RFC_CMD_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x000010e4)
#define HWIO_MSS_RFC_CMD_RCGR_RMSK                                                     0x80000003
#define HWIO_MSS_RFC_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_RFC_CMD_RCGR_ADDR)
#define HWIO_MSS_RFC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_RFC_CMD_RCGR_ADDR, m)
#define HWIO_MSS_RFC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_RFC_CMD_RCGR_ADDR,v)
#define HWIO_MSS_RFC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RFC_CMD_RCGR_ADDR,m,v,HWIO_MSS_RFC_CMD_RCGR_IN)
#define HWIO_MSS_RFC_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_MSS_RFC_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_MSS_RFC_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_MSS_RFC_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_MSS_RFC_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_MSS_RFC_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_MSS_RFC_CFG_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x000010e8)
#define HWIO_MSS_RFC_CFG_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x000010e8)
#define HWIO_MSS_RFC_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_MSS_RFC_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_RFC_CFG_RCGR_ADDR)
#define HWIO_MSS_RFC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_RFC_CFG_RCGR_ADDR, m)
#define HWIO_MSS_RFC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_RFC_CFG_RCGR_ADDR,v)
#define HWIO_MSS_RFC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RFC_CFG_RCGR_ADDR,m,v,HWIO_MSS_RFC_CFG_RCGR_IN)
#define HWIO_MSS_RFC_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_MSS_RFC_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_MSS_RFC_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_MSS_RFC_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x000010ec)
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_PHYS                                             (MSS_PERPH_REG_BASE_PHYS + 0x000010ec)
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_RMSK                                             0x80000000
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_IN          \
        in_dword(HWIO_MSS_MPLL1_EARLY_BUS_CBCR_ADDR)
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_EARLY_BUS_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_MSS_MPLL1_EARLY_BUS_CBCR_CLKOFF_SHFT                                            0x1f

#define HWIO_MSS_MODEM_AXI_CMD_RCGR_ADDR                                               (MSS_PERPH_REG_BASE      + 0x000010f0)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x000010f0)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_RMSK                                               0x80000003
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_MODEM_AXI_CMD_RCGR_ADDR)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_AXI_CMD_RCGR_ADDR, m)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_AXI_CMD_RCGR_ADDR,v)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_AXI_CMD_RCGR_ADDR,m,v,HWIO_MSS_MODEM_AXI_CMD_RCGR_IN)
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_MSS_MODEM_AXI_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_MSS_MODEM_AXI_CFG_RCGR_ADDR                                               (MSS_PERPH_REG_BASE      + 0x000010f4)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x000010f4)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_RMSK                                                    0x71f
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_MODEM_AXI_CFG_RCGR_ADDR)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_AXI_CFG_RCGR_ADDR, m)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_AXI_CFG_RCGR_ADDR,v)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_AXI_CFG_RCGR_ADDR,m,v,HWIO_MSS_MODEM_AXI_CFG_RCGR_IN)
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_MSS_MODEM_AXI_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_MSS_RFFE_CFG_RCGR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x000010f8)
#define HWIO_MSS_RFFE_CFG_RCGR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x000010f8)
#define HWIO_MSS_RFFE_CFG_RCGR_RMSK                                                         0xfff
#define HWIO_MSS_RFFE_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_RFFE_CFG_RCGR_ADDR)
#define HWIO_MSS_RFFE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_RFFE_CFG_RCGR_ADDR, m)
#define HWIO_MSS_RFFE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_RFFE_CFG_RCGR_ADDR,v)
#define HWIO_MSS_RFFE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RFFE_CFG_RCGR_ADDR,m,v,HWIO_MSS_RFFE_CFG_RCGR_IN)
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_TCKEN_BMSK                                             0x800
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_TCKEN_SHFT                                               0xb
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_REF_SRC_SEL_BMSK                                       0x400
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_REF_SRC_SEL_SHFT                                         0xa
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_REF_SRC_DIV_BMSK                                       0x3c0
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE3_REF_SRC_DIV_SHFT                                         0x6
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_TCKEN_BMSK                                              0x20
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_TCKEN_SHFT                                               0x5
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_REF_SRC_SEL_BMSK                                        0x10
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_REF_SRC_SEL_SHFT                                         0x4
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_REF_SRC_DIV_BMSK                                         0xf
#define HWIO_MSS_RFFE_CFG_RCGR_RFFE2_REF_SRC_DIV_SHFT                                         0x0

#define HWIO_MSS_BUS_CMD_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001108)
#define HWIO_MSS_BUS_CMD_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001108)
#define HWIO_MSS_BUS_CMD_RCGR_RMSK                                                     0x80000001
#define HWIO_MSS_BUS_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_BUS_CMD_RCGR_ADDR)
#define HWIO_MSS_BUS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CMD_RCGR_ADDR, m)
#define HWIO_MSS_BUS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CMD_RCGR_ADDR,v)
#define HWIO_MSS_BUS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CMD_RCGR_ADDR,m,v,HWIO_MSS_BUS_CMD_RCGR_IN)
#define HWIO_MSS_BUS_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_MSS_BUS_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_MSS_BUS_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_MSS_BUS_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_MSS_BUS_CFG_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x0000110c)
#define HWIO_MSS_BUS_CFG_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x0000110c)
#define HWIO_MSS_BUS_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_MSS_BUS_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_BUS_CFG_RCGR_ADDR)
#define HWIO_MSS_BUS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CFG_RCGR_ADDR, m)
#define HWIO_MSS_BUS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CFG_RCGR_ADDR,v)
#define HWIO_MSS_BUS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CFG_RCGR_ADDR,m,v,HWIO_MSS_BUS_CFG_RCGR_IN)
#define HWIO_MSS_BUS_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_MSS_BUS_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_MSS_BUS_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_MSS_BUS_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_MSS_Q6_CMD_RCGR_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00001110)
#define HWIO_MSS_Q6_CMD_RCGR_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00001110)
#define HWIO_MSS_Q6_CMD_RCGR_RMSK                                                      0x80000003
#define HWIO_MSS_Q6_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_Q6_CMD_RCGR_ADDR)
#define HWIO_MSS_Q6_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6_CMD_RCGR_ADDR, m)
#define HWIO_MSS_Q6_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_Q6_CMD_RCGR_ADDR,v)
#define HWIO_MSS_Q6_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6_CMD_RCGR_ADDR,m,v,HWIO_MSS_Q6_CMD_RCGR_IN)
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_MSS_Q6_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_MSS_Q6_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_MSS_Q6_CFG_RCGR_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x00001114)
#define HWIO_MSS_Q6_CFG_RCGR_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x00001114)
#define HWIO_MSS_Q6_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_MSS_Q6_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_Q6_CFG_RCGR_ADDR)
#define HWIO_MSS_Q6_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6_CFG_RCGR_ADDR, m)
#define HWIO_MSS_Q6_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_Q6_CFG_RCGR_ADDR,v)
#define HWIO_MSS_Q6_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6_CFG_RCGR_ADDR,m,v,HWIO_MSS_Q6_CFG_RCGR_IN)
#define HWIO_MSS_Q6_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_MSS_Q6_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_MSS_Q6_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_MSS_Q6_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_MSS_UIM_CMD_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001118)
#define HWIO_MSS_UIM_CMD_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001118)
#define HWIO_MSS_UIM_CMD_RCGR_RMSK                                                     0x80000003
#define HWIO_MSS_UIM_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_UIM_CMD_RCGR_ADDR)
#define HWIO_MSS_UIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM_CMD_RCGR_IN)
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_MSS_UIM_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_MSS_UIM_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_MSS_UIM_CFG_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x0000111c)
#define HWIO_MSS_UIM_CFG_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x0000111c)
#define HWIO_MSS_UIM_CFG_RCGR_RMSK                                                           0x1f
#define HWIO_MSS_UIM_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_UIM_CFG_RCGR_ADDR)
#define HWIO_MSS_UIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM_CFG_RCGR_IN)
#define HWIO_MSS_UIM_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_MSS_UIM_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_MSS_BIMC_THROTTLE_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x00001130)
#define HWIO_MSS_BIMC_THROTTLE_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x00001130)
#define HWIO_MSS_BIMC_THROTTLE_RMSK                                                           0x7
#define HWIO_MSS_BIMC_THROTTLE_IN          \
        in_dword(HWIO_MSS_BIMC_THROTTLE_ADDR)
#define HWIO_MSS_BIMC_THROTTLE_INM(m)      \
        in_dword_masked(HWIO_MSS_BIMC_THROTTLE_ADDR, m)
#define HWIO_MSS_BIMC_THROTTLE_OUT(v)      \
        out_dword(HWIO_MSS_BIMC_THROTTLE_ADDR,v)
#define HWIO_MSS_BIMC_THROTTLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIMC_THROTTLE_ADDR,m,v,HWIO_MSS_BIMC_THROTTLE_IN)
#define HWIO_MSS_BIMC_THROTTLE_MSS_DANGER_BMSK                                                0x6
#define HWIO_MSS_BIMC_THROTTLE_MSS_DANGER_SHFT                                                0x1
#define HWIO_MSS_BIMC_THROTTLE_MSS_SAFE_BMSK                                                  0x1
#define HWIO_MSS_BIMC_THROTTLE_MSS_SAFE_SHFT                                                  0x0

#define HWIO_MSS_RESERVE_02_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x00001134)
#define HWIO_MSS_RESERVE_02_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x00001134)
#define HWIO_MSS_RESERVE_02_RMSK                                                       0xffffffff
#define HWIO_MSS_RESERVE_02_IN          \
        in_dword(HWIO_MSS_RESERVE_02_ADDR)
#define HWIO_MSS_RESERVE_02_INM(m)      \
        in_dword_masked(HWIO_MSS_RESERVE_02_ADDR, m)
#define HWIO_MSS_RESERVE_02_OUT(v)      \
        out_dword(HWIO_MSS_RESERVE_02_ADDR,v)
#define HWIO_MSS_RESERVE_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RESERVE_02_ADDR,m,v,HWIO_MSS_RESERVE_02_IN)
#define HWIO_MSS_RESERVE_02_MSS_RESERVE_02_BMSK                                        0xffffffff
#define HWIO_MSS_RESERVE_02_MSS_RESERVE_02_SHFT                                               0x0

#define HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR                                                (MSS_PERPH_REG_BASE      + 0x00001150)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_PHYS                                                (MSS_PERPH_REG_BASE_PHYS + 0x00001150)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_RMSK                                                0x80000003
#define HWIO_MSS_UIM0_MND_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM0_MND_CMD_RCGR_IN)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR                                                (MSS_PERPH_REG_BASE      + 0x00001154)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_PHYS                                                (MSS_PERPH_REG_BASE_PHYS + 0x00001154)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_RMSK                                                    0x3000
#define HWIO_MSS_UIM0_MND_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM0_MND_CFG_RCGR_IN)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_SHFT                                                  0xc

#define HWIO_MSS_UIM0_MND_M_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x00001158)
#define HWIO_MSS_UIM0_MND_M_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x00001158)
#define HWIO_MSS_UIM0_MND_M_RMSK                                                           0xffff
#define HWIO_MSS_UIM0_MND_M_IN          \
        in_dword(HWIO_MSS_UIM0_MND_M_ADDR)
#define HWIO_MSS_UIM0_MND_M_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_M_ADDR, m)
#define HWIO_MSS_UIM0_MND_M_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_M_ADDR,v)
#define HWIO_MSS_UIM0_MND_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_M_ADDR,m,v,HWIO_MSS_UIM0_MND_M_IN)
#define HWIO_MSS_UIM0_MND_M_M_VALUE_BMSK                                                   0xffff
#define HWIO_MSS_UIM0_MND_M_M_VALUE_SHFT                                                      0x0

#define HWIO_MSS_UIM0_MND_N_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x0000115c)
#define HWIO_MSS_UIM0_MND_N_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x0000115c)
#define HWIO_MSS_UIM0_MND_N_RMSK                                                           0xffff
#define HWIO_MSS_UIM0_MND_N_IN          \
        in_dword(HWIO_MSS_UIM0_MND_N_ADDR)
#define HWIO_MSS_UIM0_MND_N_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_N_ADDR, m)
#define HWIO_MSS_UIM0_MND_N_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_N_ADDR,v)
#define HWIO_MSS_UIM0_MND_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_N_ADDR,m,v,HWIO_MSS_UIM0_MND_N_IN)
#define HWIO_MSS_UIM0_MND_N_N_VALUE_BMSK                                                   0xffff
#define HWIO_MSS_UIM0_MND_N_N_VALUE_SHFT                                                      0x0

#define HWIO_MSS_UIM0_MND_D_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x00001160)
#define HWIO_MSS_UIM0_MND_D_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x00001160)
#define HWIO_MSS_UIM0_MND_D_RMSK                                                           0xffff
#define HWIO_MSS_UIM0_MND_D_IN          \
        in_dword(HWIO_MSS_UIM0_MND_D_ADDR)
#define HWIO_MSS_UIM0_MND_D_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_D_ADDR, m)
#define HWIO_MSS_UIM0_MND_D_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_D_ADDR,v)
#define HWIO_MSS_UIM0_MND_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_D_ADDR,m,v,HWIO_MSS_UIM0_MND_D_IN)
#define HWIO_MSS_UIM0_MND_D_D_VALUE_BMSK                                                   0xffff
#define HWIO_MSS_UIM0_MND_D_D_VALUE_SHFT                                                      0x0

#define HWIO_MSS_BUS_MGPI_CBCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x0000119c)
#define HWIO_MSS_BUS_MGPI_CBCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x0000119c)
#define HWIO_MSS_BUS_MGPI_CBCR_RMSK                                                    0x80000001
#define HWIO_MSS_BUS_MGPI_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_MGPI_CBCR_ADDR)
#define HWIO_MSS_BUS_MGPI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MGPI_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MGPI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_MGPI_CBCR_ADDR,v)
#define HWIO_MSS_BUS_MGPI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_MGPI_CBCR_ADDR,m,v,HWIO_MSS_BUS_MGPI_CBCR_IN)
#define HWIO_MSS_BUS_MGPI_CBCR_CLKOFF_BMSK                                             0x80000000
#define HWIO_MSS_BUS_MGPI_CBCR_CLKOFF_SHFT                                                   0x1f
#define HWIO_MSS_BUS_MGPI_CBCR_CLKEN_BMSK                                                     0x1
#define HWIO_MSS_BUS_MGPI_CBCR_CLKEN_SHFT                                                     0x0

#define HWIO_MSS_MGPI_BCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x000011a0)
#define HWIO_MSS_MGPI_BCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x000011a0)
#define HWIO_MSS_MGPI_BCR_RMSK                                                         0x80000001
#define HWIO_MSS_MGPI_BCR_IN          \
        in_dword(HWIO_MSS_MGPI_BCR_ADDR)
#define HWIO_MSS_MGPI_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MGPI_BCR_ADDR, m)
#define HWIO_MSS_MGPI_BCR_OUT(v)      \
        out_dword(HWIO_MSS_MGPI_BCR_ADDR,v)
#define HWIO_MSS_MGPI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MGPI_BCR_ADDR,m,v,HWIO_MSS_MGPI_BCR_IN)
#define HWIO_MSS_MGPI_BCR_BUS_MGPI_ARES_IN_BMSK                                        0x80000000
#define HWIO_MSS_MGPI_BCR_BUS_MGPI_ARES_IN_SHFT                                              0x1f
#define HWIO_MSS_MGPI_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_MSS_MGPI_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_MSS_TDEC_CMD_RCGR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x000011bc)
#define HWIO_MSS_TDEC_CMD_RCGR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x000011bc)
#define HWIO_MSS_TDEC_CMD_RCGR_RMSK                                                    0x80000003
#define HWIO_MSS_TDEC_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_TDEC_CMD_RCGR_ADDR)
#define HWIO_MSS_TDEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_TDEC_CMD_RCGR_ADDR, m)
#define HWIO_MSS_TDEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_TDEC_CMD_RCGR_ADDR,v)
#define HWIO_MSS_TDEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TDEC_CMD_RCGR_ADDR,m,v,HWIO_MSS_TDEC_CMD_RCGR_IN)
#define HWIO_MSS_TDEC_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_MSS_TDEC_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_MSS_TDEC_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_MSS_TDEC_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_MSS_TDEC_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_MSS_TDEC_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_MSS_TDEC_CFG_RCGR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x000011c0)
#define HWIO_MSS_TDEC_CFG_RCGR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x000011c0)
#define HWIO_MSS_TDEC_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_MSS_TDEC_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_TDEC_CFG_RCGR_ADDR)
#define HWIO_MSS_TDEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_TDEC_CFG_RCGR_ADDR, m)
#define HWIO_MSS_TDEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_TDEC_CFG_RCGR_ADDR,v)
#define HWIO_MSS_TDEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TDEC_CFG_RCGR_ADDR,m,v,HWIO_MSS_TDEC_CFG_RCGR_IN)
#define HWIO_MSS_TDEC_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_MSS_TDEC_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_MSS_TDEC_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_MSS_TDEC_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_MSS_ADC_BCR_ADDR                                                          (MSS_PERPH_REG_BASE      + 0x000011c4)
#define HWIO_MSS_ADC_BCR_PHYS                                                          (MSS_PERPH_REG_BASE_PHYS + 0x000011c4)
#define HWIO_MSS_ADC_BCR_RMSK                                                          0x80000001
#define HWIO_MSS_ADC_BCR_IN          \
        in_dword(HWIO_MSS_ADC_BCR_ADDR)
#define HWIO_MSS_ADC_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_ADC_BCR_ADDR, m)
#define HWIO_MSS_ADC_BCR_OUT(v)      \
        out_dword(HWIO_MSS_ADC_BCR_ADDR,v)
#define HWIO_MSS_ADC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ADC_BCR_ADDR,m,v,HWIO_MSS_ADC_BCR_IN)
#define HWIO_MSS_ADC_BCR_BUS_ADC_SM_ARES_IN_BMSK                                       0x80000000
#define HWIO_MSS_ADC_BCR_BUS_ADC_SM_ARES_IN_SHFT                                             0x1f
#define HWIO_MSS_ADC_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_MSS_ADC_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_MSS_ADC_CBCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x000011c8)
#define HWIO_MSS_ADC_CBCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x000011c8)
#define HWIO_MSS_ADC_CBCR_RMSK                                                         0x80000001
#define HWIO_MSS_ADC_CBCR_IN          \
        in_dword(HWIO_MSS_ADC_CBCR_ADDR)
#define HWIO_MSS_ADC_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_ADC_CBCR_ADDR, m)
#define HWIO_MSS_ADC_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_ADC_CBCR_ADDR,v)
#define HWIO_MSS_ADC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ADC_CBCR_ADDR,m,v,HWIO_MSS_ADC_CBCR_IN)
#define HWIO_MSS_ADC_CBCR_CLKOFF_BMSK                                                  0x80000000
#define HWIO_MSS_ADC_CBCR_CLKOFF_SHFT                                                        0x1f
#define HWIO_MSS_ADC_CBCR_CLKEN_BMSK                                                          0x1
#define HWIO_MSS_ADC_CBCR_CLKEN_SHFT                                                          0x0

#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x000011cc)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_PHYS                                             (MSS_PERPH_REG_BASE_PHYS + 0x000011cc)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_RMSK                                             0x80000003
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ADDR)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ADDR, m)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ADDR,v)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ADDR,m,v,HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_IN)
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_MSS_L1S_NAV_MEM_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x000011d0)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_PHYS                                             (MSS_PERPH_REG_BASE_PHYS + 0x000011d0)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_RMSK                                                  0x71f
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_ADDR)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_ADDR, m)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_ADDR,v)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_ADDR,m,v,HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_IN)
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_MSS_L1S_NAV_MEM_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_MSS_SILVER_BCR_ADDR                                                       (MSS_PERPH_REG_BASE      + 0x000011d4)
#define HWIO_MSS_SILVER_BCR_PHYS                                                       (MSS_PERPH_REG_BASE_PHYS + 0x000011d4)
#define HWIO_MSS_SILVER_BCR_RMSK                                                       0x80000001
#define HWIO_MSS_SILVER_BCR_IN          \
        in_dword(HWIO_MSS_SILVER_BCR_ADDR)
#define HWIO_MSS_SILVER_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_SILVER_BCR_ADDR, m)
#define HWIO_MSS_SILVER_BCR_OUT(v)      \
        out_dword(HWIO_MSS_SILVER_BCR_ADDR,v)
#define HWIO_MSS_SILVER_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SILVER_BCR_ADDR,m,v,HWIO_MSS_SILVER_BCR_IN)
#define HWIO_MSS_SILVER_BCR_BUS_SILVER_SM_ARES_IN_BMSK                                 0x80000000
#define HWIO_MSS_SILVER_BCR_BUS_SILVER_SM_ARES_IN_SHFT                                       0x1f
#define HWIO_MSS_SILVER_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_MSS_SILVER_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_MSS_SILVER_CBCR_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x000011d8)
#define HWIO_MSS_SILVER_CBCR_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x000011d8)
#define HWIO_MSS_SILVER_CBCR_RMSK                                                      0x80000001
#define HWIO_MSS_SILVER_CBCR_IN          \
        in_dword(HWIO_MSS_SILVER_CBCR_ADDR)
#define HWIO_MSS_SILVER_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_SILVER_CBCR_ADDR, m)
#define HWIO_MSS_SILVER_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_SILVER_CBCR_ADDR,v)
#define HWIO_MSS_SILVER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SILVER_CBCR_ADDR,m,v,HWIO_MSS_SILVER_CBCR_IN)
#define HWIO_MSS_SILVER_CBCR_CLKOFF_BMSK                                               0x80000000
#define HWIO_MSS_SILVER_CBCR_CLKOFF_SHFT                                                     0x1f
#define HWIO_MSS_SILVER_CBCR_CLKEN_BMSK                                                       0x1
#define HWIO_MSS_SILVER_CBCR_CLKEN_SHFT                                                       0x0

#define HWIO_MSS_NAV_DBE_BCR_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x000011dc)
#define HWIO_MSS_NAV_DBE_BCR_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x000011dc)
#define HWIO_MSS_NAV_DBE_BCR_RMSK                                                      0x80000001
#define HWIO_MSS_NAV_DBE_BCR_IN          \
        in_dword(HWIO_MSS_NAV_DBE_BCR_ADDR)
#define HWIO_MSS_NAV_DBE_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_DBE_BCR_ADDR, m)
#define HWIO_MSS_NAV_DBE_BCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_DBE_BCR_ADDR,v)
#define HWIO_MSS_NAV_DBE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_DBE_BCR_ADDR,m,v,HWIO_MSS_NAV_DBE_BCR_IN)
#define HWIO_MSS_NAV_DBE_BCR_BUS_NAV_DBE_SM_ARES_IN_BMSK                               0x80000000
#define HWIO_MSS_NAV_DBE_BCR_BUS_NAV_DBE_SM_ARES_IN_SHFT                                     0x1f
#define HWIO_MSS_NAV_DBE_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_MSS_NAV_DBE_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_MSS_NAV_DBE_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x000011e0)
#define HWIO_MSS_NAV_DBE_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x000011e0)
#define HWIO_MSS_NAV_DBE_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_NAV_DBE_CBCR_IN          \
        in_dword(HWIO_MSS_NAV_DBE_CBCR_ADDR)
#define HWIO_MSS_NAV_DBE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_DBE_CBCR_ADDR, m)
#define HWIO_MSS_NAV_DBE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_DBE_CBCR_ADDR,v)
#define HWIO_MSS_NAV_DBE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_DBE_CBCR_ADDR,m,v,HWIO_MSS_NAV_DBE_CBCR_IN)
#define HWIO_MSS_NAV_DBE_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_NAV_DBE_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_NAV_DBE_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_NAV_DBE_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_SHARED_MEM_BCR_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x000011e4)
#define HWIO_MSS_SHARED_MEM_BCR_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x000011e4)
#define HWIO_MSS_SHARED_MEM_BCR_RMSK                                                   0x80000001
#define HWIO_MSS_SHARED_MEM_BCR_IN          \
        in_dword(HWIO_MSS_SHARED_MEM_BCR_ADDR)
#define HWIO_MSS_SHARED_MEM_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_SHARED_MEM_BCR_ADDR, m)
#define HWIO_MSS_SHARED_MEM_BCR_OUT(v)      \
        out_dword(HWIO_MSS_SHARED_MEM_BCR_ADDR,v)
#define HWIO_MSS_SHARED_MEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SHARED_MEM_BCR_ADDR,m,v,HWIO_MSS_SHARED_MEM_BCR_IN)
#define HWIO_MSS_SHARED_MEM_BCR_BUS_SHARED_MEM_SM_ARES_IN_BMSK                         0x80000000
#define HWIO_MSS_SHARED_MEM_BCR_BUS_SHARED_MEM_SM_ARES_IN_SHFT                               0x1f
#define HWIO_MSS_SHARED_MEM_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_MSS_SHARED_MEM_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_MSS_SHARED_MEM_CBCR_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x000011e8)
#define HWIO_MSS_SHARED_MEM_CBCR_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x000011e8)
#define HWIO_MSS_SHARED_MEM_CBCR_RMSK                                                  0x80007ff1
#define HWIO_MSS_SHARED_MEM_CBCR_IN          \
        in_dword(HWIO_MSS_SHARED_MEM_CBCR_ADDR)
#define HWIO_MSS_SHARED_MEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_SHARED_MEM_CBCR_ADDR, m)
#define HWIO_MSS_SHARED_MEM_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_SHARED_MEM_CBCR_ADDR,v)
#define HWIO_MSS_SHARED_MEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SHARED_MEM_CBCR_ADDR,m,v,HWIO_MSS_SHARED_MEM_CBCR_IN)
#define HWIO_MSS_SHARED_MEM_CBCR_CLKOFF_BMSK                                           0x80000000
#define HWIO_MSS_SHARED_MEM_CBCR_CLKOFF_SHFT                                                 0x1f
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_MSS_SHARED_MEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_MSS_SHARED_MEM_CBCR_WAKEUP_BMSK                                                0xf00
#define HWIO_MSS_SHARED_MEM_CBCR_WAKEUP_SHFT                                                  0x8
#define HWIO_MSS_SHARED_MEM_CBCR_SLEEP_BMSK                                                  0xf0
#define HWIO_MSS_SHARED_MEM_CBCR_SLEEP_SHFT                                                   0x4
#define HWIO_MSS_SHARED_MEM_CBCR_CLKEN_BMSK                                                   0x1
#define HWIO_MSS_SHARED_MEM_CBCR_CLKEN_SHFT                                                   0x0

#define HWIO_MODEM_NAV_MODE_SEL_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x000011ec)
#define HWIO_MODEM_NAV_MODE_SEL_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x000011ec)
#define HWIO_MODEM_NAV_MODE_SEL_RMSK                                                          0x3
#define HWIO_MODEM_NAV_MODE_SEL_IN          \
        in_dword(HWIO_MODEM_NAV_MODE_SEL_ADDR)
#define HWIO_MODEM_NAV_MODE_SEL_INM(m)      \
        in_dword_masked(HWIO_MODEM_NAV_MODE_SEL_ADDR, m)
#define HWIO_MODEM_NAV_MODE_SEL_OUT(v)      \
        out_dword(HWIO_MODEM_NAV_MODE_SEL_ADDR,v)
#define HWIO_MODEM_NAV_MODE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MODEM_NAV_MODE_SEL_ADDR,m,v,HWIO_MODEM_NAV_MODE_SEL_IN)
#define HWIO_MODEM_NAV_MODE_SEL_NAV_MODE_BMSK                                                 0x2
#define HWIO_MODEM_NAV_MODE_SEL_NAV_MODE_SHFT                                                 0x1
#define HWIO_MODEM_NAV_MODE_SEL_MODEM_MODE_BMSK                                               0x1
#define HWIO_MODEM_NAV_MODE_SEL_MODEM_MODE_SHFT                                               0x0

#define HWIO_MSS_SILVER_CLK_HW_CTRL_ADDR                                               (MSS_PERPH_REG_BASE      + 0x000011f0)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_PHYS                                               (MSS_PERPH_REG_BASE_PHYS + 0x000011f0)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_RMSK                                                      0x1
#define HWIO_MSS_SILVER_CLK_HW_CTRL_IN          \
        in_dword(HWIO_MSS_SILVER_CLK_HW_CTRL_ADDR)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_MSS_SILVER_CLK_HW_CTRL_ADDR, m)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_OUT(v)      \
        out_dword(HWIO_MSS_SILVER_CLK_HW_CTRL_ADDR,v)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SILVER_CLK_HW_CTRL_ADDR,m,v,HWIO_MSS_SILVER_CLK_HW_CTRL_IN)
#define HWIO_MSS_SILVER_CLK_HW_CTRL_MSS_SILVER_CLK_EN_HW_CTRL_BMSK                            0x1
#define HWIO_MSS_SILVER_CLK_HW_CTRL_MSS_SILVER_CLK_EN_HW_CTRL_SHFT                            0x0

#define HWIO_MSS_DAC_CLK_CFG_ADDR                                                      (MSS_PERPH_REG_BASE      + 0x000011f4)
#define HWIO_MSS_DAC_CLK_CFG_PHYS                                                      (MSS_PERPH_REG_BASE_PHYS + 0x000011f4)
#define HWIO_MSS_DAC_CLK_CFG_RMSK                                                        0x15e03d
#define HWIO_MSS_DAC_CLK_CFG_IN          \
        in_dword(HWIO_MSS_DAC_CLK_CFG_ADDR)
#define HWIO_MSS_DAC_CLK_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_DAC_CLK_CFG_ADDR, m)
#define HWIO_MSS_DAC_CLK_CFG_OUT(v)      \
        out_dword(HWIO_MSS_DAC_CLK_CFG_ADDR,v)
#define HWIO_MSS_DAC_CLK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DAC_CLK_CFG_ADDR,m,v,HWIO_MSS_DAC_CLK_CFG_IN)
#define HWIO_MSS_DAC_CLK_CFG_FCAL_CLK_EN_BMSK                                            0x100000
#define HWIO_MSS_DAC_CLK_CFG_FCAL_CLK_EN_SHFT                                                0x14
#define HWIO_MSS_DAC_CLK_CFG_DAC0_CLK_EN_BMSK                                             0x40000
#define HWIO_MSS_DAC_CLK_CFG_DAC0_CLK_EN_SHFT                                                0x12
#define HWIO_MSS_DAC_CLK_CFG_EXT_DAC_CLK_EN_BMSK                                          0x10000
#define HWIO_MSS_DAC_CLK_CFG_EXT_DAC_CLK_EN_SHFT                                             0x10
#define HWIO_MSS_DAC_CLK_CFG_EXT_FCAL_EN_BMSK                                              0x8000
#define HWIO_MSS_DAC_CLK_CFG_EXT_FCAL_EN_SHFT                                                 0xf
#define HWIO_MSS_DAC_CLK_CFG_XO_FCAL_EN_BMSK                                               0x4000
#define HWIO_MSS_DAC_CLK_CFG_XO_FCAL_EN_SHFT                                                  0xe
#define HWIO_MSS_DAC_CLK_CFG_XO_CLK_SEL_BMSK                                               0x2000
#define HWIO_MSS_DAC_CLK_CFG_XO_CLK_SEL_SHFT                                                  0xd
#define HWIO_MSS_DAC_CLK_CFG_DAC0_DIV_PGM_BMSK                                               0x3c
#define HWIO_MSS_DAC_CLK_CFG_DAC0_DIV_PGM_SHFT                                                0x2
#define HWIO_MSS_DAC_CLK_CFG_PLL1_EN_BMSK                                                     0x1
#define HWIO_MSS_DAC_CLK_CFG_PLL1_EN_SHFT                                                     0x0

#define HWIO_MSS_CLK_XO_GATE_CFG_ADDR                                                  (MSS_PERPH_REG_BASE      + 0x000011f8)
#define HWIO_MSS_CLK_XO_GATE_CFG_PHYS                                                  (MSS_PERPH_REG_BASE_PHYS + 0x000011f8)
#define HWIO_MSS_CLK_XO_GATE_CFG_RMSK                                                         0x1
#define HWIO_MSS_CLK_XO_GATE_CFG_IN          \
        in_dword(HWIO_MSS_CLK_XO_GATE_CFG_ADDR)
#define HWIO_MSS_CLK_XO_GATE_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_CLK_XO_GATE_CFG_ADDR, m)
#define HWIO_MSS_CLK_XO_GATE_CFG_OUT(v)      \
        out_dword(HWIO_MSS_CLK_XO_GATE_CFG_ADDR,v)
#define HWIO_MSS_CLK_XO_GATE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLK_XO_GATE_CFG_ADDR,m,v,HWIO_MSS_CLK_XO_GATE_CFG_IN)
#define HWIO_MSS_CLK_XO_GATE_CFG_CLK_XO_GATE_CFG_BMSK                                         0x1
#define HWIO_MSS_CLK_XO_GATE_CFG_CLK_XO_GATE_CFG_SHFT                                         0x0

#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x000011fc)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_PHYS                                           (MSS_PERPH_REG_BASE_PHYS + 0x000011fc)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_RMSK                                                 0xff
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_IN          \
        in_dword(HWIO_MSS_FAST_CHARGE_PULSE_CTRL_ADDR)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_INM(m)      \
        in_dword_masked(HWIO_MSS_FAST_CHARGE_PULSE_CTRL_ADDR, m)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_OUT(v)      \
        out_dword(HWIO_MSS_FAST_CHARGE_PULSE_CTRL_ADDR,v)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_FAST_CHARGE_PULSE_CTRL_ADDR,m,v,HWIO_MSS_FAST_CHARGE_PULSE_CTRL_IN)
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_FAST_CHARGE_PULSE_CTRL_BMSK                          0xff
#define HWIO_MSS_FAST_CHARGE_PULSE_CTRL_FAST_CHARGE_PULSE_CTRL_SHFT                           0x0

#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_ADDR                                       (MSS_PERPH_REG_BASE      + 0x00001200)
#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_PHYS                                       (MSS_PERPH_REG_BASE_PHYS + 0x00001200)
#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_RMSK                                              0x1
#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_OUT(v)      \
        out_dword(HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_ADDR,v)
#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_DACC_FAST_CHARGE_PULSE_GEN_BMSK                   0x1
#define HWIO_MSS_DACC_FAST_CHARGE_PULSE_GEN_DACC_FAST_CHARGE_PULSE_GEN_SHFT                   0x0

#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_ADDR                                      (MSS_PERPH_REG_BASE      + 0x00001204)
#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_PHYS                                      (MSS_PERPH_REG_BASE_PHYS + 0x00001204)
#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_RMSK                                             0x1
#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_OUT(v)      \
        out_dword(HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_ADDR,v)
#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_TXAGC_FAST_CHARGE_PULSE_GEN_BMSK                 0x1
#define HWIO_MSS_TXAGC_FAST_CHARGE_PULSE_GEN_TXAGC_FAST_CHARGE_PULSE_GEN_SHFT                 0x0

#define HWIO_MSS_MODEM_AXI_BCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x00001208)
#define HWIO_MSS_MODEM_AXI_BCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x00001208)
#define HWIO_MSS_MODEM_AXI_BCR_RMSK                                                    0x80000001
#define HWIO_MSS_MODEM_AXI_BCR_IN          \
        in_dword(HWIO_MSS_MODEM_AXI_BCR_ADDR)
#define HWIO_MSS_MODEM_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_AXI_BCR_ADDR, m)
#define HWIO_MSS_MODEM_AXI_BCR_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_AXI_BCR_ADDR,v)
#define HWIO_MSS_MODEM_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_AXI_BCR_ADDR,m,v,HWIO_MSS_MODEM_AXI_BCR_IN)
#define HWIO_MSS_MODEM_AXI_BCR_BUS_MODEM_AXI_SM_ARES_IN_BMSK                           0x80000000
#define HWIO_MSS_MODEM_AXI_BCR_BUS_MODEM_AXI_SM_ARES_IN_SHFT                                 0x1f
#define HWIO_MSS_MODEM_AXI_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_MSS_MODEM_AXI_BCR_BLK_ARES_SHFT                                                  0x0

#define HWIO_MSS_MODEM_AXI_CBCR_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x0000120c)
#define HWIO_MSS_MODEM_AXI_CBCR_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x0000120c)
#define HWIO_MSS_MODEM_AXI_CBCR_RMSK                                                   0x80000001
#define HWIO_MSS_MODEM_AXI_CBCR_IN          \
        in_dword(HWIO_MSS_MODEM_AXI_CBCR_ADDR)
#define HWIO_MSS_MODEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_AXI_CBCR_ADDR, m)
#define HWIO_MSS_MODEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_AXI_CBCR_ADDR,v)
#define HWIO_MSS_MODEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_AXI_CBCR_ADDR,m,v,HWIO_MSS_MODEM_AXI_CBCR_IN)
#define HWIO_MSS_MODEM_AXI_CBCR_CLKOFF_BMSK                                            0x80000000
#define HWIO_MSS_MODEM_AXI_CBCR_CLKOFF_SHFT                                                  0x1f
#define HWIO_MSS_MODEM_AXI_CBCR_CLKEN_BMSK                                                    0x1
#define HWIO_MSS_MODEM_AXI_CBCR_CLKEN_SHFT                                                    0x0

#define HWIO_MSS_NAV_AXI_CBCR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001210)
#define HWIO_MSS_NAV_AXI_CBCR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001210)
#define HWIO_MSS_NAV_AXI_CBCR_RMSK                                                     0x80000001
#define HWIO_MSS_NAV_AXI_CBCR_IN          \
        in_dword(HWIO_MSS_NAV_AXI_CBCR_ADDR)
#define HWIO_MSS_NAV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_AXI_CBCR_ADDR, m)
#define HWIO_MSS_NAV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_AXI_CBCR_ADDR,v)
#define HWIO_MSS_NAV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_AXI_CBCR_ADDR,m,v,HWIO_MSS_NAV_AXI_CBCR_IN)
#define HWIO_MSS_NAV_AXI_CBCR_CLKOFF_BMSK                                              0x80000000
#define HWIO_MSS_NAV_AXI_CBCR_CLKOFF_SHFT                                                    0x1f
#define HWIO_MSS_NAV_AXI_CBCR_CLKEN_BMSK                                                      0x1
#define HWIO_MSS_NAV_AXI_CBCR_CLKEN_SHFT                                                      0x0

#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001214)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_PHYS                                            (MSS_PERPH_REG_BASE_PHYS + 0x00001214)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_RMSK                                            0x80000003
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ADDR)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ADDR, m)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ADDR,v)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ADDR,m,v,HWIO_MSS_BIT_COXM_MND_CMD_RCGR_IN)
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_MSS_BIT_COXM_MND_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001218)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_PHYS                                            (MSS_PERPH_REG_BASE_PHYS + 0x00001218)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_RMSK                                                0x371f
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_BIT_COXM_MND_CFG_RCGR_ADDR)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_MND_CFG_RCGR_ADDR, m)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_MND_CFG_RCGR_ADDR,v)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_MND_CFG_RCGR_ADDR,m,v,HWIO_MSS_BIT_COXM_MND_CFG_RCGR_IN)
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_MSS_BIT_COXM_MND_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_MSS_BIT_COXM_MND_M_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x0000121c)
#define HWIO_MSS_BIT_COXM_MND_M_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x0000121c)
#define HWIO_MSS_BIT_COXM_MND_M_RMSK                                                       0xffff
#define HWIO_MSS_BIT_COXM_MND_M_IN          \
        in_dword(HWIO_MSS_BIT_COXM_MND_M_ADDR)
#define HWIO_MSS_BIT_COXM_MND_M_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_MND_M_ADDR, m)
#define HWIO_MSS_BIT_COXM_MND_M_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_MND_M_ADDR,v)
#define HWIO_MSS_BIT_COXM_MND_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_MND_M_ADDR,m,v,HWIO_MSS_BIT_COXM_MND_M_IN)
#define HWIO_MSS_BIT_COXM_MND_M_M_VALUE_BMSK                                               0xffff
#define HWIO_MSS_BIT_COXM_MND_M_M_VALUE_SHFT                                                  0x0

#define HWIO_MSS_BIT_COXM_MND_N_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00001220)
#define HWIO_MSS_BIT_COXM_MND_N_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00001220)
#define HWIO_MSS_BIT_COXM_MND_N_RMSK                                                       0xffff
#define HWIO_MSS_BIT_COXM_MND_N_IN          \
        in_dword(HWIO_MSS_BIT_COXM_MND_N_ADDR)
#define HWIO_MSS_BIT_COXM_MND_N_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_MND_N_ADDR, m)
#define HWIO_MSS_BIT_COXM_MND_N_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_MND_N_ADDR,v)
#define HWIO_MSS_BIT_COXM_MND_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_MND_N_ADDR,m,v,HWIO_MSS_BIT_COXM_MND_N_IN)
#define HWIO_MSS_BIT_COXM_MND_N_N_VALUE_BMSK                                               0xffff
#define HWIO_MSS_BIT_COXM_MND_N_N_VALUE_SHFT                                                  0x0

#define HWIO_MSS_BIT_COXM_MND_D_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00001224)
#define HWIO_MSS_BIT_COXM_MND_D_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00001224)
#define HWIO_MSS_BIT_COXM_MND_D_RMSK                                                       0xffff
#define HWIO_MSS_BIT_COXM_MND_D_IN          \
        in_dword(HWIO_MSS_BIT_COXM_MND_D_ADDR)
#define HWIO_MSS_BIT_COXM_MND_D_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_MND_D_ADDR, m)
#define HWIO_MSS_BIT_COXM_MND_D_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_MND_D_ADDR,v)
#define HWIO_MSS_BIT_COXM_MND_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_MND_D_ADDR,m,v,HWIO_MSS_BIT_COXM_MND_D_IN)
#define HWIO_MSS_BIT_COXM_MND_D_D_VALUE_BMSK                                               0xffff
#define HWIO_MSS_BIT_COXM_MND_D_D_VALUE_SHFT                                                  0x0

#define HWIO_MSS_ALT_RESET_Q6SS_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00001228)
#define HWIO_MSS_ALT_RESET_Q6SS_PHYS                                                   (MSS_PERPH_REG_BASE_PHYS + 0x00001228)
#define HWIO_MSS_ALT_RESET_Q6SS_RMSK                                                          0x1
#define HWIO_MSS_ALT_RESET_Q6SS_IN          \
        in_dword(HWIO_MSS_ALT_RESET_Q6SS_ADDR)
#define HWIO_MSS_ALT_RESET_Q6SS_INM(m)      \
        in_dword_masked(HWIO_MSS_ALT_RESET_Q6SS_ADDR, m)
#define HWIO_MSS_ALT_RESET_Q6SS_OUT(v)      \
        out_dword(HWIO_MSS_ALT_RESET_Q6SS_ADDR,v)
#define HWIO_MSS_ALT_RESET_Q6SS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ALT_RESET_Q6SS_ADDR,m,v,HWIO_MSS_ALT_RESET_Q6SS_IN)
#define HWIO_MSS_ALT_RESET_Q6SS_EN_BMSK                                                       0x1
#define HWIO_MSS_ALT_RESET_Q6SS_EN_SHFT                                                       0x0

#define HWIO_MSS_BIT_COXM_CBCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x0000122c)
#define HWIO_MSS_BIT_COXM_CBCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x0000122c)
#define HWIO_MSS_BIT_COXM_CBCR_RMSK                                                    0x80000001
#define HWIO_MSS_BIT_COXM_CBCR_IN          \
        in_dword(HWIO_MSS_BIT_COXM_CBCR_ADDR)
#define HWIO_MSS_BIT_COXM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BIT_COXM_CBCR_ADDR, m)
#define HWIO_MSS_BIT_COXM_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BIT_COXM_CBCR_ADDR,v)
#define HWIO_MSS_BIT_COXM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIT_COXM_CBCR_ADDR,m,v,HWIO_MSS_BIT_COXM_CBCR_IN)
#define HWIO_MSS_BIT_COXM_CBCR_CLKOFF_BMSK                                             0x80000000
#define HWIO_MSS_BIT_COXM_CBCR_CLKOFF_SHFT                                                   0x1f
#define HWIO_MSS_BIT_COXM_CBCR_CLKEN_BMSK                                                     0x1
#define HWIO_MSS_BIT_COXM_CBCR_CLKEN_SHFT                                                     0x0

#define HWIO_MSS_BUS_COXM_CBCR_ADDR                                                    (MSS_PERPH_REG_BASE      + 0x00001230)
#define HWIO_MSS_BUS_COXM_CBCR_PHYS                                                    (MSS_PERPH_REG_BASE_PHYS + 0x00001230)
#define HWIO_MSS_BUS_COXM_CBCR_RMSK                                                    0x80007ff1
#define HWIO_MSS_BUS_COXM_CBCR_IN          \
        in_dword(HWIO_MSS_BUS_COXM_CBCR_ADDR)
#define HWIO_MSS_BUS_COXM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_COXM_CBCR_ADDR, m)
#define HWIO_MSS_BUS_COXM_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_COXM_CBCR_ADDR,v)
#define HWIO_MSS_BUS_COXM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_COXM_CBCR_ADDR,m,v,HWIO_MSS_BUS_COXM_CBCR_IN)
#define HWIO_MSS_BUS_COXM_CBCR_CLKOFF_BMSK                                             0x80000000
#define HWIO_MSS_BUS_COXM_CBCR_CLKOFF_SHFT                                                   0x1f
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_MSS_BUS_COXM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_MSS_BUS_COXM_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_MSS_BUS_COXM_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_MSS_BUS_COXM_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_MSS_BUS_COXM_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_MSS_BUS_COXM_CBCR_CLKEN_BMSK                                                     0x1
#define HWIO_MSS_BUS_COXM_CBCR_CLKEN_SHFT                                                     0x0

#define HWIO_MSS_COXM_BCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00001234)
#define HWIO_MSS_COXM_BCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00001234)
#define HWIO_MSS_COXM_BCR_RMSK                                                         0x80000001
#define HWIO_MSS_COXM_BCR_IN          \
        in_dword(HWIO_MSS_COXM_BCR_ADDR)
#define HWIO_MSS_COXM_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_COXM_BCR_ADDR, m)
#define HWIO_MSS_COXM_BCR_OUT(v)      \
        out_dword(HWIO_MSS_COXM_BCR_ADDR,v)
#define HWIO_MSS_COXM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_COXM_BCR_ADDR,m,v,HWIO_MSS_COXM_BCR_IN)
#define HWIO_MSS_COXM_BCR_BUS_COXM_SM_ARES_IN_BMSK                                     0x80000000
#define HWIO_MSS_COXM_BCR_BUS_COXM_SM_ARES_IN_SHFT                                           0x1f
#define HWIO_MSS_COXM_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_MSS_COXM_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_MSS_RFFE_BCR_ADDR                                                         (MSS_PERPH_REG_BASE      + 0x00001240)
#define HWIO_MSS_RFFE_BCR_PHYS                                                         (MSS_PERPH_REG_BASE_PHYS + 0x00001240)
#define HWIO_MSS_RFFE_BCR_RMSK                                                         0x80000001
#define HWIO_MSS_RFFE_BCR_IN          \
        in_dword(HWIO_MSS_RFFE_BCR_ADDR)
#define HWIO_MSS_RFFE_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_RFFE_BCR_ADDR, m)
#define HWIO_MSS_RFFE_BCR_OUT(v)      \
        out_dword(HWIO_MSS_RFFE_BCR_ADDR,v)
#define HWIO_MSS_RFFE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RFFE_BCR_ADDR,m,v,HWIO_MSS_RFFE_BCR_IN)
#define HWIO_MSS_RFFE_BCR_RFFE_SM_ARES_IN_BMSK                                         0x80000000
#define HWIO_MSS_RFFE_BCR_RFFE_SM_ARES_IN_SHFT                                               0x1f
#define HWIO_MSS_RFFE_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_MSS_RFFE_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_MSS_TWO_XO_RFFE_CBCR_ADDR                                                 (MSS_PERPH_REG_BASE      + 0x00001244)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_PHYS                                                 (MSS_PERPH_REG_BASE_PHYS + 0x00001244)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_RMSK                                                 0x80000001
#define HWIO_MSS_TWO_XO_RFFE_CBCR_IN          \
        in_dword(HWIO_MSS_TWO_XO_RFFE_CBCR_ADDR)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_TWO_XO_RFFE_CBCR_ADDR, m)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_TWO_XO_RFFE_CBCR_ADDR,v)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TWO_XO_RFFE_CBCR_ADDR,m,v,HWIO_MSS_TWO_XO_RFFE_CBCR_IN)
#define HWIO_MSS_TWO_XO_RFFE_CBCR_CLKOFF_BMSK                                          0x80000000
#define HWIO_MSS_TWO_XO_RFFE_CBCR_CLKOFF_SHFT                                                0x1f
#define HWIO_MSS_TWO_XO_RFFE_CBCR_CLKEN_BMSK                                                  0x1
#define HWIO_MSS_TWO_XO_RFFE_CBCR_CLKEN_SHFT                                                  0x0

#define HWIO_MSS_ONE_XO_RFFE_CBCR_ADDR                                                 (MSS_PERPH_REG_BASE      + 0x00001248)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_PHYS                                                 (MSS_PERPH_REG_BASE_PHYS + 0x00001248)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_RMSK                                                 0x80000001
#define HWIO_MSS_ONE_XO_RFFE_CBCR_IN          \
        in_dword(HWIO_MSS_ONE_XO_RFFE_CBCR_ADDR)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_ONE_XO_RFFE_CBCR_ADDR, m)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_ONE_XO_RFFE_CBCR_ADDR,v)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ONE_XO_RFFE_CBCR_ADDR,m,v,HWIO_MSS_ONE_XO_RFFE_CBCR_IN)
#define HWIO_MSS_ONE_XO_RFFE_CBCR_CLKOFF_BMSK                                          0x80000000
#define HWIO_MSS_ONE_XO_RFFE_CBCR_CLKOFF_SHFT                                                0x1f
#define HWIO_MSS_ONE_XO_RFFE_CBCR_CLKEN_BMSK                                                  0x1
#define HWIO_MSS_ONE_XO_RFFE_CBCR_CLKEN_SHFT                                                  0x0

#define HWIO_MSS_HALF_XO_RFFE_CBCR_ADDR                                                (MSS_PERPH_REG_BASE      + 0x0000124c)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_PHYS                                                (MSS_PERPH_REG_BASE_PHYS + 0x0000124c)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_RMSK                                                0x80000001
#define HWIO_MSS_HALF_XO_RFFE_CBCR_IN          \
        in_dword(HWIO_MSS_HALF_XO_RFFE_CBCR_ADDR)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_HALF_XO_RFFE_CBCR_ADDR, m)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_HALF_XO_RFFE_CBCR_ADDR,v)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HALF_XO_RFFE_CBCR_ADDR,m,v,HWIO_MSS_HALF_XO_RFFE_CBCR_IN)
#define HWIO_MSS_HALF_XO_RFFE_CBCR_CLKOFF_BMSK                                         0x80000000
#define HWIO_MSS_HALF_XO_RFFE_CBCR_CLKOFF_SHFT                                               0x1f
#define HWIO_MSS_HALF_XO_RFFE_CBCR_CLKEN_BMSK                                                 0x1
#define HWIO_MSS_HALF_XO_RFFE_CBCR_CLKEN_SHFT                                                 0x0

#define HWIO_MSS_ADC_CMD_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001250)
#define HWIO_MSS_ADC_CMD_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001250)
#define HWIO_MSS_ADC_CMD_RCGR_RMSK                                                     0x80000003
#define HWIO_MSS_ADC_CMD_RCGR_IN          \
        in_dword(HWIO_MSS_ADC_CMD_RCGR_ADDR)
#define HWIO_MSS_ADC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_ADC_CMD_RCGR_ADDR, m)
#define HWIO_MSS_ADC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_ADC_CMD_RCGR_ADDR,v)
#define HWIO_MSS_ADC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ADC_CMD_RCGR_ADDR,m,v,HWIO_MSS_ADC_CMD_RCGR_IN)
#define HWIO_MSS_ADC_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_MSS_ADC_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_MSS_ADC_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_MSS_ADC_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_MSS_ADC_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_MSS_ADC_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_MSS_ADC_CFG_RCGR_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x00001254)
#define HWIO_MSS_ADC_CFG_RCGR_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x00001254)
#define HWIO_MSS_ADC_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_MSS_ADC_CFG_RCGR_IN          \
        in_dword(HWIO_MSS_ADC_CFG_RCGR_ADDR)
#define HWIO_MSS_ADC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_ADC_CFG_RCGR_ADDR, m)
#define HWIO_MSS_ADC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_ADC_CFG_RCGR_ADDR,v)
#define HWIO_MSS_ADC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ADC_CFG_RCGR_ADDR,m,v,HWIO_MSS_ADC_CFG_RCGR_IN)
#define HWIO_MSS_ADC_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_MSS_ADC_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_MSS_ADC_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_MSS_ADC_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_MSS_TCSR_ACC_SEL_ADDR                                                     (MSS_PERPH_REG_BASE      + 0x0000f000)
#define HWIO_MSS_TCSR_ACC_SEL_PHYS                                                     (MSS_PERPH_REG_BASE_PHYS + 0x0000f000)
#define HWIO_MSS_TCSR_ACC_SEL_RMSK                                                            0x3
#define HWIO_MSS_TCSR_ACC_SEL_IN          \
        in_dword(HWIO_MSS_TCSR_ACC_SEL_ADDR)
#define HWIO_MSS_TCSR_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_TCSR_ACC_SEL_ADDR, m)
#define HWIO_MSS_TCSR_ACC_SEL_OUT(v)      \
        out_dword(HWIO_MSS_TCSR_ACC_SEL_ADDR,v)
#define HWIO_MSS_TCSR_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TCSR_ACC_SEL_ADDR,m,v,HWIO_MSS_TCSR_ACC_SEL_IN)
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_BMSK                                                0x3
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8
 *--------------------------------------------------------------------------*/

#define VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE                  (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE      + 0x00000000)
#define VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_SIZE             0x1000
#define VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_USED             0xe0c
#define VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS             (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_RMSK                                 0x1000700
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x700
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_RMSK                            0x7070007
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                   0x7000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_RMSK                             0x7070007
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                    0x7000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_RMSK                           0x7070007
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                  0x7000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_RWE_BMSK                                 0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_RWE_BMSK                                 0xff
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_MAXn                                        3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_MAXn                                       3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_RMSK                                0x80070007
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_MAXn                                         3
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_MASK_BMSK                              0x70000
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ID_BMSK                                    0x7
#define HWIO_VMIDMT_MSS_NAV_CE_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8
 *--------------------------------------------------------------------------*/

#define VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE                  (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE      + 0x00000000)
#define VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_SIZE             0x1000
#define VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_USED             0xe0c
#define VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS             (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_RMSK                                 0x1000700
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x700
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_RMSK                            0x7070007
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                   0x7000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_RMSK                             0x7070007
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                    0x7000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_RMSK                           0x7070007
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                  0x7000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_RWE_BMSK                                 0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_RMSK                                     0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_RWE_BMSK                                 0xff
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_MAXn                                        3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_MAXn                                       3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_MSS_Q6_CFG_VMIDMT_SMR_4_SSD3_SID3_MA8_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_RMSK                                0x80070007
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_MAXn                                         3
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_MASK_BMSK                              0x70000
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ID_BMSK                                    0x7
#define HWIO_VMIDMT_MSS_Q6_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128
 *--------------------------------------------------------------------------*/

#define VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE              (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE      + 0x00000000)
#define VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_SIZE         0x1000
#define VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_USED         0xffc
#define VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS         (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_RMSK                                 0x100ff00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0xff00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_RMSK                           0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_RMSK                            0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_RMSK                          0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_MAXn                                      127
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_MAXn                                     127
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_RMSK                                0x807f007f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_MAXn                                       127
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_MASK_BMSK                             0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ID_BMSK                                   0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_1_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128
 *--------------------------------------------------------------------------*/

#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE              (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE      + 0x00000000)
#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_SIZE         0x1000
#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_USED         0xffc
#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS         (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_RMSK                                 0x100ff00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0xff00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_RMSK                           0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_RMSK                            0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_RMSK                          0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_MAXn                                      127
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_MAXn                                     127
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_RMSK                                0x807f007f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_MAXn                                       127
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_MASK_BMSK                             0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ID_BMSK                                   0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128
 *--------------------------------------------------------------------------*/

#define VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE              (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE      + 0x00000000)
#define VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_SIZE         0x1000
#define VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_USED         0xffc
#define VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS         (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_RMSK                                 0x100ff00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0xff00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_RMSK                           0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_RMSK                            0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_RMSK                          0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_MAXn                                      127
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_MAXn                                     127
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_RMSK                                0x807f007f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_MAXn                                       127
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_MASK_BMSK                             0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ID_BMSK                                   0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_3_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128
 *--------------------------------------------------------------------------*/

#define VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE              (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE      + 0x00000000)
#define VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_SIZE         0x1000
#define VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_USED         0xffc
#define VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS         (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_PHYS + 0x00000000)

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000004)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_RMSK                                 0x100ff00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0xff00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_ADDR                              (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_PHYS                              (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_ADDR                        (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_PHYS                        (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_ADDR                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_PHYS                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_ADDR                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_PHYS                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_RMSK                           0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ADDR                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_PHYS                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_ADDR                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_PHYS                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_ADDR                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_PHYS                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000000)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_ADDR                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_PHYS                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000008)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_ADDR                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_PHYS                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000010)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000020)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000024)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000028)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000030)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000034)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000003c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000040)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_ADDR                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_PHYS                                (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000048)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_ADDR                         (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_PHYS                         (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000004c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_ADDR                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_PHYS                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000050)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_ADDR                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_PHYS                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000054)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_RMSK                            0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ADDR                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_PHYS                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000058)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_ADDR                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_PHYS                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000090)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_ADDR                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_PHYS                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000009c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000400)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000408)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000410)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_ADDR                             (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_PHYS                             (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000440)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_ADDR                              (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_PHYS                              (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000448)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_ADDR                       (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_PHYS                       (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000044c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_ADDR                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_PHYS                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000450)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_ADDR                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_PHYS                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000454)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_RMSK                          0x7f7f007f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x7f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ADDR                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_PHYS                          (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000458)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_ADDR                         (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_PHYS                         (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000490)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000080)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000084)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000088)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000008c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000480)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000484)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR1_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000488)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR2_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_ADDR                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_PHYS                               (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x0000048c)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_RMSK                               0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_RWE_BMSK                           0xffffffff
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MSDR3_RWE_SHFT                                  0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_ADDR                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_PHYS                                 (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000494)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_IN          \
        in_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_ADDR)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_ADDR, m)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_ADDR,v)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_ADDR,m,v,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_IN)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_ADDR(n)                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_PHYS(n)                            (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_MAXn                                      127
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_ADDR(n)                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_PHYS(n)                           (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_MAXn                                     127
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ADDR(n)                             (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_PHYS(n)                             (VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_RMSK                                0x807f007f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_MAXn                                       127
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ADDR(n), HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_RMSK)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_INI(n))
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_MASK_BMSK                             0x7f0000
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ID_BMSK                                   0x7f
#define HWIO_VMIDMT_PCNOC_SNOC_4_CFG_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: RPM_VMIDMT
 *--------------------------------------------------------------------------*/

#define RPM_VMIDMT_REG_BASE                                      (RPM_BASE      + 0x00088000)
#define RPM_VMIDMT_REG_BASE_SIZE                                 0x1000
#define RPM_VMIDMT_REG_BASE_USED                                 0xe00
#define RPM_VMIDMT_REG_BASE_PHYS                                 (RPM_BASE_PHYS + 0x00088000)

#define HWIO_RPM_VMIDMT_SCR0_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_RPM_VMIDMT_SCR0_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_RPM_VMIDMT_SCR0_RMSK                                0x3fd707f5
#define HWIO_RPM_VMIDMT_SCR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_SCR0_ADDR)
#define HWIO_RPM_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SCR0_ADDR, m)
#define HWIO_RPM_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SCR0_ADDR,v)
#define HWIO_RPM_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SCR0_ADDR,m,v,HWIO_RPM_VMIDMT_SCR0_IN)
#define HWIO_RPM_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_RPM_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_RPM_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_RPM_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_RPM_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_RPM_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_RPM_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_RPM_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_RPM_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_RPM_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_RPM_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_RPM_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_RPM_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_RPM_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_RPM_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_RPM_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_RPM_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_RPM_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_RPM_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_RPM_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_RPM_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_RPM_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_RPM_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_RPM_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_RPM_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_RPM_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_RPM_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_RPM_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_RPM_VMIDMT_SCR1_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000004)
#define HWIO_RPM_VMIDMT_SCR1_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000004)
#define HWIO_RPM_VMIDMT_SCR1_RMSK                                 0x1000100
#define HWIO_RPM_VMIDMT_SCR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_SCR1_ADDR)
#define HWIO_RPM_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SCR1_ADDR, m)
#define HWIO_RPM_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SCR1_ADDR,v)
#define HWIO_RPM_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SCR1_ADDR,m,v,HWIO_RPM_VMIDMT_SCR1_IN)
#define HWIO_RPM_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_RPM_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_RPM_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x100
#define HWIO_RPM_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_RPM_VMIDMT_SCR2_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_RPM_VMIDMT_SCR2_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_RPM_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_RPM_VMIDMT_SCR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_SCR2_ADDR)
#define HWIO_RPM_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SCR2_ADDR, m)
#define HWIO_RPM_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SCR2_ADDR,v)
#define HWIO_RPM_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SCR2_ADDR,m,v,HWIO_RPM_VMIDMT_SCR2_IN)
#define HWIO_RPM_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_RPM_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_RPM_VMIDMT_SACR_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_RPM_VMIDMT_SACR_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_RPM_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_RPM_VMIDMT_SACR_IN          \
        in_dword(HWIO_RPM_VMIDMT_SACR_ADDR)
#define HWIO_RPM_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SACR_ADDR, m)
#define HWIO_RPM_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SACR_ADDR,v)
#define HWIO_RPM_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SACR_ADDR,m,v,HWIO_RPM_VMIDMT_SACR_IN)
#define HWIO_RPM_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_RPM_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_RPM_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_RPM_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_RPM_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_RPM_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_RPM_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_RPM_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_RPM_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_RPM_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_RPM_VMIDMT_SIDR0_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_RPM_VMIDMT_SIDR0_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_RPM_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_RPM_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR0_ADDR)
#define HWIO_RPM_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_RPM_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_RPM_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_RPM_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_RPM_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_RPM_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_RPM_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_RPM_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_RPM_VMIDMT_SIDR1_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_RPM_VMIDMT_SIDR1_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_RPM_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_RPM_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR1_ADDR)
#define HWIO_RPM_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR1_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_RPM_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_RPM_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_RPM_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_RPM_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_RPM_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_RPM_VMIDMT_SIDR2_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_RPM_VMIDMT_SIDR2_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_RPM_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_RPM_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR2_ADDR)
#define HWIO_RPM_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR2_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_RPM_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_RPM_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_RPM_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_RPM_VMIDMT_SIDR4_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_RPM_VMIDMT_SIDR4_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_RPM_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_RPM_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR4_ADDR)
#define HWIO_RPM_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR4_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_RPM_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_RPM_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_RPM_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_RPM_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_RPM_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_RPM_VMIDMT_SIDR5_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_RPM_VMIDMT_SIDR5_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_RPM_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_RPM_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR5_ADDR)
#define HWIO_RPM_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR5_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_RPM_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_RPM_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_RPM_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_RPM_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_RPM_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_RPM_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_RPM_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_RPM_VMIDMT_SIDR7_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_RPM_VMIDMT_SIDR7_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_RPM_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_RPM_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_RPM_VMIDMT_SIDR7_ADDR)
#define HWIO_RPM_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SIDR7_ADDR, m)
#define HWIO_RPM_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_RPM_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_RPM_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_RPM_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_RPM_VMIDMT_SGFAR0_ADDR                              (RPM_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_RPM_VMIDMT_SGFAR0_PHYS                              (RPM_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_RPM_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_RPM_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFAR0_ADDR)
#define HWIO_RPM_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_RPM_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_RPM_VMIDMT_SGFSR_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_RPM_VMIDMT_SGFSR_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_RPM_VMIDMT_SGFSR_RMSK                               0xc0000022
#define HWIO_RPM_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFSR_ADDR)
#define HWIO_RPM_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFSR_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SGFSR_ADDR,v)
#define HWIO_RPM_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SGFSR_ADDR,m,v,HWIO_RPM_VMIDMT_SGFSR_IN)
#define HWIO_RPM_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_RPM_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_RPM_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_RPM_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_RPM_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_RPM_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_RPM_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_RPM_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_RPM_VMIDMT_SGFSRRESTORE_ADDR                        (RPM_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_PHYS                        (RPM_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000022
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_RPM_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_RPM_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_RPM_VMIDMT_SGFSYNDR0_ADDR                           (RPM_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_RPM_VMIDMT_SGFSYNDR0_PHYS                           (RPM_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_RPM_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_RPM_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_RPM_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_RPM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_RPM_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_RPM_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_RPM_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_RPM_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_RPM_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_RPM_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_RPM_VMIDMT_SGFSYNDR1_ADDR                           (RPM_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_RPM_VMIDMT_SGFSYNDR1_PHYS                           (RPM_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_RPM_VMIDMT_SGFSYNDR1_RMSK                            0x1010001
#define HWIO_RPM_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_RPM_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                   0x1000000
#define HWIO_RPM_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_RPM_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x10000
#define HWIO_RPM_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_RPM_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x1
#define HWIO_RPM_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_RPM_VMIDMT_SGFSYNDR2_ADDR                           (RPM_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_RPM_VMIDMT_SGFSYNDR2_PHYS                           (RPM_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_RPM_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_RPM_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_RPM_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_RPM_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_RPM_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_RPM_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_RPM_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_RPM_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_RPM_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_RPM_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_RPM_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_RPM_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_RPM_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_RPM_VMIDMT_VMIDMTSCR0_ADDR                          (RPM_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_PHYS                          (RPM_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_RPM_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_RPM_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_RPM_VMIDMT_CR0_ADDR                                 (RPM_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_RPM_VMIDMT_CR0_PHYS                                 (RPM_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_RPM_VMIDMT_CR0_RMSK                                  0xfd70ff5
#define HWIO_RPM_VMIDMT_CR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_CR0_ADDR)
#define HWIO_RPM_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_CR0_ADDR, m)
#define HWIO_RPM_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_CR0_ADDR,v)
#define HWIO_RPM_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_CR0_ADDR,m,v,HWIO_RPM_VMIDMT_CR0_IN)
#define HWIO_RPM_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_RPM_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_RPM_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_RPM_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_RPM_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_RPM_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_RPM_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_RPM_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_RPM_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_RPM_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_RPM_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_RPM_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_RPM_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_RPM_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_RPM_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_RPM_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_RPM_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_RPM_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_RPM_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_RPM_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_RPM_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_RPM_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_RPM_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_RPM_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_RPM_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_RPM_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_RPM_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_RPM_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_RPM_VMIDMT_CR2_ADDR                                 (RPM_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_RPM_VMIDMT_CR2_PHYS                                 (RPM_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_RPM_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_RPM_VMIDMT_CR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_CR2_ADDR)
#define HWIO_RPM_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_CR2_ADDR, m)
#define HWIO_RPM_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_CR2_ADDR,v)
#define HWIO_RPM_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_CR2_ADDR,m,v,HWIO_RPM_VMIDMT_CR2_IN)
#define HWIO_RPM_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_RPM_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_RPM_VMIDMT_ACR_ADDR                                 (RPM_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_RPM_VMIDMT_ACR_PHYS                                 (RPM_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_RPM_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_RPM_VMIDMT_ACR_IN          \
        in_dword(HWIO_RPM_VMIDMT_ACR_ADDR)
#define HWIO_RPM_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_ACR_ADDR, m)
#define HWIO_RPM_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_ACR_ADDR,v)
#define HWIO_RPM_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_ACR_ADDR,m,v,HWIO_RPM_VMIDMT_ACR_IN)
#define HWIO_RPM_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_RPM_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_RPM_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_RPM_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_RPM_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_RPM_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_RPM_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_RPM_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_RPM_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_RPM_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_RPM_VMIDMT_IDR0_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_RPM_VMIDMT_IDR0_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_RPM_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_RPM_VMIDMT_IDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR0_ADDR)
#define HWIO_RPM_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_RPM_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_RPM_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_RPM_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_RPM_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_RPM_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_RPM_VMIDMT_IDR1_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_RPM_VMIDMT_IDR1_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_RPM_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_RPM_VMIDMT_IDR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR1_ADDR)
#define HWIO_RPM_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR1_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_RPM_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_RPM_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_RPM_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_RPM_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_RPM_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_RPM_VMIDMT_IDR2_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_RPM_VMIDMT_IDR2_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_RPM_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_RPM_VMIDMT_IDR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR2_ADDR)
#define HWIO_RPM_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR2_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_RPM_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_RPM_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_RPM_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_RPM_VMIDMT_IDR4_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_RPM_VMIDMT_IDR4_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_RPM_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_RPM_VMIDMT_IDR4_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR4_ADDR)
#define HWIO_RPM_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR4_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_RPM_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_RPM_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_RPM_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_RPM_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_RPM_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_RPM_VMIDMT_IDR5_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_RPM_VMIDMT_IDR5_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_RPM_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_RPM_VMIDMT_IDR5_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR5_ADDR)
#define HWIO_RPM_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR5_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_RPM_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_RPM_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_RPM_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_RPM_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_RPM_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_RPM_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_RPM_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_RPM_VMIDMT_IDR7_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_RPM_VMIDMT_IDR7_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_RPM_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_RPM_VMIDMT_IDR7_IN          \
        in_dword(HWIO_RPM_VMIDMT_IDR7_ADDR)
#define HWIO_RPM_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_IDR7_ADDR, m)
#define HWIO_RPM_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_RPM_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_RPM_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_RPM_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_RPM_VMIDMT_GFAR0_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_RPM_VMIDMT_GFAR0_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_RPM_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_RPM_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFAR0_ADDR)
#define HWIO_RPM_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFAR0_ADDR, m)
#define HWIO_RPM_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_RPM_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_RPM_VMIDMT_GFSR_ADDR                                (RPM_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_RPM_VMIDMT_GFSR_PHYS                                (RPM_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_RPM_VMIDMT_GFSR_RMSK                                0xc00000a2
#define HWIO_RPM_VMIDMT_GFSR_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFSR_ADDR)
#define HWIO_RPM_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFSR_ADDR, m)
#define HWIO_RPM_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_GFSR_ADDR,v)
#define HWIO_RPM_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_GFSR_ADDR,m,v,HWIO_RPM_VMIDMT_GFSR_IN)
#define HWIO_RPM_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_RPM_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_RPM_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_RPM_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_RPM_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_RPM_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_RPM_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_RPM_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_RPM_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_RPM_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_RPM_VMIDMT_GFSRRESTORE_ADDR                         (RPM_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_PHYS                         (RPM_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a2
#define HWIO_RPM_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_RPM_VMIDMT_GFSRRESTORE_IN)
#define HWIO_RPM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_RPM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_RPM_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_RPM_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_RPM_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_RPM_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_RPM_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_RPM_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_RPM_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_RPM_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_RPM_VMIDMT_GFSYNDR0_ADDR                            (RPM_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_RPM_VMIDMT_GFSYNDR0_PHYS                            (RPM_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_RPM_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_RPM_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_RPM_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_RPM_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_RPM_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_RPM_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_RPM_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_RPM_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_RPM_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_RPM_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_RPM_VMIDMT_GFSYNDR1_ADDR                            (RPM_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_RPM_VMIDMT_GFSYNDR1_PHYS                            (RPM_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_RPM_VMIDMT_GFSYNDR1_RMSK                             0x1010001
#define HWIO_RPM_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_RPM_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_RPM_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                    0x1000000
#define HWIO_RPM_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_RPM_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x10000
#define HWIO_RPM_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_RPM_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x1
#define HWIO_RPM_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_RPM_VMIDMT_GFSYNDR2_ADDR                            (RPM_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_RPM_VMIDMT_GFSYNDR2_PHYS                            (RPM_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_RPM_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_RPM_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_RPM_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_RPM_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_RPM_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_RPM_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_RPM_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_RPM_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_RPM_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_RPM_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_RPM_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_RPM_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_RPM_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_RPM_VMIDMT_VMIDMTCR0_ADDR                           (RPM_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_PHYS                           (RPM_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_RPM_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_RPM_VMIDMT_VMIDMTCR0_IN)
#define HWIO_RPM_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_RPM_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_RPM_VMIDMT_VMIDMTACR_ADDR                           (RPM_VMIDMT_REG_BASE      + 0x0000009c)
#define HWIO_RPM_VMIDMT_VMIDMTACR_PHYS                           (RPM_VMIDMT_REG_BASE_PHYS + 0x0000009c)
#define HWIO_RPM_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_RPM_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_RPM_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_RPM_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_RPM_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_RPM_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_RPM_VMIDMT_VMIDMTACR_IN)
#define HWIO_RPM_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_RPM_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_RPM_VMIDMT_NSCR0_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000400)
#define HWIO_RPM_VMIDMT_NSCR0_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000400)
#define HWIO_RPM_VMIDMT_NSCR0_RMSK                                0xfd70ff5
#define HWIO_RPM_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSCR0_ADDR)
#define HWIO_RPM_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSCR0_ADDR, m)
#define HWIO_RPM_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSCR0_ADDR,v)
#define HWIO_RPM_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSCR0_ADDR,m,v,HWIO_RPM_VMIDMT_NSCR0_IN)
#define HWIO_RPM_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_RPM_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_RPM_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_RPM_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_RPM_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_RPM_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_RPM_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_RPM_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_RPM_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_RPM_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_RPM_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_RPM_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_RPM_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_RPM_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_RPM_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_RPM_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_RPM_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_RPM_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_RPM_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_RPM_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_RPM_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_RPM_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_RPM_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_RPM_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_RPM_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_RPM_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_RPM_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_RPM_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_RPM_VMIDMT_NSCR2_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000408)
#define HWIO_RPM_VMIDMT_NSCR2_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000408)
#define HWIO_RPM_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_RPM_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSCR2_ADDR)
#define HWIO_RPM_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSCR2_ADDR, m)
#define HWIO_RPM_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSCR2_ADDR,v)
#define HWIO_RPM_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSCR2_ADDR,m,v,HWIO_RPM_VMIDMT_NSCR2_IN)
#define HWIO_RPM_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_RPM_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_RPM_VMIDMT_NSACR_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000410)
#define HWIO_RPM_VMIDMT_NSACR_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000410)
#define HWIO_RPM_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_RPM_VMIDMT_NSACR_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSACR_ADDR)
#define HWIO_RPM_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSACR_ADDR, m)
#define HWIO_RPM_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSACR_ADDR,v)
#define HWIO_RPM_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSACR_ADDR,m,v,HWIO_RPM_VMIDMT_NSACR_IN)
#define HWIO_RPM_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_RPM_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_RPM_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_RPM_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_RPM_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_RPM_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_RPM_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_RPM_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_RPM_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_RPM_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_RPM_VMIDMT_NSGFAR0_ADDR                             (RPM_VMIDMT_REG_BASE      + 0x00000440)
#define HWIO_RPM_VMIDMT_NSGFAR0_PHYS                             (RPM_VMIDMT_REG_BASE_PHYS + 0x00000440)
#define HWIO_RPM_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_RPM_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFAR0_ADDR)
#define HWIO_RPM_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_RPM_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_RPM_VMIDMT_NSGFSR_ADDR                              (RPM_VMIDMT_REG_BASE      + 0x00000448)
#define HWIO_RPM_VMIDMT_NSGFSR_PHYS                              (RPM_VMIDMT_REG_BASE_PHYS + 0x00000448)
#define HWIO_RPM_VMIDMT_NSGFSR_RMSK                              0xc00000a2
#define HWIO_RPM_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFSR_ADDR)
#define HWIO_RPM_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_RPM_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSGFSR_ADDR,m,v,HWIO_RPM_VMIDMT_NSGFSR_IN)
#define HWIO_RPM_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_RPM_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_RPM_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_RPM_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_RPM_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_RPM_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_RPM_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_RPM_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_RPM_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_RPM_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_ADDR                       (RPM_VMIDMT_REG_BASE      + 0x0000044c)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_PHYS                       (RPM_VMIDMT_REG_BASE_PHYS + 0x0000044c)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a2
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_RPM_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_RPM_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_RPM_VMIDMT_NSGFSYNDR0_ADDR                          (RPM_VMIDMT_REG_BASE      + 0x00000450)
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_PHYS                          (RPM_VMIDMT_REG_BASE_PHYS + 0x00000450)
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_RPM_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_RPM_VMIDMT_NSGFSYNDR1_ADDR                          (RPM_VMIDMT_REG_BASE      + 0x00000454)
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_PHYS                          (RPM_VMIDMT_REG_BASE_PHYS + 0x00000454)
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_RMSK                           0x1010001
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                  0x1000000
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x10000
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x1
#define HWIO_RPM_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_RPM_VMIDMT_NSGFSYNDR2_ADDR                          (RPM_VMIDMT_REG_BASE      + 0x00000458)
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_PHYS                          (RPM_VMIDMT_REG_BASE_PHYS + 0x00000458)
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_RPM_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_ADDR                         (RPM_VMIDMT_REG_BASE      + 0x00000490)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_PHYS                         (RPM_VMIDMT_REG_BASE_PHYS + 0x00000490)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_RPM_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_RPM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_RPM_VMIDMT_SSDR0_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000080)
#define HWIO_RPM_VMIDMT_SSDR0_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000080)
#define HWIO_RPM_VMIDMT_SSDR0_RMSK                                      0x1
#define HWIO_RPM_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_SSDR0_ADDR)
#define HWIO_RPM_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_SSDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_SSDR0_ADDR,v)
#define HWIO_RPM_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_SSDR0_ADDR,m,v,HWIO_RPM_VMIDMT_SSDR0_IN)
#define HWIO_RPM_VMIDMT_SSDR0_RWE_BMSK                                  0x1
#define HWIO_RPM_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_RPM_VMIDMT_MSDR0_ADDR                               (RPM_VMIDMT_REG_BASE      + 0x00000480)
#define HWIO_RPM_VMIDMT_MSDR0_PHYS                               (RPM_VMIDMT_REG_BASE_PHYS + 0x00000480)
#define HWIO_RPM_VMIDMT_MSDR0_RMSK                                      0x1
#define HWIO_RPM_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_RPM_VMIDMT_MSDR0_ADDR)
#define HWIO_RPM_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_MSDR0_ADDR, m)
#define HWIO_RPM_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_MSDR0_ADDR,v)
#define HWIO_RPM_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_MSDR0_ADDR,m,v,HWIO_RPM_VMIDMT_MSDR0_IN)
#define HWIO_RPM_VMIDMT_MSDR0_RWE_BMSK                                  0x1
#define HWIO_RPM_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_RPM_VMIDMT_MCR_ADDR                                 (RPM_VMIDMT_REG_BASE      + 0x00000494)
#define HWIO_RPM_VMIDMT_MCR_PHYS                                 (RPM_VMIDMT_REG_BASE_PHYS + 0x00000494)
#define HWIO_RPM_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_RPM_VMIDMT_MCR_IN          \
        in_dword(HWIO_RPM_VMIDMT_MCR_ADDR)
#define HWIO_RPM_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_RPM_VMIDMT_MCR_ADDR, m)
#define HWIO_RPM_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_RPM_VMIDMT_MCR_ADDR,v)
#define HWIO_RPM_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_MCR_ADDR,m,v,HWIO_RPM_VMIDMT_MCR_IN)
#define HWIO_RPM_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_RPM_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_RPM_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_RPM_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_RPM_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_RPM_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_RPM_VMIDMT_S2VRn_ADDR(n)                            (RPM_VMIDMT_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_RPM_VMIDMT_S2VRn_PHYS(n)                            (RPM_VMIDMT_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_RPM_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_RPM_VMIDMT_S2VRn_MAXn                                        0
#define HWIO_RPM_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_RPM_VMIDMT_S2VRn_ADDR(n), HWIO_RPM_VMIDMT_S2VRn_RMSK)
#define HWIO_RPM_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_RPM_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_RPM_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_RPM_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_RPM_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_RPM_VMIDMT_S2VRn_INI(n))
#define HWIO_RPM_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_RPM_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_RPM_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_RPM_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_RPM_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_RPM_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_RPM_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_RPM_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_RPM_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_RPM_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_RPM_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_RPM_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_RPM_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_RPM_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_RPM_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_RPM_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_RPM_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_RPM_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_RPM_VMIDMT_AS2VRn_ADDR(n)                           (RPM_VMIDMT_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_RPM_VMIDMT_AS2VRn_PHYS(n)                           (RPM_VMIDMT_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_RPM_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_RPM_VMIDMT_AS2VRn_MAXn                                       0
#define HWIO_RPM_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_RPM_VMIDMT_AS2VRn_ADDR(n), HWIO_RPM_VMIDMT_AS2VRn_RMSK)
#define HWIO_RPM_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_RPM_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_RPM_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_RPM_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_RPM_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_RPM_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_RPM_VMIDMT_AS2VRn_INI(n))
#define HWIO_RPM_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_RPM_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_RPM_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_RPM_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_RPM_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_RPM_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_RPM_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_RPM_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_RPM_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_RPM_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

/*----------------------------------------------------------------------------
 * MODULE: DEHR_VMIDMT
 *--------------------------------------------------------------------------*/

#define DEHR_VMIDMT_REG_BASE                                      (DEHR_WRAPPER_8K_R01_BASE      + 0x00001000)
#define DEHR_VMIDMT_REG_BASE_SIZE                                 0x1000
#define DEHR_VMIDMT_REG_BASE_USED                                 0xe00
#define DEHR_VMIDMT_REG_BASE_PHYS                                 (DEHR_WRAPPER_8K_R01_BASE_PHYS + 0x00001000)

#define HWIO_DEHR_VMIDMT_SCR0_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_DEHR_VMIDMT_SCR0_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_DEHR_VMIDMT_SCR0_RMSK                                0x3fd707f5
#define HWIO_DEHR_VMIDMT_SCR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SCR0_ADDR)
#define HWIO_DEHR_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SCR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SCR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SCR0_ADDR,m,v,HWIO_DEHR_VMIDMT_SCR0_IN)
#define HWIO_DEHR_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_DEHR_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_DEHR_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_DEHR_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_DEHR_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_DEHR_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_DEHR_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_DEHR_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_DEHR_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_DEHR_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_DEHR_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_DEHR_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_DEHR_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_DEHR_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_DEHR_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_DEHR_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_DEHR_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_DEHR_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_DEHR_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_DEHR_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_DEHR_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_DEHR_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_DEHR_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_DEHR_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_DEHR_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_DEHR_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_DEHR_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_DEHR_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_SCR1_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000004)
#define HWIO_DEHR_VMIDMT_SCR1_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000004)
#define HWIO_DEHR_VMIDMT_SCR1_RMSK                                 0x1000100
#define HWIO_DEHR_VMIDMT_SCR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SCR1_ADDR)
#define HWIO_DEHR_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SCR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SCR1_ADDR,v)
#define HWIO_DEHR_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SCR1_ADDR,m,v,HWIO_DEHR_VMIDMT_SCR1_IN)
#define HWIO_DEHR_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_DEHR_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_DEHR_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x100
#define HWIO_DEHR_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_DEHR_VMIDMT_SCR2_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_DEHR_VMIDMT_SCR2_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_DEHR_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_DEHR_VMIDMT_SCR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SCR2_ADDR)
#define HWIO_DEHR_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SCR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SCR2_ADDR,v)
#define HWIO_DEHR_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SCR2_ADDR,m,v,HWIO_DEHR_VMIDMT_SCR2_IN)
#define HWIO_DEHR_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_DEHR_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_DEHR_VMIDMT_SACR_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_DEHR_VMIDMT_SACR_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_DEHR_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_DEHR_VMIDMT_SACR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SACR_ADDR)
#define HWIO_DEHR_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SACR_ADDR, m)
#define HWIO_DEHR_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SACR_ADDR,v)
#define HWIO_DEHR_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SACR_ADDR,m,v,HWIO_DEHR_VMIDMT_SACR_IN)
#define HWIO_DEHR_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_DEHR_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_DEHR_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_DEHR_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_DEHR_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_DEHR_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_DEHR_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_DEHR_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_DEHR_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_DEHR_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_DEHR_VMIDMT_SIDR0_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_DEHR_VMIDMT_SIDR0_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_DEHR_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_DEHR_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR0_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_DEHR_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_DEHR_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_DEHR_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_DEHR_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_DEHR_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_DEHR_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_DEHR_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_SIDR1_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_DEHR_VMIDMT_SIDR1_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_DEHR_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_DEHR_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR1_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_DEHR_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_DEHR_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_DEHR_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_DEHR_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_DEHR_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_DEHR_VMIDMT_SIDR2_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_DEHR_VMIDMT_SIDR2_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_DEHR_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_DEHR_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR2_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_DEHR_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_DEHR_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_DEHR_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_DEHR_VMIDMT_SIDR4_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_DEHR_VMIDMT_SIDR4_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_DEHR_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_DEHR_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR4_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR4_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_DEHR_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_DEHR_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_DEHR_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_DEHR_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_DEHR_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_DEHR_VMIDMT_SIDR5_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_DEHR_VMIDMT_SIDR5_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_DEHR_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_DEHR_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR5_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR5_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_DEHR_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_DEHR_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_DEHR_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_DEHR_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_DEHR_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_DEHR_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_DEHR_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_DEHR_VMIDMT_SIDR7_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_DEHR_VMIDMT_SIDR7_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_DEHR_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_DEHR_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SIDR7_ADDR)
#define HWIO_DEHR_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SIDR7_ADDR, m)
#define HWIO_DEHR_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_DEHR_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_DEHR_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_DEHR_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_DEHR_VMIDMT_SGFAR0_ADDR                              (DEHR_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_DEHR_VMIDMT_SGFAR0_PHYS                              (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_DEHR_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_DEHR_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFAR0_ADDR)
#define HWIO_DEHR_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_DEHR_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_SGFSR_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_DEHR_VMIDMT_SGFSR_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_DEHR_VMIDMT_SGFSR_RMSK                               0xc0000022
#define HWIO_DEHR_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFSR_ADDR)
#define HWIO_DEHR_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFSR_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SGFSR_ADDR,v)
#define HWIO_DEHR_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SGFSR_ADDR,m,v,HWIO_DEHR_VMIDMT_SGFSR_IN)
#define HWIO_DEHR_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_DEHR_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_DEHR_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_DEHR_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_DEHR_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_DEHR_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_DEHR_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_DEHR_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_ADDR                        (DEHR_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_PHYS                        (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000022
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_DEHR_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_DEHR_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_DEHR_VMIDMT_SGFSYNDR0_ADDR                           (DEHR_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_PHYS                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_DEHR_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_DEHR_VMIDMT_SGFSYNDR1_ADDR                           (DEHR_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_PHYS                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_RMSK                            0x1010001
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                   0x1000000
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x10000
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x1
#define HWIO_DEHR_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_DEHR_VMIDMT_SGFSYNDR2_ADDR                           (DEHR_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_PHYS                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_DEHR_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_ADDR                          (DEHR_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_PHYS                          (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_DEHR_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_DEHR_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_DEHR_VMIDMT_CR0_ADDR                                 (DEHR_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_DEHR_VMIDMT_CR0_PHYS                                 (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_DEHR_VMIDMT_CR0_RMSK                                  0xfd70ff5
#define HWIO_DEHR_VMIDMT_CR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_CR0_ADDR)
#define HWIO_DEHR_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_CR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_CR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_CR0_ADDR,m,v,HWIO_DEHR_VMIDMT_CR0_IN)
#define HWIO_DEHR_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_DEHR_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_DEHR_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_DEHR_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_DEHR_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_DEHR_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_DEHR_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_DEHR_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_DEHR_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_DEHR_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_DEHR_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_DEHR_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_DEHR_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_DEHR_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_DEHR_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_DEHR_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_DEHR_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_DEHR_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_DEHR_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_DEHR_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_DEHR_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_DEHR_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_DEHR_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_DEHR_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_DEHR_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_DEHR_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_DEHR_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_DEHR_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_DEHR_VMIDMT_CR2_ADDR                                 (DEHR_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_DEHR_VMIDMT_CR2_PHYS                                 (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_DEHR_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_DEHR_VMIDMT_CR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_CR2_ADDR)
#define HWIO_DEHR_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_CR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_CR2_ADDR,v)
#define HWIO_DEHR_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_CR2_ADDR,m,v,HWIO_DEHR_VMIDMT_CR2_IN)
#define HWIO_DEHR_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_DEHR_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_DEHR_VMIDMT_ACR_ADDR                                 (DEHR_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_DEHR_VMIDMT_ACR_PHYS                                 (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_DEHR_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_DEHR_VMIDMT_ACR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_ACR_ADDR)
#define HWIO_DEHR_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_ACR_ADDR, m)
#define HWIO_DEHR_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_ACR_ADDR,v)
#define HWIO_DEHR_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_ACR_ADDR,m,v,HWIO_DEHR_VMIDMT_ACR_IN)
#define HWIO_DEHR_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_DEHR_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_DEHR_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_DEHR_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_DEHR_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_DEHR_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_DEHR_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_DEHR_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_DEHR_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_DEHR_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_DEHR_VMIDMT_IDR0_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_DEHR_VMIDMT_IDR0_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_DEHR_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_DEHR_VMIDMT_IDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR0_ADDR)
#define HWIO_DEHR_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_DEHR_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_DEHR_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_DEHR_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_DEHR_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_DEHR_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_DEHR_VMIDMT_IDR1_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_DEHR_VMIDMT_IDR1_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_DEHR_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_DEHR_VMIDMT_IDR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR1_ADDR)
#define HWIO_DEHR_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_DEHR_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_DEHR_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_DEHR_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_DEHR_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_DEHR_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_DEHR_VMIDMT_IDR2_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_DEHR_VMIDMT_IDR2_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_DEHR_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_DEHR_VMIDMT_IDR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR2_ADDR)
#define HWIO_DEHR_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_DEHR_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_DEHR_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_DEHR_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_DEHR_VMIDMT_IDR4_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_DEHR_VMIDMT_IDR4_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_DEHR_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_DEHR_VMIDMT_IDR4_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR4_ADDR)
#define HWIO_DEHR_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR4_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_DEHR_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_DEHR_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_DEHR_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_DEHR_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_DEHR_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_DEHR_VMIDMT_IDR5_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_DEHR_VMIDMT_IDR5_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_DEHR_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_DEHR_VMIDMT_IDR5_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR5_ADDR)
#define HWIO_DEHR_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR5_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_DEHR_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_DEHR_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_DEHR_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_DEHR_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_DEHR_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_DEHR_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_DEHR_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_DEHR_VMIDMT_IDR7_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_DEHR_VMIDMT_IDR7_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_DEHR_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_DEHR_VMIDMT_IDR7_IN          \
        in_dword(HWIO_DEHR_VMIDMT_IDR7_ADDR)
#define HWIO_DEHR_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_IDR7_ADDR, m)
#define HWIO_DEHR_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_DEHR_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_DEHR_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_DEHR_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_DEHR_VMIDMT_GFAR0_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_DEHR_VMIDMT_GFAR0_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_DEHR_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_DEHR_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFAR0_ADDR)
#define HWIO_DEHR_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFAR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_DEHR_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_DEHR_VMIDMT_GFSR_ADDR                                (DEHR_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_DEHR_VMIDMT_GFSR_PHYS                                (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_DEHR_VMIDMT_GFSR_RMSK                                0xc00000a2
#define HWIO_DEHR_VMIDMT_GFSR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFSR_ADDR)
#define HWIO_DEHR_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFSR_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_GFSR_ADDR,v)
#define HWIO_DEHR_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_GFSR_ADDR,m,v,HWIO_DEHR_VMIDMT_GFSR_IN)
#define HWIO_DEHR_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_DEHR_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_DEHR_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_DEHR_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_DEHR_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_DEHR_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_DEHR_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_DEHR_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_DEHR_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_DEHR_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_DEHR_VMIDMT_GFSRRESTORE_ADDR                         (DEHR_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_PHYS                         (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a2
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_DEHR_VMIDMT_GFSRRESTORE_IN)
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_DEHR_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_DEHR_VMIDMT_GFSYNDR0_ADDR                            (DEHR_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_DEHR_VMIDMT_GFSYNDR0_PHYS                            (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_DEHR_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_DEHR_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_DEHR_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_DEHR_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_DEHR_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_DEHR_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_DEHR_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_DEHR_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_DEHR_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_DEHR_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_DEHR_VMIDMT_GFSYNDR1_ADDR                            (DEHR_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_DEHR_VMIDMT_GFSYNDR1_PHYS                            (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_DEHR_VMIDMT_GFSYNDR1_RMSK                             0x1010001
#define HWIO_DEHR_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_DEHR_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                    0x1000000
#define HWIO_DEHR_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_DEHR_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x10000
#define HWIO_DEHR_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_DEHR_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x1
#define HWIO_DEHR_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_DEHR_VMIDMT_GFSYNDR2_ADDR                            (DEHR_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_DEHR_VMIDMT_GFSYNDR2_PHYS                            (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_DEHR_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_DEHR_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_DEHR_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_DEHR_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_DEHR_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_DEHR_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_DEHR_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_DEHR_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_DEHR_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_DEHR_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_DEHR_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_DEHR_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_VMIDMTCR0_ADDR                           (DEHR_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_PHYS                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_DEHR_VMIDMT_VMIDMTCR0_IN)
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_DEHR_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_DEHR_VMIDMT_VMIDMTACR_ADDR                           (DEHR_VMIDMT_REG_BASE      + 0x0000009c)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_PHYS                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000009c)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_DEHR_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_DEHR_VMIDMT_VMIDMTACR_IN)
#define HWIO_DEHR_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_DEHR_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_NSCR0_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000400)
#define HWIO_DEHR_VMIDMT_NSCR0_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000400)
#define HWIO_DEHR_VMIDMT_NSCR0_RMSK                                0xfd70ff5
#define HWIO_DEHR_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSCR0_ADDR)
#define HWIO_DEHR_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSCR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSCR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSCR0_ADDR,m,v,HWIO_DEHR_VMIDMT_NSCR0_IN)
#define HWIO_DEHR_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_DEHR_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_DEHR_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_DEHR_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_DEHR_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_DEHR_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_DEHR_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_DEHR_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_DEHR_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_DEHR_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_DEHR_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_DEHR_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_DEHR_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_DEHR_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_DEHR_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_DEHR_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_DEHR_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_DEHR_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_DEHR_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_DEHR_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_DEHR_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_DEHR_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_DEHR_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_DEHR_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_DEHR_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_DEHR_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_DEHR_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_DEHR_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_DEHR_VMIDMT_NSCR2_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000408)
#define HWIO_DEHR_VMIDMT_NSCR2_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000408)
#define HWIO_DEHR_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_DEHR_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSCR2_ADDR)
#define HWIO_DEHR_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSCR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSCR2_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSCR2_ADDR,m,v,HWIO_DEHR_VMIDMT_NSCR2_IN)
#define HWIO_DEHR_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_DEHR_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_DEHR_VMIDMT_NSACR_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000410)
#define HWIO_DEHR_VMIDMT_NSACR_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000410)
#define HWIO_DEHR_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_DEHR_VMIDMT_NSACR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSACR_ADDR)
#define HWIO_DEHR_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSACR_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSACR_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSACR_ADDR,m,v,HWIO_DEHR_VMIDMT_NSACR_IN)
#define HWIO_DEHR_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_DEHR_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_DEHR_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_DEHR_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_DEHR_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_DEHR_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_DEHR_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_DEHR_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_DEHR_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_DEHR_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_DEHR_VMIDMT_NSGFAR0_ADDR                             (DEHR_VMIDMT_REG_BASE      + 0x00000440)
#define HWIO_DEHR_VMIDMT_NSGFAR0_PHYS                             (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000440)
#define HWIO_DEHR_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_DEHR_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFAR0_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_DEHR_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_NSGFSR_ADDR                              (DEHR_VMIDMT_REG_BASE      + 0x00000448)
#define HWIO_DEHR_VMIDMT_NSGFSR_PHYS                              (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000448)
#define HWIO_DEHR_VMIDMT_NSGFSR_RMSK                              0xc00000a2
#define HWIO_DEHR_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFSR_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSGFSR_ADDR,m,v,HWIO_DEHR_VMIDMT_NSGFSR_IN)
#define HWIO_DEHR_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_DEHR_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_DEHR_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_DEHR_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_DEHR_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_DEHR_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_DEHR_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_DEHR_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_DEHR_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_DEHR_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_ADDR                       (DEHR_VMIDMT_REG_BASE      + 0x0000044c)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_PHYS                       (DEHR_VMIDMT_REG_BASE_PHYS + 0x0000044c)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a2
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_DEHR_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_DEHR_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_ADDR                          (DEHR_VMIDMT_REG_BASE      + 0x00000450)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_PHYS                          (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000450)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_DEHR_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_ADDR                          (DEHR_VMIDMT_REG_BASE      + 0x00000454)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_PHYS                          (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000454)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_RMSK                           0x1010001
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                  0x1000000
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x10000
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x1
#define HWIO_DEHR_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_ADDR                          (DEHR_VMIDMT_REG_BASE      + 0x00000458)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_PHYS                          (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000458)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_DEHR_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_ADDR                         (DEHR_VMIDMT_REG_BASE      + 0x00000490)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_PHYS                         (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000490)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_DEHR_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_DEHR_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_DEHR_VMIDMT_SSDR0_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000080)
#define HWIO_DEHR_VMIDMT_SSDR0_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000080)
#define HWIO_DEHR_VMIDMT_SSDR0_RMSK                                      0x1
#define HWIO_DEHR_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_SSDR0_ADDR)
#define HWIO_DEHR_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_SSDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_SSDR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_SSDR0_ADDR,m,v,HWIO_DEHR_VMIDMT_SSDR0_IN)
#define HWIO_DEHR_VMIDMT_SSDR0_RWE_BMSK                                  0x1
#define HWIO_DEHR_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_DEHR_VMIDMT_MSDR0_ADDR                               (DEHR_VMIDMT_REG_BASE      + 0x00000480)
#define HWIO_DEHR_VMIDMT_MSDR0_PHYS                               (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000480)
#define HWIO_DEHR_VMIDMT_MSDR0_RMSK                                      0x1
#define HWIO_DEHR_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_DEHR_VMIDMT_MSDR0_ADDR)
#define HWIO_DEHR_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_MSDR0_ADDR, m)
#define HWIO_DEHR_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_MSDR0_ADDR,v)
#define HWIO_DEHR_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_MSDR0_ADDR,m,v,HWIO_DEHR_VMIDMT_MSDR0_IN)
#define HWIO_DEHR_VMIDMT_MSDR0_RWE_BMSK                                  0x1
#define HWIO_DEHR_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_DEHR_VMIDMT_MCR_ADDR                                 (DEHR_VMIDMT_REG_BASE      + 0x00000494)
#define HWIO_DEHR_VMIDMT_MCR_PHYS                                 (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000494)
#define HWIO_DEHR_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_DEHR_VMIDMT_MCR_IN          \
        in_dword(HWIO_DEHR_VMIDMT_MCR_ADDR)
#define HWIO_DEHR_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_DEHR_VMIDMT_MCR_ADDR, m)
#define HWIO_DEHR_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_DEHR_VMIDMT_MCR_ADDR,v)
#define HWIO_DEHR_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_MCR_ADDR,m,v,HWIO_DEHR_VMIDMT_MCR_IN)
#define HWIO_DEHR_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_DEHR_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_DEHR_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_DEHR_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_DEHR_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_DEHR_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_DEHR_VMIDMT_S2VRn_ADDR(n)                            (DEHR_VMIDMT_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_DEHR_VMIDMT_S2VRn_PHYS(n)                            (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_DEHR_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_DEHR_VMIDMT_S2VRn_MAXn                                        0
#define HWIO_DEHR_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_DEHR_VMIDMT_S2VRn_ADDR(n), HWIO_DEHR_VMIDMT_S2VRn_RMSK)
#define HWIO_DEHR_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_DEHR_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_DEHR_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_DEHR_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_DEHR_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_DEHR_VMIDMT_S2VRn_INI(n))
#define HWIO_DEHR_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_DEHR_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_DEHR_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_DEHR_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_DEHR_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_DEHR_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_DEHR_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_DEHR_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_DEHR_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_DEHR_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_DEHR_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_DEHR_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_DEHR_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_DEHR_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_DEHR_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_DEHR_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_DEHR_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_DEHR_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_DEHR_VMIDMT_AS2VRn_ADDR(n)                           (DEHR_VMIDMT_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_DEHR_VMIDMT_AS2VRn_PHYS(n)                           (DEHR_VMIDMT_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_DEHR_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_DEHR_VMIDMT_AS2VRn_MAXn                                       0
#define HWIO_DEHR_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_DEHR_VMIDMT_AS2VRn_ADDR(n), HWIO_DEHR_VMIDMT_AS2VRn_RMSK)
#define HWIO_DEHR_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_DEHR_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_DEHR_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_DEHR_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_DEHR_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_DEHR_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_DEHR_VMIDMT_AS2VRn_INI(n))
#define HWIO_DEHR_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_DEHR_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_DEHR_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_DEHR_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_DEHR_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_DEHR_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_DEHR_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_DEHR_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_DEHR_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_DEHR_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

/*----------------------------------------------------------------------------
 * MODULE: CRYPTO0_CRYPTO_BAM_VMIDMT_BAM
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE                                  (CRYPTO0_CRYPTO_TOP_BASE      + 0x00000000)
#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_SIZE                             0x1000
#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_USED                             0xe40
#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS                             (CRYPTO0_CRYPTO_TOP_BASE_PHYS + 0x00000000)

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_RMSK                                 0x1001f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_PHYS                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR                        (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_PHYS                        (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_PHYS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_PHYS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_RMSK                           0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_PHYS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_PHYS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_PHYS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_PHYS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_PHYS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_PHYS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_PHYS                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_PHYS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_PHYS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_RMSK                            0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_PHYS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_PHYS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000009c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_PHYS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000009c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000410)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000410)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000440)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_PHYS                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000440)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000448)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_PHYS                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000448)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR                       (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000044c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_PHYS                       (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x0000044c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000450)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_PHYS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000450)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000454)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_PHYS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000454)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_RMSK                          0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000458)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_PHYS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000458)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000490)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_PHYS                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000490)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000480)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_PHYS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000480)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RMSK                                  0x1ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RWE_BMSK                              0x1ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000494)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_PHYS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000494)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_IN          \
        in_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n)                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_PHYS(n)                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MAXn                                       16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n)                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_PHYS(n)                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_MAXn                                      16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n)                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_PHYS(n)                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_RMSK                                0x801f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MAXn                                        16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MASK_BMSK                             0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ID_BMSK                                   0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1
 *--------------------------------------------------------------------------*/

#define QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE                   (QDSS_SOC_DBG_BASE      + 0x00049000)
#define QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_SIZE              0x1000
#define QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_USED              0xe04
#define QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS              (QDSS_SOC_DBG_BASE_PHYS + 0x00049000)

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_RMSK                                0x3fd707f5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000004)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000004)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_RMSK                                 0x1000300
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x300
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_ADDR                              (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_PHYS                              (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_RMSK                               0xc0000022
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_ADDR                        (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_PHYS                        (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000022
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_ADDR                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_PHYS                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_ADDR                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_PHYS                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_RMSK                              0x10001
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x10000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ADDR                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_PHYS                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_ADDR                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_PHYS                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_ADDR                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_PHYS                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_RMSK                                  0xfd70ff5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_ADDR                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_PHYS                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_ADDR                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_PHYS                                 (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_ADDR                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_PHYS                                (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_RMSK                                0xc00000a2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_ADDR                         (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_PHYS                         (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_ADDR                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_PHYS                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_ADDR                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_PHYS                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_RMSK                               0x10001
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x10000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ADDR                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_PHYS                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_ADDR                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_PHYS                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_ADDR                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000009c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_PHYS                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000009c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000400)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000400)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_RMSK                                0xfd70ff5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000408)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000408)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000410)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000410)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_ADDR                             (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000440)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_PHYS                             (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000440)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_ADDR                              (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000448)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_PHYS                              (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000448)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_RMSK                              0xc00000a2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_ADDR                       (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000044c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_PHYS                       (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000044c)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_ADDR                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000450)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_PHYS                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000450)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_ADDR                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000454)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_PHYS                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000454)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_RMSK                             0x10001
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x10000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ADDR                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000458)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_PHYS                          (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000458)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_ADDR                         (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000490)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_PHYS                         (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000490)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_ADDR                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000080)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_PHYS                               (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000080)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_RMSK                                      0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_IN)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_RWE_BMSK                                  0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_ADDR(n)                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_PHYS(n)                            (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_MAXn                                        1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_ADDR(n), HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_RMSK)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_INI(n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_ADDR(n)                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_PHYS(n)                           (QDSS_QDSS_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_MAXn                                       1
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_ADDR(n), HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RMSK)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_INI(n))
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_QDSS_QDSS_VMIDETR_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

/*----------------------------------------------------------------------------
 * MODULE: QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1
 *--------------------------------------------------------------------------*/

#define QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE                   (QDSS_SOC_DBG_BASE      + 0x00088000)
#define QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_SIZE              0x1000
#define QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_USED              0xe04
#define QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS              (QDSS_SOC_DBG_BASE_PHYS + 0x00088000)

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_RMSK                                0x3fd707f5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000004)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000004)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_RMSK                                 0x1000300
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0x300
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_ADDR                              (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_PHYS                              (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_RMSK                               0xc0000022
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_ADDR                        (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_PHYS                        (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000022
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_ADDR                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_PHYS                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_ADDR                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_PHYS                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_RMSK                              0x10001
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0x10000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ADDR                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_PHYS                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_ADDR                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_PHYS                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_ADDR                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_PHYS                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000000)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_RMSK                                  0xfd70ff5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_ADDR                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_PHYS                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000008)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_ADDR                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_PHYS                                 (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000010)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000020)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000024)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000028)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000030)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000034)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000040)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_ADDR                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_PHYS                                (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000048)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_RMSK                                0xc00000a2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_ADDR                         (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_PHYS                         (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_ADDR                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_PHYS                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000050)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_ADDR                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_PHYS                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000054)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_RMSK                               0x10001
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0x10000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ADDR                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_PHYS                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000058)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_ADDR                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_PHYS                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000090)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_ADDR                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000009c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_PHYS                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000009c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000400)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000400)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_RMSK                                0xfd70ff5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000408)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000408)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000410)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000410)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_ADDR                             (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000440)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_PHYS                             (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000440)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_ADDR                              (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000448)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_PHYS                              (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000448)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_RMSK                              0xc00000a2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_ADDR                       (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x0000044c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_PHYS                       (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x0000044c)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_ADDR                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000450)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_PHYS                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000450)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_ADDR                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000454)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_PHYS                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000454)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_RMSK                             0x10001
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0x10000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ADDR                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000458)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_PHYS                          (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000458)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_ADDR                         (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000490)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_PHYS                         (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000490)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_ADDR                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000080)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_PHYS                               (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000080)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_RMSK                                      0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_ADDR)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_ADDR, m)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_ADDR,v)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_ADDR,m,v,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_IN)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_RWE_BMSK                                  0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_ADDR(n)                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_PHYS(n)                            (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_MAXn                                        1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_ADDR(n), HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_RMSK)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_INI(n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_ADDR(n)                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_PHYS(n)                           (QDSS_QDSS_VMIDDAP_VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_MAXn                                       1
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_ADDR(n), HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RMSK)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_INI(n))
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_QDSS_QDSS_VMIDDAP_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

/*----------------------------------------------------------------------------
 * MODULE: BLSP1_BLSP_BAM_VMIDMT
 *--------------------------------------------------------------------------*/

#define BLSP1_BLSP_BAM_VMIDMT_REG_BASE                                      (BLSP1_BLSP_BASE      + 0x00000000)
#define BLSP1_BLSP_BAM_VMIDMT_REG_BASE_SIZE                                 0x1000
#define BLSP1_BLSP_BAM_VMIDMT_REG_BASE_USED                                 0xe40
#define BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS                                 (BLSP1_BLSP_BASE_PHYS + 0x00000000)

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000004)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000004)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_RMSK                                 0x1001f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0x1f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_ADDR                              (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_PHYS                              (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_ADDR                        (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_PHYS                        (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_ADDR                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_PHYS                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_ADDR                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_PHYS                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_RMSK                           0x1f1f001f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x1f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ADDR                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_PHYS                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_ADDR                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_PHYS                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_ADDR                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_PHYS                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_ADDR                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_PHYS                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_ADDR                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_PHYS                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_ADDR                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_PHYS                                (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_ADDR                         (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_PHYS                         (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_ADDR                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_PHYS                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_ADDR                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_PHYS                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_RMSK                            0x1f1f001f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x1f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ADDR                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_PHYS                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_ADDR                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_PHYS                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_ADDR                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000009c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_PHYS                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000009c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000400)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000400)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000408)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000408)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000410)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000410)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_ADDR                             (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000440)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_PHYS                             (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000440)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_ADDR                              (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000448)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_PHYS                              (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000448)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_ADDR                       (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x0000044c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_PHYS                       (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x0000044c)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_ADDR                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000450)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_PHYS                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000450)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_ADDR                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000454)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_PHYS                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000454)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_RMSK                          0x1f1f001f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x1f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ADDR                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000458)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_PHYS                          (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000458)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_ADDR                         (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000490)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_PHYS                         (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000490)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000080)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000080)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_ADDR                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000480)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_PHYS                               (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000480)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_RMSK                                  0x1ffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_RWE_BMSK                              0x1ffff
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_ADDR                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000494)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_PHYS                                 (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000494)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_IN          \
        in_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_ADDR)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_ADDR, m)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_ADDR,v)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_ADDR,m,v,HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_IN)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_ADDR(n)                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_PHYS(n)                            (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_MAXn                                       16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_ADDR(n), HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_RMSK)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_INI(n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_ADDR(n)                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_PHYS(n)                           (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_MAXn                                      16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_ADDR(n), HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RMSK)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_INI(n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ADDR(n)                             (BLSP1_BLSP_BAM_VMIDMT_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_PHYS(n)                             (BLSP1_BLSP_BAM_VMIDMT_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_RMSK                                0x801f001f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_MAXn                                        16
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ADDR(n), HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_RMSK)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_INI(n))
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_MASK_BMSK                             0x1f0000
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ID_BMSK                                   0x1f
#define HWIO_BLSP1_BLSP_BAM_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: QPIC_QPIC_VMIDMT
 *--------------------------------------------------------------------------*/

#define QPIC_QPIC_VMIDMT_REG_BASE                                      (QPIC_QPIC_XPU2_BASE      + 0x00000000)
#define QPIC_QPIC_VMIDMT_REG_BASE_SIZE                                 0x1000
#define QPIC_QPIC_VMIDMT_REG_BASE_USED                                 0xe24
#define QPIC_QPIC_VMIDMT_REG_BASE_PHYS                                 (QPIC_QPIC_XPU2_BASE_PHYS + 0x00000000)

#define HWIO_QPIC_QPIC_VMIDMT_SCR0_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SCR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SCR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SCR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SCR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SCR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_QPIC_QPIC_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_SCR1_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000004)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000004)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_RMSK                                 0x1000f00
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SCR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SCR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SCR1_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SCR1_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SCR1_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_NSNUMSMRGO_BMSK                          0xf00
#define HWIO_QPIC_QPIC_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_QPIC_QPIC_VMIDMT_SCR2_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SCR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SCR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SCR2_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SCR2_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SCR2_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_QPIC_QPIC_VMIDMT_SACR_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_QPIC_QPIC_VMIDMT_SACR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SACR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SACR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SACR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SACR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SACR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_QPIC_QPIC_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_QPIC_QPIC_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_QPIC_QPIC_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR4_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR4_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR5_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR5_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SIDR7_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SIDR7_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_QPIC_QPIC_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_ADDR                              (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_PHYS                              (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFAR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFSR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SGFSR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SGFSR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_QPIC_QPIC_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_ADDR                        (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_PHYS                        (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_QPIC_QPIC_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_ADDR                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_PHYS                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_ADDR                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_PHYS                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_RMSK                            0xf0f000f
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                   0xf000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                     0xf0000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                      0xf
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ADDR                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_PHYS                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_QPIC_QPIC_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_ADDR                          (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_PHYS                          (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_QPIC_QPIC_VMIDMT_CR0_ADDR                                 (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000000)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_PHYS                                 (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000000)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_QPIC_QPIC_VMIDMT_CR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_CR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_CR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_CR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_CR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_CR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_QPIC_QPIC_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_QPIC_QPIC_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_QPIC_QPIC_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_QPIC_QPIC_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_QPIC_QPIC_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_QPIC_QPIC_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_QPIC_QPIC_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_QPIC_QPIC_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_QPIC_QPIC_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_QPIC_QPIC_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_QPIC_QPIC_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_QPIC_QPIC_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_QPIC_QPIC_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_QPIC_QPIC_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_QPIC_QPIC_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_QPIC_QPIC_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_QPIC_QPIC_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_QPIC_QPIC_VMIDMT_CR2_ADDR                                 (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000008)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_PHYS                                 (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000008)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_QPIC_QPIC_VMIDMT_CR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_CR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_CR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_CR2_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_CR2_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_CR2_IN)
#define HWIO_QPIC_QPIC_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_QPIC_QPIC_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_QPIC_QPIC_VMIDMT_ACR_ADDR                                 (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000010)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_PHYS                                 (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000010)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_QPIC_QPIC_VMIDMT_ACR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_ACR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_ACR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_ACR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_ACR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_ACR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_QPIC_QPIC_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_QPIC_QPIC_VMIDMT_IDR0_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000020)
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000020)
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_QPIC_QPIC_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_QPIC_QPIC_VMIDMT_IDR1_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000024)
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000024)
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_QPIC_QPIC_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_QPIC_QPIC_VMIDMT_IDR2_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000028)
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000028)
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_QPIC_QPIC_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_QPIC_QPIC_VMIDMT_IDR4_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000030)
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000030)
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR4_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR4_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_QPIC_QPIC_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_QPIC_QPIC_VMIDMT_IDR5_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000034)
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000034)
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR5_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR5_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_QPIC_QPIC_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_QPIC_QPIC_VMIDMT_IDR7_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000003c)
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000003c)
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_IDR7_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_IDR7_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_QPIC_QPIC_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000040)
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000040)
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFAR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFAR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_QPIC_QPIC_VMIDMT_GFSR_ADDR                                (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000048)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_PHYS                                (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000048)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFSR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFSR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_GFSR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_GFSR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_GFSR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_QPIC_QPIC_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_ADDR                         (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000004c)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_PHYS                         (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000004c)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_IN)
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_QPIC_QPIC_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_ADDR                            (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000050)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_PHYS                            (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000050)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_ADDR                            (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000054)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_PHYS                            (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000054)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_RMSK                             0xf0f000f
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                    0xf000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                      0xf0000
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                       0xf
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ADDR                            (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000058)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_PHYS                            (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000058)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_QPIC_QPIC_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_ADDR                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000090)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_PHYS                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000090)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_ADDR                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000009c)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_PHYS                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000009c)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000400)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000400)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSCR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSCR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSCR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSCR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSCR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_QPIC_QPIC_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000408)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000408)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSCR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSCR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSCR2_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSCR2_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSCR2_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_QPIC_QPIC_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSACR_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000410)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000410)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSACR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSACR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSACR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSACR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSACR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_QPIC_QPIC_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_ADDR                             (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000440)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_PHYS                             (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000440)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_QPIC_QPIC_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_ADDR                              (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000448)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_PHYS                              (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000448)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSGFSR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSGFSR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_ADDR                       (QPIC_QPIC_VMIDMT_REG_BASE      + 0x0000044c)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_PHYS                       (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x0000044c)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_ADDR                          (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000450)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_PHYS                          (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000450)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_ADDR                          (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000454)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_PHYS                          (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000454)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_RMSK                           0xf0f000f
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                  0xf000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                    0xf0000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                     0xf
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ADDR                          (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000458)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_PHYS                          (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000458)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_QPIC_QPIC_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_ADDR                         (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000490)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_PHYS                         (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000490)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_QPIC_QPIC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000080)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000080)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_RMSK                                   0xffff
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_SSDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SSDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SSDR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SSDR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_SSDR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_RWE_BMSK                               0xffff
#define HWIO_QPIC_QPIC_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_ADDR                               (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000480)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_PHYS                               (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000480)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_RMSK                                    0x3ff
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_MSDR0_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_MSDR0_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_MSDR0_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_MSDR0_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_MSDR0_IN)
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_RWE_BMSK                                0x3ff
#define HWIO_QPIC_QPIC_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_QPIC_QPIC_VMIDMT_MCR_ADDR                                 (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000494)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_PHYS                                 (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000494)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_QPIC_QPIC_VMIDMT_MCR_IN          \
        in_dword(HWIO_QPIC_QPIC_VMIDMT_MCR_ADDR)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_MCR_ADDR, m)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_MCR_ADDR,v)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_MCR_ADDR,m,v,HWIO_QPIC_QPIC_VMIDMT_MCR_IN)
#define HWIO_QPIC_QPIC_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_QPIC_QPIC_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_QPIC_QPIC_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_QPIC_QPIC_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_QPIC_QPIC_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_QPIC_QPIC_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_ADDR(n)                            (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_PHYS(n)                            (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_MAXn                                        9
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_S2VRn_ADDR(n), HWIO_QPIC_QPIC_VMIDMT_S2VRn_RMSK)
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_QPIC_QPIC_VMIDMT_S2VRn_INI(n))
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_QPIC_QPIC_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_ADDR(n)                           (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_PHYS(n)                           (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_MAXn                                       9
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_AS2VRn_ADDR(n), HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RMSK)
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_QPIC_QPIC_VMIDMT_AS2VRn_INI(n))
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_QPIC_QPIC_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_QPIC_QPIC_VMIDMT_SMRn_ADDR(n)                             (QPIC_QPIC_VMIDMT_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_PHYS(n)                             (QPIC_QPIC_VMIDMT_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_RMSK                                0x800f000f
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_MAXn                                         9
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SMRn_ADDR(n), HWIO_QPIC_QPIC_VMIDMT_SMRn_RMSK)
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_QPIC_QPIC_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_QPIC_QPIC_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QPIC_QPIC_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_QPIC_QPIC_VMIDMT_SMRn_INI(n))
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_MASK_BMSK                              0xf0000
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_ID_BMSK                                    0xf
#define HWIO_QPIC_QPIC_VMIDMT_SMRn_ID_SHFT                                    0x0


#endif /* __MODEM_HWIO_H__ */
