/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_us_pdac0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 10:04p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:30:54 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_us_pdac0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 10:04p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_US_PDAC0_H__
#define BCHP_US_PDAC0_H__

/***************************************************************************
 *US_PDAC0 - Upstream PDAC 0 Registers
 ***************************************************************************/
#define BCHP_US_PDAC0_RST                        0x04e11200 /* PDAC Soft Resets */
#define BCHP_US_PDAC0_STATUS                     0x04e11204 /* PDAC Status */
#define BCHP_US_PDAC0_INP                        0x04e11208 /* PDAC Input Control */
#define BCHP_US_PDAC0_BYP                        0x04e1120c /* PDAC Bypass Control */
#define BCHP_US_PDAC0_PWRDN                      0x04e11210 /* PDAC Power Down Control */
#define BCHP_US_PDAC0_MISC                       0x04e11214 /* PDAC Miscellaneous Control */
#define BCHP_US_PDAC0_PWR                        0x04e11218 /* PDAC Power */
#define BCHP_US_PDAC0_INT_PWR                    0x04e1121c /* PDAC Internal Power */
#define BCHP_US_PDAC0_INT_INP                    0x04e11220 /* PDAC Internal Input Control */
#define BCHP_US_PDAC0_CLIP                       0x04e11224 /* PDAC Clip Register */
#define BCHP_US_PDAC0_INT_RST                    0x04e11228 /* PDAC Internal Resets */
#define BCHP_US_PDAC0_MUX_CLIP_CNT               0x04e11260 /* PDAC Mux Clip Count */
#define BCHP_US_PDAC0_PWR_CRC                    0x04e11264 /* PDAC Power CRC */
#define BCHP_US_PDAC0_FILT_0_1_CRC               0x04e11268 /* PDAC Filter Phase 0 & 1 CRC */
#define BCHP_US_PDAC0_FILT_2_3_CRC               0x04e1126c /* PDAC Filter Phase 2 & 3 CRC */
#define BCHP_US_PDAC0_INP_0_1_CRC                0x04e11270 /* PDAC Input Phase 0 & 1 CRC */
#define BCHP_US_PDAC0_INP_2_3_CRC                0x04e11274 /* PDAC Input Phase 2 & 3 CRC */
#define BCHP_US_PDAC0_INT_0_1_CRC                0x04e11278 /* PDAC Internal Phase 0 & 1 CRC */
#define BCHP_US_PDAC0_INT_2_3_CRC                0x04e1127c /* PDAC Internal Phase 2 & 3 CRC */

/***************************************************************************
 *RST - PDAC Soft Resets
 ***************************************************************************/
/* US_PDAC0 :: RST :: RESERVED_2 [31:08] */
#define BCHP_US_PDAC0_RST_RESERVED_2_MASK                          0xffffff00
#define BCHP_US_PDAC0_RST_RESERVED_2_SHIFT                         8

/* US_PDAC0 :: RST :: RESERVED_1 [07:07] */
#define BCHP_US_PDAC0_RST_RESERVED_1_MASK                          0x00000080
#define BCHP_US_PDAC0_RST_RESERVED_1_SHIFT                         7

/* US_PDAC0 :: RST :: RESERVED_0 [06:06] */
#define BCHP_US_PDAC0_RST_RESERVED_0_MASK                          0x00000040
#define BCHP_US_PDAC0_RST_RESERVED_0_SHIFT                         6

/* US_PDAC0 :: RST :: CLIP [05:05] */
#define BCHP_US_PDAC0_RST_CLIP_MASK                                0x00000020
#define BCHP_US_PDAC0_RST_CLIP_SHIFT                               5

/* US_PDAC0 :: RST :: TEST [04:04] */
#define BCHP_US_PDAC0_RST_TEST_MASK                                0x00000010
#define BCHP_US_PDAC0_RST_TEST_SHIFT                               4

/* US_PDAC0 :: RST :: MISC [03:03] */
#define BCHP_US_PDAC0_RST_MISC_MASK                                0x00000008
#define BCHP_US_PDAC0_RST_MISC_SHIFT                               3

/* US_PDAC0 :: RST :: PWR [02:02] */
#define BCHP_US_PDAC0_RST_PWR_MASK                                 0x00000004
#define BCHP_US_PDAC0_RST_PWR_SHIFT                                2

/* US_PDAC0 :: RST :: TX [01:01] */
#define BCHP_US_PDAC0_RST_TX_MASK                                  0x00000002
#define BCHP_US_PDAC0_RST_TX_SHIFT                                 1

/* US_PDAC0 :: RST :: CG [00:00] */
#define BCHP_US_PDAC0_RST_CG_MASK                                  0x00000001
#define BCHP_US_PDAC0_RST_CG_SHIFT                                 0

/***************************************************************************
 *STATUS - PDAC Status
 ***************************************************************************/
/* US_PDAC0 :: STATUS :: OE [31:31] */
#define BCHP_US_PDAC0_STATUS_OE_MASK                               0x80000000
#define BCHP_US_PDAC0_STATUS_OE_SHIFT                              31

/* US_PDAC0 :: STATUS :: RAMP_PWR_UP [30:30] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_UP_MASK                      0x40000000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_UP_SHIFT                     30

/* US_PDAC0 :: STATUS :: RAMP_PWR_DN [29:29] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_DN_MASK                      0x20000000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_DN_SHIFT                     29

/* US_PDAC0 :: STATUS :: RAMP_PWR_ERROR [28:28] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_ERROR_MASK                   0x10000000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_ERROR_SHIFT                  28

/* US_PDAC0 :: STATUS :: EN_CLK_PWR [27:27] */
#define BCHP_US_PDAC0_STATUS_EN_CLK_PWR_MASK                       0x08000000
#define BCHP_US_PDAC0_STATUS_EN_CLK_PWR_SHIFT                      27

/* US_PDAC0 :: STATUS :: PWR_FINE_CNT_GT_0 [26:26] */
#define BCHP_US_PDAC0_STATUS_PWR_FINE_CNT_GT_0_MASK                0x04000000
#define BCHP_US_PDAC0_STATUS_PWR_FINE_CNT_GT_0_SHIFT               26

/* US_PDAC0 :: STATUS :: US_PIPE_BUSY [25:25] */
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY_MASK                     0x02000000
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY_SHIFT                    25

/* US_PDAC0 :: STATUS :: RAMP_PWR [24:24] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_MASK                         0x01000000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR_SHIFT                        24

/* US_PDAC0 :: STATUS :: RAMP_PWR3 [23:23] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR3_MASK                        0x00800000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR3_SHIFT                       23

/* US_PDAC0 :: STATUS :: RAMP_PWR2 [22:22] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR2_MASK                        0x00400000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR2_SHIFT                       22

/* US_PDAC0 :: STATUS :: RAMP_PWR1 [21:21] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR1_MASK                        0x00200000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR1_SHIFT                       21

/* US_PDAC0 :: STATUS :: RAMP_PWR0 [20:20] */
#define BCHP_US_PDAC0_STATUS_RAMP_PWR0_MASK                        0x00100000
#define BCHP_US_PDAC0_STATUS_RAMP_PWR0_SHIFT                       20

/* US_PDAC0 :: STATUS :: US_PIPE_BUSY3 [19:19] */
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY3_MASK                    0x00080000
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY3_SHIFT                   19

/* US_PDAC0 :: STATUS :: US_PIPE_BUSY2 [18:18] */
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY2_MASK                    0x00040000
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY2_SHIFT                   18

/* US_PDAC0 :: STATUS :: US_PIPE_BUSY1 [17:17] */
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY1_MASK                    0x00020000
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY1_SHIFT                   17

/* US_PDAC0 :: STATUS :: US_PIPE_BUSY0 [16:16] */
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY0_MASK                    0x00010000
#define BCHP_US_PDAC0_STATUS_US_PIPE_BUSY0_SHIFT                   16

/* US_PDAC0 :: STATUS :: RESERVED_1 [15:13] */
#define BCHP_US_PDAC0_STATUS_RESERVED_1_MASK                       0x0000e000
#define BCHP_US_PDAC0_STATUS_RESERVED_1_SHIFT                      13

/* US_PDAC0 :: STATUS :: COARSE [12:08] */
#define BCHP_US_PDAC0_STATUS_COARSE_MASK                           0x00001f00
#define BCHP_US_PDAC0_STATUS_COARSE_SHIFT                          8

/* US_PDAC0 :: STATUS :: RESERVED_0 [07:06] */
#define BCHP_US_PDAC0_STATUS_RESERVED_0_MASK                       0x000000c0
#define BCHP_US_PDAC0_STATUS_RESERVED_0_SHIFT                      6

/* US_PDAC0 :: STATUS :: FINE [05:00] */
#define BCHP_US_PDAC0_STATUS_FINE_MASK                             0x0000003f
#define BCHP_US_PDAC0_STATUS_FINE_SHIFT                            0

/***************************************************************************
 *INP - PDAC Input Control
 ***************************************************************************/
/* US_PDAC0 :: INP :: RESERVED_1 [31:09] */
#define BCHP_US_PDAC0_INP_RESERVED_1_MASK                          0xfffffe00
#define BCHP_US_PDAC0_INP_RESERVED_1_SHIFT                         9

/* US_PDAC0 :: INP :: INP1_EN [08:08] */
#define BCHP_US_PDAC0_INP_INP1_EN_MASK                             0x00000100
#define BCHP_US_PDAC0_INP_INP1_EN_SHIFT                            8

/* US_PDAC0 :: INP :: INP1_SEL [07:04] */
#define BCHP_US_PDAC0_INP_INP1_SEL_MASK                            0x000000f0
#define BCHP_US_PDAC0_INP_INP1_SEL_SHIFT                           4

/* US_PDAC0 :: INP :: INP0_SEL [03:00] */
#define BCHP_US_PDAC0_INP_INP0_SEL_MASK                            0x0000000f
#define BCHP_US_PDAC0_INP_INP0_SEL_SHIFT                           0

/***************************************************************************
 *BYP - PDAC Bypass Control
 ***************************************************************************/
/* US_PDAC0 :: BYP :: RESERVED_1 [31:04] */
#define BCHP_US_PDAC0_BYP_RESERVED_1_MASK                          0xfffffff0
#define BCHP_US_PDAC0_BYP_RESERVED_1_SHIFT                         4

/* US_PDAC0 :: BYP :: RESERVED_0 [03:03] */
#define BCHP_US_PDAC0_BYP_RESERVED_0_MASK                          0x00000008
#define BCHP_US_PDAC0_BYP_RESERVED_0_SHIFT                         3

/* US_PDAC0 :: BYP :: DIV2 [02:02] */
#define BCHP_US_PDAC0_BYP_DIV2_MASK                                0x00000004
#define BCHP_US_PDAC0_BYP_DIV2_SHIFT                               2

/* US_PDAC0 :: BYP :: FILT [01:01] */
#define BCHP_US_PDAC0_BYP_FILT_MASK                                0x00000002
#define BCHP_US_PDAC0_BYP_FILT_SHIFT                               1

/* US_PDAC0 :: BYP :: PWR_RAMP [00:00] */
#define BCHP_US_PDAC0_BYP_PWR_RAMP_MASK                            0x00000001
#define BCHP_US_PDAC0_BYP_PWR_RAMP_SHIFT                           0

/***************************************************************************
 *PWRDN - PDAC Power Down Control
 ***************************************************************************/
/* US_PDAC0 :: PWRDN :: RESERVED_2 [31:04] */
#define BCHP_US_PDAC0_PWRDN_RESERVED_2_MASK                        0xfffffff0
#define BCHP_US_PDAC0_PWRDN_RESERVED_2_SHIFT                       4

/* US_PDAC0 :: PWRDN :: DAC3 [03:03] */
#define BCHP_US_PDAC0_PWRDN_DAC3_MASK                              0x00000008
#define BCHP_US_PDAC0_PWRDN_DAC3_SHIFT                             3

/* US_PDAC0 :: PWRDN :: DAC2 [02:02] */
#define BCHP_US_PDAC0_PWRDN_DAC2_MASK                              0x00000004
#define BCHP_US_PDAC0_PWRDN_DAC2_SHIFT                             2

/* US_PDAC0 :: PWRDN :: DAC1 [01:01] */
#define BCHP_US_PDAC0_PWRDN_DAC1_MASK                              0x00000002
#define BCHP_US_PDAC0_PWRDN_DAC1_SHIFT                             1

/* US_PDAC0 :: PWRDN :: DAC0 [00:00] */
#define BCHP_US_PDAC0_PWRDN_DAC0_MASK                              0x00000001
#define BCHP_US_PDAC0_PWRDN_DAC0_SHIFT                             0

/***************************************************************************
 *MISC - PDAC Miscellaneous Control
 ***************************************************************************/
/* US_PDAC0 :: MISC :: RESERVED_1 [31:02] */
#define BCHP_US_PDAC0_MISC_RESERVED_1_MASK                         0xfffffffc
#define BCHP_US_PDAC0_MISC_RESERVED_1_SHIFT                        2

/* US_PDAC0 :: MISC :: USE_SFT_INT_PA_EN [01:01] */
#define BCHP_US_PDAC0_MISC_USE_SFT_INT_PA_EN_MASK                  0x00000002
#define BCHP_US_PDAC0_MISC_USE_SFT_INT_PA_EN_SHIFT                 1

/* US_PDAC0 :: MISC :: SFT_INT_PA_EN [00:00] */
#define BCHP_US_PDAC0_MISC_SFT_INT_PA_EN_MASK                      0x00000001
#define BCHP_US_PDAC0_MISC_SFT_INT_PA_EN_SHIFT                     0

/***************************************************************************
 *PWR - PDAC Power
 ***************************************************************************/
/* US_PDAC0 :: PWR :: RESERVED_2 [31:16] */
#define BCHP_US_PDAC0_PWR_RESERVED_2_MASK                          0xffff0000
#define BCHP_US_PDAC0_PWR_RESERVED_2_SHIFT                         16

/* US_PDAC0 :: PWR :: RESERVED_1 [15:13] */
#define BCHP_US_PDAC0_PWR_RESERVED_1_MASK                          0x0000e000
#define BCHP_US_PDAC0_PWR_RESERVED_1_SHIFT                         13

/* US_PDAC0 :: PWR :: COARSE [12:08] */
#define BCHP_US_PDAC0_PWR_COARSE_MASK                              0x00001f00
#define BCHP_US_PDAC0_PWR_COARSE_SHIFT                             8

/* US_PDAC0 :: PWR :: RESERVED_0 [07:06] */
#define BCHP_US_PDAC0_PWR_RESERVED_0_MASK                          0x000000c0
#define BCHP_US_PDAC0_PWR_RESERVED_0_SHIFT                         6

/* US_PDAC0 :: PWR :: FINE [05:00] */
#define BCHP_US_PDAC0_PWR_FINE_MASK                                0x0000003f
#define BCHP_US_PDAC0_PWR_FINE_SHIFT                               0

/***************************************************************************
 *INT_PWR - PDAC Internal Power
 ***************************************************************************/
/* US_PDAC0 :: INT_PWR :: RESERVED_2 [31:16] */
#define BCHP_US_PDAC0_INT_PWR_RESERVED_2_MASK                      0xffff0000
#define BCHP_US_PDAC0_INT_PWR_RESERVED_2_SHIFT                     16

/* US_PDAC0 :: INT_PWR :: RESERVED_1 [15:13] */
#define BCHP_US_PDAC0_INT_PWR_RESERVED_1_MASK                      0x0000e000
#define BCHP_US_PDAC0_INT_PWR_RESERVED_1_SHIFT                     13

/* US_PDAC0 :: INT_PWR :: COARSE [12:08] */
#define BCHP_US_PDAC0_INT_PWR_COARSE_MASK                          0x00001f00
#define BCHP_US_PDAC0_INT_PWR_COARSE_SHIFT                         8

/* US_PDAC0 :: INT_PWR :: RESERVED_0 [07:06] */
#define BCHP_US_PDAC0_INT_PWR_RESERVED_0_MASK                      0x000000c0
#define BCHP_US_PDAC0_INT_PWR_RESERVED_0_SHIFT                     6

/* US_PDAC0 :: INT_PWR :: FINE [05:00] */
#define BCHP_US_PDAC0_INT_PWR_FINE_MASK                            0x0000003f
#define BCHP_US_PDAC0_INT_PWR_FINE_SHIFT                           0

/***************************************************************************
 *INT_INP - PDAC Internal Input Control
 ***************************************************************************/
/* US_PDAC0 :: INT_INP :: RESERVED_1 [31:09] */
#define BCHP_US_PDAC0_INT_INP_RESERVED_1_MASK                      0xfffffe00
#define BCHP_US_PDAC0_INT_INP_RESERVED_1_SHIFT                     9

/* US_PDAC0 :: INT_INP :: INP1_EN [08:08] */
#define BCHP_US_PDAC0_INT_INP_INP1_EN_MASK                         0x00000100
#define BCHP_US_PDAC0_INT_INP_INP1_EN_SHIFT                        8

/* US_PDAC0 :: INT_INP :: INP1_SEL [07:04] */
#define BCHP_US_PDAC0_INT_INP_INP1_SEL_MASK                        0x000000f0
#define BCHP_US_PDAC0_INT_INP_INP1_SEL_SHIFT                       4

/* US_PDAC0 :: INT_INP :: INP0_SEL [03:00] */
#define BCHP_US_PDAC0_INT_INP_INP0_SEL_MASK                        0x0000000f
#define BCHP_US_PDAC0_INT_INP_INP0_SEL_SHIFT                       0

/***************************************************************************
 *CLIP - PDAC Clip Register
 ***************************************************************************/
/* US_PDAC0 :: CLIP :: RESERVED [31:04] */
#define BCHP_US_PDAC0_CLIP_RESERVED_MASK                           0xfffffff0
#define BCHP_US_PDAC0_CLIP_RESERVED_SHIFT                          4

/* US_PDAC0 :: CLIP :: FILT_3 [03:03] */
#define BCHP_US_PDAC0_CLIP_FILT_3_MASK                             0x00000008
#define BCHP_US_PDAC0_CLIP_FILT_3_SHIFT                            3

/* US_PDAC0 :: CLIP :: FILT_2 [02:02] */
#define BCHP_US_PDAC0_CLIP_FILT_2_MASK                             0x00000004
#define BCHP_US_PDAC0_CLIP_FILT_2_SHIFT                            2

/* US_PDAC0 :: CLIP :: FILT_1 [01:01] */
#define BCHP_US_PDAC0_CLIP_FILT_1_MASK                             0x00000002
#define BCHP_US_PDAC0_CLIP_FILT_1_SHIFT                            1

/* US_PDAC0 :: CLIP :: FILT_0 [00:00] */
#define BCHP_US_PDAC0_CLIP_FILT_0_MASK                             0x00000001
#define BCHP_US_PDAC0_CLIP_FILT_0_SHIFT                            0

/***************************************************************************
 *INT_RST - PDAC Internal Resets
 ***************************************************************************/
/* US_PDAC0 :: INT_RST :: RESERVED_2 [31:08] */
#define BCHP_US_PDAC0_INT_RST_RESERVED_2_MASK                      0xffffff00
#define BCHP_US_PDAC0_INT_RST_RESERVED_2_SHIFT                     8

/* US_PDAC0 :: INT_RST :: RESERVED_1 [07:07] */
#define BCHP_US_PDAC0_INT_RST_RESERVED_1_MASK                      0x00000080
#define BCHP_US_PDAC0_INT_RST_RESERVED_1_SHIFT                     7

/* US_PDAC0 :: INT_RST :: RESERVED_0 [06:06] */
#define BCHP_US_PDAC0_INT_RST_RESERVED_0_MASK                      0x00000040
#define BCHP_US_PDAC0_INT_RST_RESERVED_0_SHIFT                     6

/* US_PDAC0 :: INT_RST :: CLIP [05:05] */
#define BCHP_US_PDAC0_INT_RST_CLIP_MASK                            0x00000020
#define BCHP_US_PDAC0_INT_RST_CLIP_SHIFT                           5

/* US_PDAC0 :: INT_RST :: TEST [04:04] */
#define BCHP_US_PDAC0_INT_RST_TEST_MASK                            0x00000010
#define BCHP_US_PDAC0_INT_RST_TEST_SHIFT                           4

/* US_PDAC0 :: INT_RST :: MISC [03:03] */
#define BCHP_US_PDAC0_INT_RST_MISC_MASK                            0x00000008
#define BCHP_US_PDAC0_INT_RST_MISC_SHIFT                           3

/* US_PDAC0 :: INT_RST :: PWR [02:02] */
#define BCHP_US_PDAC0_INT_RST_PWR_MASK                             0x00000004
#define BCHP_US_PDAC0_INT_RST_PWR_SHIFT                            2

/* US_PDAC0 :: INT_RST :: TX [01:01] */
#define BCHP_US_PDAC0_INT_RST_TX_MASK                              0x00000002
#define BCHP_US_PDAC0_INT_RST_TX_SHIFT                             1

/* US_PDAC0 :: INT_RST :: CG [00:00] */
#define BCHP_US_PDAC0_INT_RST_CG_MASK                              0x00000001
#define BCHP_US_PDAC0_INT_RST_CG_SHIFT                             0

/***************************************************************************
 *MUX_CLIP_CNT - PDAC Mux Clip Count
 ***************************************************************************/
/* US_PDAC0 :: MUX_CLIP_CNT :: RESERVED [31:16] */
#define BCHP_US_PDAC0_MUX_CLIP_CNT_RESERVED_MASK                   0xffff0000
#define BCHP_US_PDAC0_MUX_CLIP_CNT_RESERVED_SHIFT                  16

/* US_PDAC0 :: MUX_CLIP_CNT :: MUX_CLIP_CNT [15:00] */
#define BCHP_US_PDAC0_MUX_CLIP_CNT_MUX_CLIP_CNT_MASK               0x0000ffff
#define BCHP_US_PDAC0_MUX_CLIP_CNT_MUX_CLIP_CNT_SHIFT              0

/***************************************************************************
 *PWR_CRC - PDAC Power CRC
 ***************************************************************************/
/* US_PDAC0 :: PWR_CRC :: PWR_CRC [31:00] */
#define BCHP_US_PDAC0_PWR_CRC_PWR_CRC_MASK                         0xffffffff
#define BCHP_US_PDAC0_PWR_CRC_PWR_CRC_SHIFT                        0

/***************************************************************************
 *FILT_0_1_CRC - PDAC Filter Phase 0 & 1 CRC
 ***************************************************************************/
/* US_PDAC0 :: FILT_0_1_CRC :: FILT_0_CRC [31:16] */
#define BCHP_US_PDAC0_FILT_0_1_CRC_FILT_0_CRC_MASK                 0xffff0000
#define BCHP_US_PDAC0_FILT_0_1_CRC_FILT_0_CRC_SHIFT                16

/* US_PDAC0 :: FILT_0_1_CRC :: FILT_1_CRC [15:00] */
#define BCHP_US_PDAC0_FILT_0_1_CRC_FILT_1_CRC_MASK                 0x0000ffff
#define BCHP_US_PDAC0_FILT_0_1_CRC_FILT_1_CRC_SHIFT                0

/***************************************************************************
 *FILT_2_3_CRC - PDAC Filter Phase 2 & 3 CRC
 ***************************************************************************/
/* US_PDAC0 :: FILT_2_3_CRC :: FILT_2_CRC [31:16] */
#define BCHP_US_PDAC0_FILT_2_3_CRC_FILT_2_CRC_MASK                 0xffff0000
#define BCHP_US_PDAC0_FILT_2_3_CRC_FILT_2_CRC_SHIFT                16

/* US_PDAC0 :: FILT_2_3_CRC :: FILT_3_CRC [15:00] */
#define BCHP_US_PDAC0_FILT_2_3_CRC_FILT_3_CRC_MASK                 0x0000ffff
#define BCHP_US_PDAC0_FILT_2_3_CRC_FILT_3_CRC_SHIFT                0

/***************************************************************************
 *INP_0_1_CRC - PDAC Input Phase 0 & 1 CRC
 ***************************************************************************/
/* US_PDAC0 :: INP_0_1_CRC :: INP_0_CRC [31:16] */
#define BCHP_US_PDAC0_INP_0_1_CRC_INP_0_CRC_MASK                   0xffff0000
#define BCHP_US_PDAC0_INP_0_1_CRC_INP_0_CRC_SHIFT                  16

/* US_PDAC0 :: INP_0_1_CRC :: INP_1_CRC [15:00] */
#define BCHP_US_PDAC0_INP_0_1_CRC_INP_1_CRC_MASK                   0x0000ffff
#define BCHP_US_PDAC0_INP_0_1_CRC_INP_1_CRC_SHIFT                  0

/***************************************************************************
 *INP_2_3_CRC - PDAC Input Phase 2 & 3 CRC
 ***************************************************************************/
/* US_PDAC0 :: INP_2_3_CRC :: INP_2_CRC [31:16] */
#define BCHP_US_PDAC0_INP_2_3_CRC_INP_2_CRC_MASK                   0xffff0000
#define BCHP_US_PDAC0_INP_2_3_CRC_INP_2_CRC_SHIFT                  16

/* US_PDAC0 :: INP_2_3_CRC :: INP_3_CRC [15:00] */
#define BCHP_US_PDAC0_INP_2_3_CRC_INP_3_CRC_MASK                   0x0000ffff
#define BCHP_US_PDAC0_INP_2_3_CRC_INP_3_CRC_SHIFT                  0

/***************************************************************************
 *INT_0_1_CRC - PDAC Internal Phase 0 & 1 CRC
 ***************************************************************************/
/* US_PDAC0 :: INT_0_1_CRC :: INT_0_CRC [31:16] */
#define BCHP_US_PDAC0_INT_0_1_CRC_INT_0_CRC_MASK                   0xffff0000
#define BCHP_US_PDAC0_INT_0_1_CRC_INT_0_CRC_SHIFT                  16

/* US_PDAC0 :: INT_0_1_CRC :: INT_1_CRC [15:00] */
#define BCHP_US_PDAC0_INT_0_1_CRC_INT_1_CRC_MASK                   0x0000ffff
#define BCHP_US_PDAC0_INT_0_1_CRC_INT_1_CRC_SHIFT                  0

/***************************************************************************
 *INT_2_3_CRC - PDAC Internal Phase 2 & 3 CRC
 ***************************************************************************/
/* US_PDAC0 :: INT_2_3_CRC :: INT_2_CRC [31:16] */
#define BCHP_US_PDAC0_INT_2_3_CRC_INT_2_CRC_MASK                   0xffff0000
#define BCHP_US_PDAC0_INT_2_3_CRC_INT_2_CRC_SHIFT                  16

/* US_PDAC0 :: INT_2_3_CRC :: INT_3_CRC [15:00] */
#define BCHP_US_PDAC0_INT_2_3_CRC_INT_3_CRC_MASK                   0x0000ffff
#define BCHP_US_PDAC0_INT_2_3_CRC_INT_3_CRC_SHIFT                  0

#endif /* #ifndef BCHP_US_PDAC0_H__ */

/* End of File */
