(pcb "O:\ZX81 Intern 16K\ZX81 Intern 16K.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  130020 -107630  130010 -111470  130010 -111510  106299 -111506
            106299 -69672.2  129997 -69672.2  130020 -107630)
    )
    (plane GND (polygon B.Cu 0  129980 -111450  106250 -111410  106290 -69680  130020 -69680
            129980 -111450))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Housings_DIP:DIP-28_W15.24mm_Socket"
      (place REF** 110795 -71602.6 front 0 (PN "DIP-28_W15.24mm_Socket"))
    )
    (component Capacitors_SMD:C_1206
      (place C1 118593 -103810 front 0 (PN 0.1uF))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place A11 111100 -108052 front 0 (PN A11))
      (place J3 119253 -108052 front 0 (PN A12))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm::1
      (place J2 115265 -108052 front 0 (PN A13))
      (place J4 123596 -108052 front 0 (PN A10))
    )
    (component Resistors_SMD:R_1206
      (place R1 121437 -73761.6 front 0 (PN 10K))
    )
    (component "Housings_SOIC:SOIC-28W_7.5x17.9mm_Pitch1.27mm"
      (place U1 118491 -91363.8 front 0 (PN "CY62256-70PC"))
    )
  )
  (library
    (image "Housings_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image Capacitors_SMD:C_1206
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 1020  -1000 1020))
      (outline (path signal 120  -1000 -1020  1000 -1020))
      (outline (path signal 50  -2250 1050  2250 1050))
      (outline (path signal 50  -2250 1050  -2250 -1050))
      (outline (path signal 50  2250 -1050  2250 1050))
      (outline (path signal 50  2250 -1050  -2250 -1050))
      (pin Rect[T]Pad_1000x1600_um 2 1500 0)
      (pin Rect[T]Pad_1000x1600_um 1 -1500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistors_SMD:R_1206
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 -1070  -1000 -1070))
      (outline (path signal 120  -1000 1070  1000 1070))
      (outline (path signal 50  -2150 1110  2150 1110))
      (outline (path signal 50  -2150 1110  -2150 -1100))
      (outline (path signal 50  2150 -1100  2150 1110))
      (outline (path signal 50  2150 -1100  -2150 -1100))
      (pin Rect[T]Pad_900x1700_um 2 1450 0)
      (pin Rect[T]Pad_900x1700_um 1 -1450 0)
    )
    (image "Housings_SOIC:SOIC-28W_7.5x17.9mm_Pitch1.27mm"
      (outline (path signal 150  -2750 8950  3750 8950))
      (outline (path signal 150  3750 8950  3750 -8950))
      (outline (path signal 150  3750 -8950  -3750 -8950))
      (outline (path signal 150  -3750 -8950  -3750 7950))
      (outline (path signal 150  -3750 7950  -2750 8950))
      (outline (path signal 50  -5950 9300  -5950 -9300))
      (outline (path signal 50  5950 9300  5950 -9300))
      (outline (path signal 50  -5950 9300  5950 9300))
      (outline (path signal 50  -5950 -9300  5950 -9300))
      (outline (path signal 150  -3875 9125  -3875 8875))
      (outline (path signal 150  3875 9125  3875 8780))
      (outline (path signal 150  3875 -9125  3875 -8780))
      (outline (path signal 150  -3875 -9125  -3875 -8780))
      (outline (path signal 150  -3875 9125  3875 9125))
      (outline (path signal 150  -3875 -9125  3875 -9125))
      (outline (path signal 150  -3875 8875  -5700 8875))
      (pin Rect[T]Pad_2000x600_um 28 4700 8255)
      (pin Rect[T]Pad_2000x600_um 27 4700 6985)
      (pin Rect[T]Pad_2000x600_um 26 4700 5715)
      (pin Rect[T]Pad_2000x600_um 25 4700 4445)
      (pin Rect[T]Pad_2000x600_um 24 4700 3175)
      (pin Rect[T]Pad_2000x600_um 23 4700 1905)
      (pin Rect[T]Pad_2000x600_um 22 4700 635)
      (pin Rect[T]Pad_2000x600_um 21 4700 -635)
      (pin Rect[T]Pad_2000x600_um 20 4700 -1905)
      (pin Rect[T]Pad_2000x600_um 19 4700 -3175)
      (pin Rect[T]Pad_2000x600_um 18 4700 -4445)
      (pin Rect[T]Pad_2000x600_um 17 4700 -5715)
      (pin Rect[T]Pad_2000x600_um 16 4700 -6985)
      (pin Rect[T]Pad_2000x600_um 15 4700 -8255)
      (pin Rect[T]Pad_2000x600_um 14 -4700 -8255)
      (pin Rect[T]Pad_2000x600_um 13 -4700 -6985)
      (pin Rect[T]Pad_2000x600_um 12 -4700 -5715)
      (pin Rect[T]Pad_2000x600_um 11 -4700 -4445)
      (pin Rect[T]Pad_2000x600_um 10 -4700 -3175)
      (pin Rect[T]Pad_2000x600_um 9 -4700 -1905)
      (pin Rect[T]Pad_2000x600_um 8 -4700 -635)
      (pin Rect[T]Pad_2000x600_um 7 -4700 635)
      (pin Rect[T]Pad_2000x600_um 6 -4700 1905)
      (pin Rect[T]Pad_2000x600_um 5 -4700 3175)
      (pin Rect[T]Pad_2000x600_um 4 -4700 4445)
      (pin Rect[T]Pad_2000x600_um 3 -4700 5715)
      (pin Rect[T]Pad_2000x600_um 2 -4700 6985)
      (pin Rect[T]Pad_2000x600_um 1 -4700 8255)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x600_um
      (shape (rect F.Cu -1000 -300 1000 300))
      (attach off)
    )
    (padstack Rect[T]Pad_900x1700_um
      (shape (rect F.Cu -450 -850 450 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1600_um
      (shape (rect F.Cu -500 -800 500 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins REF**-14 C1-2 U1-14)
    )
    (net +5V
      (pins REF**-28 C1-1 R1-1 U1-28)
    )
    (net "Net-(J1-Pad1)"
      (pins A11-1 U1-1)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 U1-26)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 U1-23)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 U1-21)
    )
    (net "Net-(R1-Pad2)"
      (pins REF**-27 R1-2 U1-27)
    )
    (net "Net-(U1-Pad25)"
      (pins REF**-25 U1-25)
    )
    (net "Net-(U1-Pad24)"
      (pins REF**-24 U1-24)
    )
    (net "Net-(U1-Pad22)"
      (pins REF**-22 U1-22)
    )
    (net "Net-(U1-Pad20)"
      (pins REF**-20 U1-20)
    )
    (net "Net-(U1-Pad19)"
      (pins REF**-19 U1-19)
    )
    (net "Net-(U1-Pad18)"
      (pins REF**-18 U1-18)
    )
    (net "Net-(U1-Pad17)"
      (pins REF**-17 U1-17)
    )
    (net "Net-(U1-Pad16)"
      (pins REF**-16 U1-16)
    )
    (net "Net-(U1-Pad15)"
      (pins REF**-15 U1-15)
    )
    (net "Net-(U1-Pad13)"
      (pins REF**-13 U1-13)
    )
    (net "Net-(U1-Pad12)"
      (pins REF**-12 U1-12)
    )
    (net "Net-(U1-Pad11)"
      (pins REF**-11 U1-11)
    )
    (net "Net-(U1-Pad10)"
      (pins REF**-10 U1-10)
    )
    (net "Net-(U1-Pad9)"
      (pins REF**-9 U1-9)
    )
    (net "Net-(U1-Pad8)"
      (pins REF**-8 U1-8)
    )
    (net "Net-(U1-Pad7)"
      (pins REF**-7 U1-7)
    )
    (net "Net-(U1-Pad6)"
      (pins REF**-6 U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins REF**-5 U1-5)
    )
    (net "Net-(U1-Pad4)"
      (pins REF**-4 U1-4)
    )
    (net "Net-(U1-Pad3)"
      (pins REF**-3 U1-3)
    )
    (net "Net-(U1-Pad2)"
      (pins REF**-2 U1-2)
    )
    (class kicad_default "" +5V GND "Net-(J1-Pad1)" "Net-(J2-Pad1)" "Net-(J3-Pad1)"
      "Net-(J4-Pad1)" "Net-(R1-Pad2)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)"
      "Net-(U1-Pad13)" "Net-(U1-Pad15)" "Net-(U1-Pad16)" "Net-(U1-Pad17)"
      "Net-(U1-Pad18)" "Net-(U1-Pad19)" "Net-(U1-Pad2)" "Net-(U1-Pad20)" "Net-(U1-Pad22)"
      "Net-(U1-Pad24)" "Net-(U1-Pad25)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)"
      "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad8)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
