{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462458398671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462458398674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 22:26:38 2016 " "Processing started: Thu May 05 22:26:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462458398674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462458398674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_Commu_top -c Uart_Commu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Commu_top -c Uart_Commu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462458398674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1462458398935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_commu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_commu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Commu_top " "Found entity 1: Uart_Commu_top" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462458412301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462458412301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "Uart_Rx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462458412302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462458412302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "Uart_Tx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462458412303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462458412303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Speed_Select " "Found entity 1: Speed_Select" {  } { { "Speed_Select.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Speed_Select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462458412304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462458412304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_data Uart_Commu_top.v(18) " "Verilog HDL Implicit Net warning at Uart_Commu_top.v(18): created implicit net for \"rx_data\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458412370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_int Uart_Commu_top.v(19) " "Verilog HDL Implicit Net warning at Uart_Commu_top.v(19): created implicit net for \"rx_int\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458412382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_bps Uart_Commu_top.v(20) " "Verilog HDL Implicit Net warning at Uart_Commu_top.v(20): created implicit net for \"clk_bps\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458412382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bps_start Uart_Commu_top.v(21) " "Verilog HDL Implicit Net warning at Uart_Commu_top.v(21): created implicit net for \"bps_start\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458412382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_Commu_top " "Elaborating entity \"Uart_Commu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462458412405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx Uart_Rx:Uart_Rx " "Elaborating entity \"Uart_Rx\" for hierarchy \"Uart_Rx:Uart_Rx\"" {  } { { "Uart_Commu_top.v" "Uart_Rx" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462458412568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg_rs232_rx Uart_Rx.v(17) " "Verilog HDL or VHDL warning at Uart_Rx.v(17): object \"neg_rs232_rx\" assigned a value but never read" {  } { { "Uart_Rx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Rx.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462458412569 "|Uart_Commu_top|Uart_Rx:Uart_Rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data Uart_Rx.v(12) " "Output port \"rx_data\" at Uart_Rx.v(12) has no driver" {  } { { "Uart_Rx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Rx.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462458412569 "|Uart_Commu_top|Uart_Rx:Uart_Rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_int Uart_Rx.v(13) " "Output port \"rx_int\" at Uart_Rx.v(13) has no driver" {  } { { "Uart_Rx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Rx.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462458412569 "|Uart_Commu_top|Uart_Rx:Uart_Rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bps_start Uart_Rx.v(11) " "Output port \"bps_start\" at Uart_Rx.v(11) has no driver" {  } { { "Uart_Rx.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Rx.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462458412569 "|Uart_Commu_top|Uart_Rx:Uart_Rx"}
{ "Warning" "WSGN_EMPTY_SHELL" "Uart_Rx " "Entity \"Uart_Rx\" contains only dangling pins" {  } { { "Uart_Commu_top.v" "Uart_Rx" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 22 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1462458412570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462458412889 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458413361 "|Uart_Commu_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458413361 "|Uart_Commu_top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs232_rx " "No output dependent on input pin \"rs232_rx\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458413361 "|Uart_Commu_top|rs232_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs232_tx " "No output dependent on input pin \"rs232_tx\"" {  } { { "Uart_Commu_top.v" "" { Text "D:/workspace1/NewDocument/Quartus/Uart_Commu/Uart_Commu_top.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462458413361 "|Uart_Commu_top|rs232_tx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462458413361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462458413363 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462458413363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462458413363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462458414535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 22:26:54 2016 " "Processing ended: Thu May 05 22:26:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462458414535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462458414535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462458414535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462458414535 ""}
