Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 13:47:03 2024
| Host         : ECE-PHO115-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           131         
TIMING-18  Warning           Missing input or output delay                         12          
TIMING-20  Warning           Non-clocked latch                                     1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
LATCH-1    Advisory          Existing latches in the design                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (239)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gameClkStart (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clkDiv2/divided_clk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: gameClockActive_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: puck/score_left_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: puck/score_right_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (239)
--------------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.299        0.000                      0                   22        0.245        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.299        0.000                      0                   22        0.245        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.738ns (19.717%)  route 3.005ns (80.283%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.632     5.235    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clkDiv/tempClk_reg/Q
                         net (fo=1, routed)           0.698     6.451    clkDiv/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.547 r  clkDiv/CLK_BUFG_inst/O
                         net (fo=39, routed)          2.307     8.854    clkDiv/CLK_BUFG
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.978 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     8.978    clkDiv/tempClk_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511    14.934    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.077    15.276    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.180    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.514 r  s1/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.514    s1/refresh_counter_reg[16]_i_1_n_6
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    14.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[17]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.062    15.227    s1/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.180    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.493 r  s1/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.493    s1/refresh_counter_reg[16]_i_1_n_4
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    14.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.062    15.227    s1/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.180    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.419 r  s1/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.419    s1/refresh_counter_reg[16]_i_1_n_5
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    14.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.062    15.227    s1/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  s1/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.180    s1/refresh_counter_reg[12]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.403 r  s1/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.403    s1/refresh_counter_reg[16]_i_1_n_7
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    14.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)        0.062    15.227    s1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.400 r  s1/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.400    s1/refresh_counter_reg[12]_i_1_n_6
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[13]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)        0.062    15.228    s1/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.379 r  s1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.379    s1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)        0.062    15.228    s1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.305 r  s1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.305    s1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[14]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)        0.062    15.228    s1/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  s1/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    s1/refresh_counter_reg[8]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.289 r  s1/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.289    s1/refresh_counter_reg[12]_i_1_n_7
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)        0.062    15.228    s1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 s1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.227    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  s1/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.164    s1/refresh_counter_reg_n_0_[1]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.838 r  s1/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.838    s1/refresh_counter_reg[0]_i_1_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  s1/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    s1/refresh_counter_reg[4]_i_1_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.286 r  s1/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.286    s1/refresh_counter_reg[8]_i_1_n_6
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    14.925    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[9]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X31Y107        FDRE (Setup_fdre_C_D)        0.062    15.228    s1/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  7.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.485%)  route 0.214ns (53.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    clkDiv/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.214     1.840    clkDiv/cnt
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.885 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.885    clkDiv/tempClk_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.640    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    s1/refresh_counter_reg_n_0_[11]
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  s1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    s1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.733    s1/refresh_counter_reg_n_0_[15]
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  s1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    s1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  s1/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    s1/refresh_counter_reg_n_0_[3]
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  s1/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    s1/refresh_counter_reg[0]_i_1_n_4
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.105     1.589    s1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  s1/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    s1/refresh_counter_reg_n_0_[7]
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  s1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    s1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.105     1.589    s1/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.730    s1/refresh_counter_reg_n_0_[12]
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  s1/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    s1/refresh_counter_reg[12]_i_1_n_7
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.730    s1/refresh_counter_reg_n_0_[16]
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  s1/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    s1/refresh_counter_reg[16]_i_1_n_7
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.730    s1/refresh_counter_reg_n_0_[8]
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  s1/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    s1/refresh_counter_reg[8]_i_1_n_7
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  s1/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.731    s1/refresh_counter_reg_n_0_[4]
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  s1/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    s1/refresh_counter_reg[4]_i_1_n_7
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.105     1.589    s1/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s1/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.734    s1/refresh_counter_reg_n_0_[10]
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  s1/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    s1/refresh_counter_reg[8]_i_1_n_5
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[10]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.105     1.588    s1/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y105   s1/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y107   s1/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y107   s1/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   s1/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   s1/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   s1/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   s1/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y105   s1/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y105   s1/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y105   s1/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y105   s1/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y107   s1/refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.277ns  (logic 9.428ns (38.837%)  route 14.849ns (61.163%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.281    13.514    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.638 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.955    14.593    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I1_O)        0.124    14.717 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264    14.981    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.105 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.097    16.203    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.150    16.353 r  s1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.161    20.514    LED_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    24.277 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.277    LED_out[5]
    R10                                                               r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.129ns  (logic 9.216ns (38.195%)  route 14.913ns (61.805%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.267    13.500    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.624 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.630    14.253    puck/i__carry__1_i_5_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    14.377 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.654    15.032    s1/LED_out_OBUF[2]_inst_i_1_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.156 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.330    16.486    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.124    16.610 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.942    20.552    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    24.129 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.129    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.582ns  (logic 9.200ns (39.012%)  route 14.382ns (60.988%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.267    13.500    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.624 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.630    14.253    puck/i__carry__1_i_5_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    14.377 r  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.654    15.032    s1/LED_out_OBUF[2]_inst_i_1_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.156 f  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317    16.472    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.124    16.596 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.425    20.021    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.582 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.582    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.491ns  (logic 9.403ns (40.026%)  route 14.089ns (59.974%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.267    13.500    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.624 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.630    14.253    puck/i__carry__1_i_5_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    14.377 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.654    15.032    s1/LED_out_OBUF[2]_inst_i_1_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.156 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317    16.472    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.152    16.624 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    19.756    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    23.491 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.491    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.520ns  (logic 9.176ns (40.747%)  route 13.344ns (59.253%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.267    13.500    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.624 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.630    14.253    puck/i__carry__1_i_5_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    14.377 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.654    15.032    s1/LED_out_OBUF[2]_inst_i_1_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.156 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.952    16.108    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.124    16.232 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.751    18.983    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.520 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.520    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.401ns  (logic 9.419ns (42.048%)  route 12.982ns (57.952%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 r  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.267    13.500    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.624 r  puck/LED_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.630    14.253    puck/i__carry__1_i_5_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    14.377 f  puck/LED_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.654    15.032    s1/LED_out_OBUF[2]_inst_i_1_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.156 r  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.952    16.108    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I0_O)        0.152    16.260 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.389    18.649    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    22.401 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.401    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/score_left_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.098ns  (logic 9.132ns (41.325%)  route 12.966ns (58.675%))
  Logic Levels:           20  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  puck/score_left_reg[0]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/score_left_reg[0]/Q
                         net (fo=53, routed)          1.714     2.394    puck/score_left_reg[1]_0[0]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  puck/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.518    s1/i___8_carry__0_i_5[0]
    SLICE_X33Y112        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.942 r  s1/LED_BCD1_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.499     3.440    puck/LED_BCD1_inferred__0/i___8_carry__1_0[1]
    SLICE_X32Y112        LUT4 (Prop_lut4_I3_O)        0.303     3.743 r  puck/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.743    s1/i___14_carry_i_5_0[3]
    SLICE_X32Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.144 r  s1/LED_BCD1_inferred__0/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.144    s1/LED_BCD1_inferred__0/i___8_carry__0_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.366 f  s1/LED_BCD1_inferred__0/i___8_carry__1/O[0]
                         net (fo=6, routed)           0.622     4.988    s1/score_left_reg[1]_2[0]
    SLICE_X33Y114        LUT6 (Prop_lut6_I5_O)        0.299     5.287 f  s1/i__carry_i_7__1/O
                         net (fo=2, routed)           0.433     5.721    puck/i__carry_i_3__5
    SLICE_X33Y114        LUT3 (Prop_lut3_I1_O)        0.124     5.845 r  puck/i__carry_i_5__2/O
                         net (fo=19, routed)          1.018     6.862    s1/LED_BCD0_inferred__1/i__carry_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.152     7.014 r  s1/i__carry__0_i_1/O
                         net (fo=12, routed)          0.904     7.918    s1/score_left_reg[1]_3
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.348     8.266 r  s1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.266    s1/i__carry__0_i_4__0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.799 r  s1/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    s1/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.122 r  s1/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=13, routed)          1.198    10.320    puck/O[1]
    SLICE_X33Y115        LUT4 (Prop_lut4_I2_O)        0.334    10.654 r  puck/i___14_carry__0_i_3/O
                         net (fo=2, routed)           0.702    11.356    puck/DI[1]
    SLICE_X32Y115        LUT6 (Prop_lut6_I0_O)        0.326    11.682 r  puck/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.682    s1/LED_out_OBUF[6]_inst_i_11_0[1]
    SLICE_X32Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.232 f  s1/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=2, routed)           1.281    13.514    puck/LED_out_OBUF[6]_inst_i_4[0]
    SLICE_X30Y113        LUT6 (Prop_lut6_I5_O)        0.124    13.638 r  puck/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.955    14.593    puck/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I1_O)        0.124    14.717 f  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264    14.981    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124    15.105 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.097    16.203    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.124    16.327 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.278    18.605    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.098 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.098    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 4.064ns (31.857%)  route 8.693ns (68.143%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  puck/ball_y_reg[3]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/ball_y_reg[3]/Q
                         net (fo=9, routed)           1.589     2.269    padR/distBallPaddle2_y1_carry__1[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  padR/distBallPaddle2_y1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.393    physics/velocity_y[1]_i_4_0[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.794 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.795    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.129 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           1.001     4.129    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.303     4.432 r  physics/i__carry_i_4__0/O
                         net (fo=5, routed)           0.896     5.328    physics/i__carry_i_4__0_n_0
    SLICE_X38Y101        LUT4 (Prop_lut4_I1_O)        0.124     5.452 r  physics/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.452    physics/i__carry_i_3__3_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.910 r  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.857     6.768    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.358     7.126 r  physics/velocity_x[4]_i_3/O
                         net (fo=13, routed)          1.173     8.299    physics/velocity_x[4]_i_3_n_0
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.354     8.653 r  physics/velocity_x[0]_i_2/O
                         net (fo=8, routed)           0.869     9.522    physics/velocity_x[4]_i_3_0
    SLICE_X35Y104        LUT4 (Prop_lut4_I3_O)        0.354     9.876 f  physics/velocity_y[4]_i_6/O
                         net (fo=1, routed)           0.990    10.866    physics/velocity_y[4]_i_6_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.326    11.192 r  physics/velocity_y[4]_i_2/O
                         net (fo=2, routed)           1.022    12.215    physics/velocity_y[4]_i_2_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I0_O)        0.124    12.339 r  physics/velocity_y[5]_i_3/O
                         net (fo=1, routed)           0.294    12.633    puck/velocity_y_reg[5]_0
    SLICE_X36Y104        LUT4 (Prop_lut4_I2_O)        0.124    12.757 r  puck/velocity_y[5]_i_1/O
                         net (fo=1, routed)           0.000    12.757    physics/D[0]
    SLICE_X36Y104        FDRE                                         r  physics/velocity_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 3.860ns (32.140%)  route 8.150ns (67.860%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  puck/ball_y_reg[3]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/ball_y_reg[3]/Q
                         net (fo=9, routed)           1.589     2.269    padR/distBallPaddle2_y1_carry__1[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  padR/distBallPaddle2_y1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.393    physics/velocity_y[1]_i_4_0[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.794 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.795    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.129 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           1.001     4.129    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.303     4.432 r  physics/i__carry_i_4__0/O
                         net (fo=5, routed)           0.896     5.328    physics/i__carry_i_4__0_n_0
    SLICE_X38Y101        LUT4 (Prop_lut4_I1_O)        0.124     5.452 r  physics/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.452    physics/i__carry_i_3__3_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.910 f  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.857     6.768    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.358     7.126 f  physics/velocity_x[4]_i_3/O
                         net (fo=13, routed)          1.173     8.299    physics/velocity_x[4]_i_3_n_0
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.354     8.653 f  physics/velocity_x[0]_i_2/O
                         net (fo=8, routed)           0.869     9.522    physics/velocity_x[4]_i_3_0
    SLICE_X35Y104        LUT4 (Prop_lut4_I3_O)        0.326     9.848 r  physics/velocity_y[3]_i_7/O
                         net (fo=1, routed)           0.264    10.113    physics/velocity_y[3]_i_7_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I5_O)        0.124    10.237 r  physics/velocity_y[3]_i_2/O
                         net (fo=3, routed)           0.678    10.915    physics/velocity_y[3]_i_2_n_0
    SLICE_X34Y104        LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  physics/velocity_y[4]_i_3/O
                         net (fo=1, routed)           0.821    11.860    physics/velocity_y[4]_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I1_O)        0.150    12.010 r  physics/velocity_y[4]_i_1/O
                         net (fo=1, routed)           0.000    12.010    physics/velocity_y[4]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  physics/velocity_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.007ns  (logic 3.862ns (32.164%)  route 8.145ns (67.836%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  puck/ball_y_reg[3]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.680     0.680 r  puck/ball_y_reg[3]/Q
                         net (fo=9, routed)           1.589     2.269    padR/distBallPaddle2_y1_carry__1[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.124     2.393 r  padR/distBallPaddle2_y1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.393    physics/velocity_y[1]_i_4_0[3]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.794 r  physics/distBallPaddle2_y1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.795    physics/distBallPaddle2_y1_carry_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.129 r  physics/distBallPaddle2_y1_carry__0/O[1]
                         net (fo=5, routed)           1.001     4.129    physics/distBallPaddle2_y1_carry__0_n_6
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.303     4.432 r  physics/i__carry_i_4__0/O
                         net (fo=5, routed)           0.896     5.328    physics/i__carry_i_4__0_n_0
    SLICE_X38Y101        LUT4 (Prop_lut4_I1_O)        0.124     5.452 r  physics/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     5.452    physics/i__carry_i_3__3_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     5.910 f  physics/is_collidingR1_inferred__0/i__carry/CO[1]
                         net (fo=2, routed)           0.857     6.768    physics/is_collidingR1_inferred__0/i__carry_n_2
    SLICE_X39Y107        LUT3 (Prop_lut3_I1_O)        0.358     7.126 f  physics/velocity_x[4]_i_3/O
                         net (fo=13, routed)          1.173     8.299    physics/velocity_x[4]_i_3_n_0
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.354     8.653 f  physics/velocity_x[0]_i_2/O
                         net (fo=8, routed)           0.896     9.549    physics/velocity_x[4]_i_3_0
    SLICE_X36Y105        LUT4 (Prop_lut4_I3_O)        0.326     9.875 r  physics/velocity_y[2]_i_5/O
                         net (fo=1, routed)           0.582    10.457    physics/velocity_y[2]_i_5_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.581 r  physics/velocity_y[2]_i_2/O
                         net (fo=4, routed)           0.480    11.061    physics/velocity_y[2]_i_2_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.124    11.185 r  physics/velocity_y[3]_i_3/O
                         net (fo=1, routed)           0.670    11.855    physics/velocity_y[3]_i_3_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.152    12.007 r  physics/velocity_y[3]_i_1/O
                         net (fo=1, routed)           0.000    12.007    physics/velocity_y[3]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  physics/velocity_y_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[2]/C
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_con/heightPos_reg[2]/Q
                         net (fo=21, routed)          0.144     0.285    vga_con/heightPos_reg[2]
    SLICE_X45Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.330 r  vga_con/heightPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    vga_con/heightPos[1]_i_1_n_0
    SLICE_X45Y105        FDRE                                         r  vga_con/heightPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDSE                         0.000     0.000 r  padL/paddle_y_reg[4]/C
    SLICE_X43Y103        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_y_reg[4]/Q
                         net (fo=8, routed)           0.079     0.220    padL/Q[4]
    SLICE_X43Y103        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  padL/paddle_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.344    padL/p_0_in[5]
    SLICE_X43Y103        FDSE                                         r  padL/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.899%)  route 0.159ns (46.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[4]/C
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[4]/Q
                         net (fo=17, routed)          0.159     0.300    vga_con/widthPos_reg[4]
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.045     0.345 r  vga_con/widthPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    vga_con/p_0_in__1[6]
    SLICE_X48Y107        FDRE                                         r  vga_con/widthPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDSE                         0.000     0.000 r  padL/paddle_y_reg[6]/C
    SLICE_X43Y103        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_y_reg[6]/Q
                         net (fo=8, routed)           0.079     0.220    padL/Q[6]
    SLICE_X43Y103        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  padL/paddle_y0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.347    padL/p_0_in[7]
    SLICE_X43Y103        FDSE                                         r  padL/paddle_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics/velocity_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE                         0.000     0.000 r  physics/velocity_x_reg[2]/C
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  physics/velocity_x_reg[2]/Q
                         net (fo=7, routed)           0.168     0.309    physics/ball_vx[2]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  physics/velocity_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    physics/velocity_x[2]_i_1_n_0
    SLICE_X37Y107        FDRE                                         r  physics/velocity_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/led_on_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE                         0.000     0.000 r  vga_con/led_on_reg[0]/C
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/led_on_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    vga_con/padB/ledOn[0]
    SLICE_X47Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_con/padB/led_on[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga_con/padB_n_1
    SLICE_X47Y106        FDRE                                         r  vga_con/led_on_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/led_on_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE                         0.000     0.000 r  vga_con/led_on_reg[1]/C
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/led_on_reg[1]/Q
                         net (fo=2, routed)           0.168     0.309    vga_con/padA/ledOn[0]
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_con/padA/led_on[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga_con/padA_n_0
    SLICE_X47Y105        FDRE                                         r  vga_con/led_on_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE                         0.000     0.000 r  padL/paddle_y_reg[0]/C
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padL/paddle_y_reg[0]/Q
                         net (fo=7, routed)           0.091     0.232    padL/Q[0]
    SLICE_X43Y102        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  padL/paddle_y0_carry/O[1]
                         net (fo=1, routed)           0.000     0.356    padL/p_0_in[1]
    SLICE_X43Y102        FDRE                                         r  padL/paddle_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE                         0.000     0.000 r  padL/paddle_y_reg[8]/C
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padL/paddle_y_reg[8]/Q
                         net (fo=8, routed)           0.091     0.232    padL/Q[8]
    SLICE_X43Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.356 r  padL/paddle_y0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.356    padL/p_0_in[9]
    SLICE_X43Y104        FDRE                                         r  padL/paddle_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.819%)  route 0.152ns (42.181%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[0]/C
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/heightPos_reg[0]/Q
                         net (fo=26, routed)          0.152     0.316    vga_con/heightPos_reg[0]_0[0]
    SLICE_X44Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  vga_con/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    vga_con/heightPos[2]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  vga_con/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.941ns  (logic 5.091ns (39.343%)  route 7.850ns (60.657%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.097    10.092    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.150    10.242 r  s1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.161    14.403    LED_out_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    18.166 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.166    LED_out[5]
    R10                                                               r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 4.879ns (39.878%)  route 7.356ns (60.122%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823     9.817    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124     9.941 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.942    13.883    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.460 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.460    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.987ns  (logic 4.863ns (40.566%)  route 7.125ns (59.434%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 f  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.109    10.103    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    10.227 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.425    13.652    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.213 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.213    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 5.064ns (42.570%)  route 6.831ns (57.430%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.109    10.103    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.150    10.253 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    13.384    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    17.120 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.120    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.926ns  (logic 4.839ns (44.293%)  route 6.086ns (55.707%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     9.739    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I2_O)        0.124     9.863 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.751    12.614    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.151 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.151    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 5.080ns (47.020%)  route 5.724ns (52.980%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 r  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 r  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     9.739    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I2_O)        0.150     9.889 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.389    12.278    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.030 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.030    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.762ns  (logic 4.795ns (44.555%)  route 5.967ns (55.445%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.146     6.713 f  s1/LED_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452     7.166    puck/LED_out_OBUF[6]_inst_i_8_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I4_O)        0.328     7.494 f  puck/LED_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.989     8.482    puck/LED_out_OBUF[6]_inst_i_18_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.606 f  puck/LED_out_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.264     8.871    s1/LED_out_OBUF[2]_inst_i_1_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.995 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.097    10.092    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.124    10.216 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.278    12.494    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.987 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.987    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.154ns (44.486%)  route 5.184ns (55.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.886     6.567    s1/LED_activating_counter[0]
    SLICE_X30Y109        LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  s1/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.298    10.990    Anode_Activate_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.564 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.564    Anode_Activate[2]
    T9                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.362ns (54.494%)  route 3.643ns (45.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.322     7.003    s1/LED_activating_counter[1]
    SLICE_X31Y111        LUT2 (Prop_lut2_I0_O)        0.152     7.155 r  s1/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.320     9.476    Anode_Activate_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.230 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.230    Anode_Activate[3]
    J14                                                               r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 4.346ns (55.609%)  route 3.469ns (44.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.623     5.225    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.983     6.664    s1/LED_activating_counter[1]
    SLICE_X28Y109        LUT2 (Prop_lut2_I1_O)        0.152     6.816 r  s1/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.486     9.302    Anode_Activate_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.040 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.040    Anode_Activate[1]
    J18                                                               r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.422ns (60.291%)  route 0.937ns (39.709%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.239     1.864    s1/LED_activating_counter[0]
    SLICE_X28Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.909 r  s1/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.606    Anode_Activate_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.843 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    Anode_Activate[0]
    J17                                                               r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.485ns (60.586%)  route 0.966ns (39.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.239     1.864    s1/LED_activating_counter[0]
    SLICE_X28Y109        LUT2 (Prop_lut2_I0_O)        0.046     1.910 r  s1/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.637    Anode_Activate_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.935 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.935    Anode_Activate[1]
    J18                                                               r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.502ns (59.763%)  route 1.011ns (40.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.364     1.988    s1/LED_activating_counter[0]
    SLICE_X31Y111        LUT2 (Prop_lut2_I1_O)        0.046     2.034 r  s1/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.647     2.682    Anode_Activate_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.996 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.996    Anode_Activate[3]
    J14                                                               r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.425ns (53.261%)  route 1.251ns (46.739%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.231     1.855    s1/LED_activating_counter[0]
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.900 f  s1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.384     2.285    s1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.330 r  s1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.965    LED_out_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.160 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.160    LED_out[4]
    K16                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.545ns (55.026%)  route 1.263ns (44.974%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.287     1.911    s1/LED_activating_counter[0]
    SLICE_X29Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.278     2.235    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I2_O)        0.046     2.281 r  s1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.978    LED_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.291 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.291    LED_out[3]
    K13                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.469ns (50.872%)  route 1.419ns (49.128%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.287     1.911    s1/LED_activating_counter[0]
    SLICE_X29Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.278     2.235    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.280 r  s1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.854     3.133    LED_out_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.371 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.371    LED_out[0]
    L18                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.461ns (44.114%)  route 1.851ns (55.886%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.266     1.890    s1/LED_activating_counter[1]
    SLICE_X30Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.935 r  s1/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.585     3.520    Anode_Activate_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.795 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.795    Anode_Activate[2]
    T9                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.358ns  (logic 1.528ns (45.515%)  route 1.830ns (54.485%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.287     1.911    s1/LED_activating_counter[0]
    SLICE_X29Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440     2.396    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.046     2.442 r  s1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.103     3.545    LED_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.296     4.841 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.841    LED_out[2]
    P15                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 1.492ns (44.004%)  route 1.899ns (55.996%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.287     1.911    s1/LED_activating_counter[0]
    SLICE_X29Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.956 f  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.440     2.396    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.441 r  s1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.173     3.613    LED_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.875 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.875    LED_out[1]
    T11                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.578ns  (logic 1.508ns (42.163%)  route 2.069ns (57.837%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  s1/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.287     1.911    s1/LED_activating_counter[0]
    SLICE_X29Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  s1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.352     2.308    s1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.353 r  s1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.431     3.784    LED_out_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.061 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.061    LED_out[6]
    T10                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.601ns (38.597%)  route 2.546ns (61.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.546     4.023    clkDiv/clk_rst_IBUF
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.147 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.147    clkDiv/cnt[0]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513     4.936    clkDiv/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.477ns (37.063%)  route 2.507ns (62.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.507     3.984    s1/clk_rst_IBUF
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502     4.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.477ns (37.063%)  route 2.507ns (62.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.507     3.984    s1/clk_rst_IBUF
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502     4.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.477ns (37.063%)  route 2.507ns (62.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.507     3.984    s1/clk_rst_IBUF
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502     4.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.477ns (37.063%)  route 2.507ns (62.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.507     3.984    s1/clk_rst_IBUF
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502     4.924    s1/clk_IBUF_BUFG
    SLICE_X31Y109        FDRE                                         r  s1/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.477ns (37.515%)  route 2.459ns (62.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.459     3.936    clkDiv/clk_rst_IBUF
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.934    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.477ns (38.397%)  route 2.369ns (61.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.369     3.846    s1/clk_rst_IBUF
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.477ns (38.397%)  route 2.369ns (61.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.369     3.846    s1/clk_rst_IBUF
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.477ns (38.397%)  route 2.369ns (61.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.369     3.846    s1/clk_rst_IBUF
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.477ns (38.397%)  route 2.369ns (61.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          2.369     3.846    s1/clk_rst_IBUF
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503     4.925    s1/clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  s1/refresh_counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.244ns (21.866%)  route 0.874ns (78.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.874     1.118    s1/clk_rst_IBUF
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.244ns (21.866%)  route 0.874ns (78.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.874     1.118    s1/clk_rst_IBUF
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.244ns (21.866%)  route 0.874ns (78.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.874     1.118    s1/clk_rst_IBUF
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.244ns (21.866%)  route 0.874ns (78.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.874     1.118    s1/clk_rst_IBUF
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y106        FDRE                                         r  s1/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.244ns (20.851%)  route 0.928ns (79.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.928     1.172    s1/clk_rst_IBUF
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.244ns (20.851%)  route 0.928ns (79.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.928     1.172    s1/clk_rst_IBUF
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.244ns (20.851%)  route 0.928ns (79.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.928     1.172    s1/clk_rst_IBUF
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.244ns (20.851%)  route 0.928ns (79.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.928     1.172    s1/clk_rst_IBUF
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    s1/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  s1/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.244ns (20.695%)  route 0.937ns (79.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.937     1.181    s1/clk_rst_IBUF
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 clk_rst
                            (input port)
  Destination:            s1/refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.244ns (20.695%)  route 0.937ns (79.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  clk_rst (IN)
                         net (fo=0)                   0.000     0.000    clk_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_rst_IBUF_inst/O
                         net (fo=59, routed)          0.937     1.181    s1/clk_rst_IBUF
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    s1/clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  s1/refresh_counter_reg[11]/C





