m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/simulation
vADA
Z1 !s110 1556109765
!i10b 1
!s100 l?`4^5g5Cf7>:?DVLBOHf1
I`n]G2Hz:S8Z@?;Mh7;gC30
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1556096369
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/ADA_Generated.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/ADA_Generated.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1556109765.000000
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/ADA_Generated.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/ADA_Generated.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject
Z8 tCvgOpt 0
n@a@d@a
valtera_up_avalon_adv_adc
R1
!i10b 1
!s100 Fj4=HVHERR26f]F5nnoNa3
IPZ<;>k00>[k5J7C4CM6ON2
R2
R0
R3
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/altera_up_avalon_adv_adc.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/altera_up_avalon_adv_adc.v
L0 23
R4
r1
!s85 0
31
R5
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/altera_up_avalon_adv_adc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/altera_up_avalon_adv_adc.v|
!i113 1
R6
R7
R8
vcolor
R1
!i10b 1
!s100 UgFXklUen`XF8mSd^ThHE0
I[iciS1Xlj?:]Q5mz:KiZO2
R2
R0
Z9 w1556096370
Z10 8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v
Z11 FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v
L0 91
R4
r1
!s85 0
31
R5
Z12 !s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v|
Z13 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v|
!i113 1
R6
R7
R8
vFPGA_MiniProject
R1
!i10b 1
!s100 ?ITfzFZ<3:99MG@?BbQaW2
IcY^X^N2HO=Yb<3:7M9WSa0
R2
R0
w1556108454
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v
L0 7
R4
r1
!s85 0
31
R5
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v|
!i113 1
R6
R7
R8
n@f@p@g@a_@mini@project
vgenerateSevenSegOutput
Z14 !s110 1556109766
!i10b 1
!s100 zgldNZ1B@QP50Lmm4<?So1
IWAMz9[jh?RiUA<2F309Gn0
R2
R0
Z15 w1556109756
Z16 8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/SevenSeg_IP.v
Z17 FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/SevenSeg_IP.v
L0 125
R4
r1
!s85 0
31
R5
Z18 !s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/SevenSeg_IP.v|
Z19 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/SevenSeg_IP.v|
!i113 1
R6
R7
R8
ngenerate@seven@seg@output
vgridandwave
R1
!i10b 1
!s100 3=WiR^Ko;mC4Q^]^@RF]I2
IHd3VG8LdIFjVnHK6b<oA;3
R2
R0
R9
R10
R11
L0 115
R4
r1
!s85 0
31
R5
R12
R13
!i113 1
R6
R7
R8
vhsync
R1
!i10b 1
!s100 gCh=3`7K_le^:bZ=f3M:`3
I5T<8a7m:]J0ZA_Dfk18AR1
R2
R0
R9
R10
R11
L0 38
R4
r1
!s85 0
31
R5
R12
R13
!i113 1
R6
R7
R8
vnumbersplit
R14
!i10b 1
!s100 SAY4zzz?:7oU8h=9m6R^M1
I^d3GL;>9@0L4Z@YQbdlbP2
R2
R0
R15
R16
R17
L0 82
R4
r1
!s85 0
31
R5
R18
R19
!i113 1
R6
R7
R8
vSample
R1
!i10b 1
!s100 4Qm;MUNDZRVf:nKJL7M`;0
IiAVJd>JYOm8b7Lej]iWmB0
R2
R0
R3
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v|
!i113 1
R6
R7
R8
n@sample
vsevenseg
R14
!i10b 1
!s100 TZQR<_4b3G4YC56a9e3cc3
Ik`[:^SXCNaD@5R=7XiPje3
R2
R0
R15
R16
R17
L0 1
R4
r1
!s85 0
31
R5
R18
R19
!i113 1
R6
R7
R8
vsine_wave_gen
R1
!i10b 1
!s100 SLzno3m6?Ig0B@`Gfd4:52
I=cPC?FD30j205Bi=9fz=k1
R2
R0
R9
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v|
!i113 1
R6
R7
R8
vVGA_IP_Top
R1
!i10b 1
!s100 LJZ@^d`aNb[T3lJ4d`K5Z1
I3Ugoka:=b:Meo?@Sl4AVD3
R2
R0
R9
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v|
!i113 1
R6
R7
R8
n@v@g@a_@i@p_@top
vVGATest_tb
R14
!i10b 1
!s100 1^T>VIcAgL`<:cQl]S@FK2
IRTDh[AC:NPf2Jzoc^bDDN3
R2
R0
w1556108328
8C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v
FC:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v
L0 6
R4
r1
!s85 0
31
!s108 1556109766.000000
!s107 C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject|C:/FPGA/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v|
!i113 1
R6
R7
R8
n@v@g@a@test_tb
vvsync
R1
!i10b 1
!s100 D`fkEKW>?keUm8L^;?E=d0
I:S=;OC_n<:mFbm?FN<`kF2
R2
R0
R9
R10
R11
L0 1
R4
r1
!s85 0
31
R5
R12
R13
!i113 1
R6
R7
R8
