Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_wb_cla_adder_tb_behav xil_defaultlib.cpu_wb_cla_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'cpu_wb_cla_adder' does not have a parameter named DATA_WID [C:/Users/samridh/cla_multiplier_project/cla_multiplier_project.srcs/sim_1/new/cla_adder_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu_wb_cla_adder
Compiling module xil_defaultlib.cpu_wb_cla_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_wb_cla_adder_tb_behav
