12:33:23 INFO  : Registering command handlers for SDK TCF services
12:33:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\temp_xsdb_launch_script.tcl
12:33:34 INFO  : XSCT server has started successfully.
12:33:56 INFO  : Successfully done setting XSCT server connection channel  
12:33:56 INFO  : Successfully done setting SDK workspace  
12:33:56 INFO  : Processing command line option -hwspec C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper.hdf.
12:56:29 INFO  : Example project standalone_bsp_0_xuartps_hello_world_example_1 has been created successfully.
13:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
13:03:22 INFO  : 'fpga -state' command is executed.
13:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
13:03:34 INFO  : 'jtag frequency' command is executed.
13:03:34 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:34 INFO  : Context for 'APU' is selected.
13:03:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
13:03:34 INFO  : Context for 'APU' is selected.
13:03:34 INFO  : 'stop' command is executed.
13:03:35 INFO  : 'ps7_init' command is executed.
13:03:35 INFO  : 'ps7_post_config' command is executed.
13:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:35 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_hello_world_example_1/Debug/standalone_bsp_0_xuartps_hello_world_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_hello_world_example_1/Debug/standalone_bsp_0_xuartps_hello_world_example_1.elf
----------------End of Script----------------

13:03:35 INFO  : Memory regions updated for context APU
13:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:36 INFO  : 'con' command is executed.
13:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

13:03:36 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_hello_world_example_1.elf_on_local.tcl'
13:43:03 INFO  : Example project standalone_bsp_0_xuartps_polled_example_1 has been created successfully.
13:56:48 INFO  : Disconnected from the channel tcfchan#1.
13:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
13:56:50 INFO  : 'fpga -state' command is executed.
13:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
13:56:53 INFO  : 'jtag frequency' command is executed.
13:56:53 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:53 INFO  : Context for 'APU' is selected.
13:56:56 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
13:56:56 INFO  : Context for 'APU' is selected.
13:56:56 INFO  : 'stop' command is executed.
13:56:56 INFO  : 'ps7_init' command is executed.
13:56:57 INFO  : 'ps7_post_config' command is executed.
13:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:57 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

13:56:57 INFO  : Memory regions updated for context APU
13:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:57 INFO  : 'con' command is executed.
13:56:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

13:56:57 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
15:09:11 INFO  : Disconnected from the channel tcfchan#2.
15:10:34 INFO  : Registering command handlers for SDK TCF services
15:10:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\temp_xsdb_launch_script.tcl
15:10:43 INFO  : XSCT server has started successfully.
15:10:52 INFO  : Processing command line option -hwspec C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper.hdf.
15:10:52 INFO  : Checking for hwspec changes in the project designbd_uart_wrapper_hw_platform_0.
15:10:52 INFO  : Successfully done setting XSCT server connection channel  
15:10:55 INFO  : Successfully done setting SDK workspace  
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
15:11:37 INFO  : 'fpga -state' command is executed.
15:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
15:11:42 INFO  : 'jtag frequency' command is executed.
15:11:42 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:42 INFO  : Context for 'APU' is selected.
15:11:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
15:11:42 INFO  : Context for 'APU' is selected.
15:11:42 INFO  : 'stop' command is executed.
15:11:43 INFO  : 'ps7_init' command is executed.
15:11:43 INFO  : 'ps7_post_config' command is executed.
15:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:43 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

15:11:44 INFO  : Memory regions updated for context APU
15:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:44 INFO  : 'con' command is executed.
15:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

15:11:44 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
15:12:11 INFO  : Disconnected from the channel tcfchan#1.
15:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
15:12:35 INFO  : 'fpga -state' command is executed.
15:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
15:12:39 INFO  : 'jtag frequency' command is executed.
15:12:39 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:39 INFO  : Context for 'APU' is selected.
15:12:39 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
15:12:39 INFO  : Context for 'APU' is selected.
15:12:39 INFO  : 'stop' command is executed.
15:12:39 INFO  : 'ps7_init' command is executed.
15:12:39 INFO  : 'ps7_post_config' command is executed.
15:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:40 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

15:12:40 INFO  : Memory regions updated for context APU
15:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:41 INFO  : 'con' command is executed.
15:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

15:12:41 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
15:21:45 INFO  : Disconnected from the channel tcfchan#2.
15:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
15:22:07 INFO  : 'fpga -state' command is executed.
15:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
15:22:09 INFO  : 'jtag frequency' command is executed.
15:22:09 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:10 INFO  : Context for 'APU' is selected.
15:22:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
15:22:10 INFO  : Context for 'APU' is selected.
15:22:10 INFO  : 'stop' command is executed.
15:22:10 INFO  : 'ps7_init' command is executed.
15:22:10 INFO  : 'ps7_post_config' command is executed.
15:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:11 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

15:22:11 INFO  : Memory regions updated for context APU
15:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:11 INFO  : 'con' command is executed.
15:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

15:22:11 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
15:43:10 INFO  : Disconnected from the channel tcfchan#3.
17:17:21 INFO  : Example project standalone_bsp_0_xuartps_low_echo_example_1 has been created successfully.
17:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
17:18:07 INFO  : 'fpga -state' command is executed.
17:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
17:18:10 INFO  : 'jtag frequency' command is executed.
17:18:10 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:10 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : 'stop' command is executed.
17:18:11 INFO  : 'ps7_init' command is executed.
17:18:11 INFO  : 'ps7_post_config' command is executed.
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:12 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

17:18:12 INFO  : Memory regions updated for context APU
17:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:12 INFO  : 'con' command is executed.
17:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

17:18:12 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
17:18:21 INFO  : Disconnected from the channel tcfchan#4.
17:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A" && level==0} -index 1' command is executed.
17:18:40 INFO  : 'fpga -state' command is executed.
17:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A78402A' is selected.
17:18:42 INFO  : 'jtag frequency' command is executed.
17:18:42 INFO  : Sourcing of 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:42 INFO  : Context for 'APU' is selected.
17:18:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf'.
17:18:42 INFO  : Context for 'APU' is selected.
17:18:42 INFO  : 'stop' command is executed.
17:18:43 INFO  : 'ps7_init' command is executed.
17:18:43 INFO  : 'ps7_post_config' command is executed.
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : The application 'C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
loadhw C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/designbd_uart_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
dow C:/Xilinx/Xilinx_Training/ProyectUart/ProjectUart.sdk/standalone_bsp_0_xuartps_polled_example_1/Debug/standalone_bsp_0_xuartps_polled_example_1.elf
----------------End of Script----------------

17:18:43 INFO  : Memory regions updated for context APU
17:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:43 INFO  : 'con' command is executed.
17:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A78402A"} -index 0
con
----------------End of Script----------------

17:18:44 INFO  : Launch script is exported to file 'C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_standalone_bsp_0_xuartps_polled_example_1.elf_on_local.tcl'
17:19:02 INFO  : Disconnected from the channel tcfchan#5.
17:19:55 INFO  : Registering command handlers for SDK TCF services
17:19:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Xilinx_Training\ProyectUart\ProjectUart.sdk\temp_xsdb_launch_script.tcl
