{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 170 -defaultsOSRD
preplace port ps_overlay_clock -pg 1 -y 390 -defaultsOSRD
preplace port ps_fabric_50M_clk -pg 1 -y 370 -defaultsOSRD
preplace port UART_0 -pg 1 -y 210 -defaultsOSRD
preplace port gpio_ctl -pg 1 -y 1120 -defaultsOSRD
preplace port ps_reset_n -pg 1 -y 430 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 190 -defaultsOSRD
preplace port gpo -pg 1 -y 1160 -defaultsOSRD
preplace port M_AXIS -pg 1 -y 780 -defaultsOSRD
preplace portBus resolution_h -pg 1 -y 1200 -defaultsOSRD
preplace portBus resolution_w -pg 1 -y 1220 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 810 -defaultsOSRD
preplace inst pixel_transparent_0 -pg 1 -lvl 3 -y 390 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst system_ctl_reg_0 -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst const0 -pg 1 -lvl 5 -y 50 -defaultsOSRD
preplace inst proc_dma_reset -pg 1 -lvl 3 -y 590 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -y 910 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst ps7_0 -pg 1 -lvl 5 -y 280 -defaultsOSRD
preplace inst axigpio_ctl -pg 1 -lvl 3 -y 1040 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 640 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 770 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -y 960 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 5 -y 810 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 770
preplace netloc axi_cdma_0_M_AXI 1 2 2 820 480 1150
preplace netloc processing_system7_0_UART_0 1 5 1 NJ
preplace netloc axis_data_fifo_0_axis_data_count 1 2 4 830J 830 NJ 830 1590J 890 2110
preplace netloc ps7_0_FCLK_RESET0_N 1 0 6 -10J 290 NJ 290 NJ 290 NJ 290 1630J 500 2130
preplace netloc proc_dma_reset_interconnect_aresetn 1 3 1 1220
preplace netloc axigpio_ctl_GPIO2 1 3 3 1170J 1090 NJ 1090 2120J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 760
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 800
preplace netloc ps7_0_FCLK_RESET1_N 1 2 4 780 300 NJ 300 1620J 490 2110
preplace netloc axi_cdma_0_cdma_introut 1 3 1 1190
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 480
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1200
preplace netloc xlconcat_0_dout 1 4 1 1650
preplace netloc xlconstant_0_dout 1 5 1 2150
preplace netloc proc_dma_reset_peripheral_aresetn 1 2 3 830 490 1180 810 NJ
preplace netloc axi_dma_0_mm2s_introut 1 3 1 1170
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 500 960 790
preplace netloc axi_gpio_0_GPIO 1 3 3 1210 1080 NJ 1080 2140J
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1590
preplace netloc S00_AXI_2 1 1 5 480 280 NJ 280 NJ 280 1660J 480 2120
preplace netloc processing_system7_1_DDR 1 5 1 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 NJ
preplace netloc axi_cdma_0_M_AXI_SG 1 3 1 1210
preplace netloc resolution_w_1 1 0 3 NJ 1220 NJ 1220 820
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 0 1040 490 1040 780 820 NJ 820 1640 510 2150
preplace netloc processing_system7_1_FIXED_IO 1 5 1 NJ
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 1600
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 2 1160J 790 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 760
preplace netloc processing_system7_0_FCLK_CLK1 1 2 4 810 500 1230 490 1610 590 2140
preplace netloc pixel_transparent_0_M00_AXI 1 3 1 1220
preplace netloc resolution_h_1 1 0 3 -10J 1190 NJ 1190 N
levelinfo -pg 1 -30 320 630 990 1460 1892 2170 -top 0 -bot 2520
",
}
{
   da_axi4_cnt: "5",
   da_board_cnt: "1",
   da_ps7_cnt: "1",
}