
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023731                       # Number of seconds simulated
sim_ticks                                 23730809000                       # Number of ticks simulated
final_tick                                23730809000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195327                       # Simulator instruction rate (inst/s)
host_op_rate                                   217700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              463527041                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658960                       # Number of bytes of host memory used
host_seconds                                    51.20                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        28863040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2215936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31078976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     28863040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28863040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       631488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          631488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           450985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            34624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              485609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1216268691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           93378022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1309646713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1216268691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1216268691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26610471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26610471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26610471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1216268691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          93378022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1336257184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      485609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9867                       # Number of write requests accepted
system.mem_ctrls.readBursts                    485609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               30573696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  505280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  188608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31078976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               631488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6895                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             76510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23730478000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                485609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  424295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.536360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.402310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.050596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19473     24.79%     24.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20535     26.14%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9240     11.76%     62.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5446      6.93%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2861      3.64%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2045      2.60%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1647      2.10%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2211      2.81%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15103     19.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2585.451087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2291.188610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1356.221252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             3      1.63%      1.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      3.26%      4.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      2.72%      7.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           54     29.35%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           54     29.35%     66.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            9      4.89%     71.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           24     13.04%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           15      8.15%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.54%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      1.09%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      1.09%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      1.09%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      1.09%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.54%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.164484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              182     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2600731250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11557868750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2388570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5444.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24194.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1288.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1309.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   399509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2584                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47894.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                450787680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                245965500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3070501200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8702640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1549582320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          16084955115                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            125368500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21535862955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            907.730068                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    118943250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     792220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22813814250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                143095680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 78078000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               655129800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               10393920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1549582320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14592827925                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1434252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18463359645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.224989                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2302021500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     792220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20630870500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2278912                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1639311                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1073285                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  974379                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.784740                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  247961                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              15968                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         47461619                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12568659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12742090                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2278912                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1222340                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2910515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  232810                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           342                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1908044                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69388                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15596111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.916086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.260495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12855604     82.43%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   294157      1.89%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   303010      1.94%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263513      1.69%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   275150      1.76%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   241927      1.55%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   235619      1.51%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   144334      0.93%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   982797      6.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15596111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048016                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.268471                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11999683                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                907902                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2425190                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                154878                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108458                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               377024                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7984                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13930395                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21783                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108458                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12090953                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  241181                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         354314                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2487091                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                314114                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13692449                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 284120                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4939                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   3331                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17613778                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              63292409                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17776536                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                34                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3533409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10319                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5186                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    602873                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1701380                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1242110                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             71287                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           279580                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13215883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9818                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12138087                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4904                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2080267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6027121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15596111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.778277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.417201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10414200     66.77%     66.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2042340     13.10%     79.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1345346      8.63%     88.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              710256      4.55%     93.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              552046      3.54%     96.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              263013      1.69%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              170112      1.09%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               60018      0.38%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38780      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15596111                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37814     36.41%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29366     28.28%     64.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36667     35.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9184669     75.67%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81793      0.67%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1693302     13.95%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1172201      9.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12138087                       # Type of FU issued
system.cpu.iq.rate                           0.255745                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      103847                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008555                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39980973                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15306429                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11915349                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 58                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12241901                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            81445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       221326                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          713                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          527                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       123711                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        55321                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108458                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  224395                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12184                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13225722                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             48789                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1701380                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1242110                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5678                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    412                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11598                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            527                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72053                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43327                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               115380                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12026078                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1657814                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            112007                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            21                       # number of nop insts executed
system.cpu.iew.exec_refs                      2818673                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1924659                       # Number of branches executed
system.cpu.iew.exec_stores                    1160859                       # Number of stores executed
system.cpu.iew.exec_rate                     0.253385                       # Inst execution rate
system.cpu.iew.wb_sent                       11928124                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11915375                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7111986                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15567736                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.251053                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.456841                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2080345                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            106558                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15276587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.729573                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.563113                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10620164     69.52%     69.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2285555     14.96%     84.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1011124      6.62%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       374209      2.45%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       321646      2.11%     95.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       181757      1.19%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       137189      0.90%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63091      0.41%     98.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       281852      1.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15276587                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                281852                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28218575                       # The number of ROB reads
system.cpu.rob.rob_writes                    26770052                       # The number of ROB writes
system.cpu.timesIdled                          440414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        31865508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.746161                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.746161                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.210697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.210697                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14452490                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7852574                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  40898963                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7080386                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2911065                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             34496                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.882659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2491714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.964938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1419964250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.882659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5120350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5120350                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1420146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1420146                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1063135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1063135                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4136                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4136                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2483281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2483281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2483281                       # number of overall hits
system.cpu.dcache.overall_hits::total         2483281                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38969                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        12335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12335                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        51304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        51304                       # number of overall misses
system.cpu.dcache.overall_misses::total         51304                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1909211238                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1909211238                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    528534094                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    528534094                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2437745332                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2437745332                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2437745332                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2437745332                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1459115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1459115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2534585                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2534585                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2534585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2534585                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026707                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011469                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000725                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000725                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.020242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.020242                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020242                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48993.077523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48993.077523                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42848.325415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42848.325415                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47515.697256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47515.697256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47515.697256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47515.697256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.529412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9867                       # number of writebacks
system.cpu.dcache.writebacks::total              9867                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9123                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         7520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7520                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16643                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16643                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        29846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29846                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4815                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        34661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34661                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1505436750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1505436750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    166367786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166367786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1671804536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1671804536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1671804536                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1671804536                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013675                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50440.151109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50440.151109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34551.980478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34551.980478                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48233.015089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48233.015089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48233.015089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48233.015089                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            450921                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.985244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1437095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            450985                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.186569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8871750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.985244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4267108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4267108                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1437095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1437095                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1437095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1437095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1437095                       # number of overall hits
system.cpu.icache.overall_hits::total         1437095                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       470948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        470948                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       470948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         470948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       470948                       # number of overall misses
system.cpu.icache.overall_misses::total        470948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23553101246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23553101246                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23553101246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23553101246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23553101246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23553101246                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1908043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1908043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1908043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1908043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1908043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1908043                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.246823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.246823                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.246823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.246823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.246823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.246823                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50012.105893                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50012.105893                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50012.105893                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50012.105893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50012.105893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50012.105893                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1454                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.542857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19926                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19926                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       451022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       451022                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       451022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       451022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       451022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       451022                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  21705531747                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21705531747                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  21705531747                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21705531747                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  21705531747                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21705531747                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.236379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.236379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.236379                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.236379                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.236379                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.236379                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48125.217278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48125.217278                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48125.217278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48125.217278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48125.217278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48125.217278                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              480867                       # Transaction distribution
system.membus.trans_dist::ReadResp             480867                       # Transaction distribution
system.membus.trans_dist::Writeback              9867                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               37                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              37                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4779                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4779                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       902007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        79189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 981196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28863040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2847424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31710464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               37                       # Total snoops (count)
system.membus.snoop_fanout::samples            495550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  495550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              495550                       # Request fanout histogram
system.membus.reqLayer0.occupancy           267509000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1230708250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           91314961                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
