#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdce67ca0 .scope module, "memorysuoertb" "memorysuoertb" 2 1;
 .timescale 0 0;
v0x7fffdce90f60_0 .net "dmem_error", 0 0, v0x7fffdce90a30_0;  1 drivers
v0x7fffdce91050_0 .var "icode", 3 0;
v0x7fffdce91120_0 .net/s "mem_address", 63 0, v0x7fffdce5cbc0_0;  1 drivers
v0x7fffdce91240_0 .net/s "mem_data", 63 0, v0x7fffdce90030_0;  1 drivers
v0x7fffdce91330_0 .net "read_enable", 0 0, v0x7fffdce900f0_0;  1 drivers
v0x7fffdce91470_0 .var "valA", 63 0;
v0x7fffdce91530_0 .var "valE", 63 0;
v0x7fffdce915d0_0 .net/s "valM", 63 0, v0x7fffdce90d50_0;  1 drivers
v0x7fffdce91670_0 .var "valP", 63 0;
v0x7fffdce91710_0 .net "write_enable", 0 0, v0x7fffdce904a0_0;  1 drivers
S_0x7fffdce67e20 .scope module, "DUT1" "memtask" 2 22, 3 1 0, S_0x7fffdce67ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "read_enable"
    .port_info 1 /OUTPUT 1 "write_enable"
    .port_info 2 /OUTPUT 64 "mem_address"
    .port_info 3 /OUTPUT 64 "mem_data"
    .port_info 4 /INPUT 4 "icode"
    .port_info 5 /INPUT 64 "valE"
    .port_info 6 /INPUT 64 "valA"
    .port_info 7 /INPUT 64 "valP"
v0x7fffdce5cb20_0 .net "icode", 3 0, v0x7fffdce91050_0;  1 drivers
v0x7fffdce5cbc0_0 .var/s "mem_address", 63 0;
v0x7fffdce90030_0 .var/s "mem_data", 63 0;
v0x7fffdce900f0_0 .var "read_enable", 0 0;
v0x7fffdce901b0_0 .net/s "valA", 63 0, v0x7fffdce91470_0;  1 drivers
v0x7fffdce902e0_0 .net/s "valE", 63 0, v0x7fffdce91530_0;  1 drivers
v0x7fffdce903c0_0 .net/s "valP", 63 0, v0x7fffdce91670_0;  1 drivers
v0x7fffdce904a0_0 .var "write_enable", 0 0;
E_0x7fffdce72e80 .event edge, v0x7fffdce5cb20_0, v0x7fffdce902e0_0, v0x7fffdce901b0_0, v0x7fffdce903c0_0;
S_0x7fffdce906b0 .scope module, "DUT2" "datamem" 2 24, 4 1 0, S_0x7fffdce67ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "dmem_error"
    .port_info 1 /OUTPUT 64 "valM"
    .port_info 2 /INPUT 1 "read_enable"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 64 "mem_address"
    .port_info 5 /INPUT 64 "mem_data"
v0x7fffdce90950 .array "data_memory", 0 511, 63 0;
v0x7fffdce90a30_0 .var "dmem_error", 0 0;
v0x7fffdce90af0_0 .net/s "mem_address", 63 0, v0x7fffdce5cbc0_0;  alias, 1 drivers
v0x7fffdce90b90_0 .net/s "mem_data", 63 0, v0x7fffdce90030_0;  alias, 1 drivers
v0x7fffdce90c60_0 .net "read_enable", 0 0, v0x7fffdce900f0_0;  alias, 1 drivers
v0x7fffdce90d50_0 .var/s "valM", 63 0;
v0x7fffdce90df0_0 .net "write_enable", 0 0, v0x7fffdce904a0_0;  alias, 1 drivers
E_0x7fffdce72f90 .event edge, v0x7fffdce900f0_0;
E_0x7fffdce72350 .event edge, v0x7fffdce904a0_0;
E_0x7fffdce5dbc0 .event edge, v0x7fffdce5cbc0_0;
    .scope S_0x7fffdce67e20;
T_0 ;
    %wait E_0x7fffdce72e80;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7fffdce900f0_0, 0;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x7fffdce904a0_0, 0;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x7fffdce902e0_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x7fffdce901b0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x7fffdce5cbc0_0, 0;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffdce5cb20_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x7fffdce901b0_0;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x7fffdce903c0_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x7fffdce90030_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffdce906b0;
T_1 ;
    %wait E_0x7fffdce5dbc0;
    %load/vec4 v0x7fffdce90af0_0;
    %cmpi/s 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 511, 0, 64;
    %load/vec4 v0x7fffdce90af0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x7fffdce90a30_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdce906b0;
T_2 ;
    %wait E_0x7fffdce72350;
    %load/vec4 v0x7fffdce90af0_0;
    %cmpi/u 511, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x7fffdce90af0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fffdce90c60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffdce90df0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffdce90b90_0;
    %ix/getv/s 4, v0x7fffdce90af0_0;
    %store/vec4a v0x7fffdce90950, 4, 0;
    %vpi_call 4 37 "$writememh", "mem_as_it_is.txt", v0x7fffdce90950 {0 0 0};
    %vpi_call 4 38 "$display", "writing..... wrote %h into memory location %h", v0x7fffdce90b90_0, v0x7fffdce90af0_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffdce906b0;
T_3 ;
    %wait E_0x7fffdce72f90;
    %load/vec4 v0x7fffdce90af0_0;
    %cmpi/u 512, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x7fffdce90af0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fffdce90c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffdce90df0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv/s 4, v0x7fffdce90af0_0;
    %load/vec4a v0x7fffdce90950, 4;
    %store/vec4 v0x7fffdce90d50_0, 0, 64;
    %vpi_call 4 63 "$display", "reading..... got %h from memory location %h", v0x7fffdce90d50_0, v0x7fffdce90af0_0 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffdce67ca0;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "decodesupertb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdce67e20 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdce906b0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fffdce91050_0, 0, 4;
    %pushi/vec4 4660, 0, 64;
    %store/vec4 v0x7fffdce91470_0, 0, 64;
    %pushi/vec4 96, 0, 64;
    %store/vec4 v0x7fffdce91530_0, 0, 64;
    %delay 5, 0;
    %vpi_call 2 40 "$display", "read_enable = %h , write_enable = %h ,  mem_address = %h , mem_data = %h , icode = %h , valE = %h , valA = %h , valP = %h ", v0x7fffdce91330_0, v0x7fffdce91710_0, v0x7fffdce91120_0, v0x7fffdce91240_0, v0x7fffdce91050_0, v0x7fffdce91530_0, v0x7fffdce91470_0, v0x7fffdce91670_0 {0 0 0};
    %vpi_call 2 41 "$display", "dmem_error = %h, valM = %h,  read_enable = %h, write_enable = %h, mem_address = %h, mem_data = %h\012", v0x7fffdce90f60_0, v0x7fffdce915d0_0, v0x7fffdce91330_0, v0x7fffdce91710_0, v0x7fffdce91120_0, v0x7fffdce91240_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffdce91050_0, 0, 4;
    %pushi/vec4 96, 0, 64;
    %store/vec4 v0x7fffdce91530_0, 0, 64;
    %delay 5, 0;
    %vpi_call 2 49 "$display", "read_enable = %h , write_enable = %h ,  mem_address = %h , mem_data = %h , icode = %h , valE = %h , valA = %h , valP = %h ", v0x7fffdce91330_0, v0x7fffdce91710_0, v0x7fffdce91120_0, v0x7fffdce91240_0, v0x7fffdce91050_0, v0x7fffdce91530_0, v0x7fffdce91470_0, v0x7fffdce91670_0 {0 0 0};
    %vpi_call 2 50 "$display", "dmem_error = %h, valM = %h,  read_enable = %h, write_enable = %h, mem_address = %h, mem_data = %h\012", v0x7fffdce90f60_0, v0x7fffdce915d0_0, v0x7fffdce91330_0, v0x7fffdce91710_0, v0x7fffdce91120_0, v0x7fffdce91240_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "memorysupertb.v";
    "memtask.v";
    "datamem.v";
