\doxysection{SDIO\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_s_d_i_o___init_type_def}{}\label{struct_s_d_i_o___init_type_def}\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}


{\ttfamily \#include $<$stm32f10x\+\_\+sdio.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}{SDIO\+\_\+\+Clock\+Edge}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}{SDIO\+\_\+\+Clock\+Bypass}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}{SDIO\+\_\+\+Clock\+Power\+Save}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}{SDIO\+\_\+\+Bus\+Wide}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}{SDIO\+\_\+\+Hardware\+Flow\+Control}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}{SDIO\+\_\+\+Clock\+Div}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}\label{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_BusWide@{SDIO\_BusWide}}
\index{SDIO\_BusWide@{SDIO\_BusWide}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_BusWide}{SDIO\_BusWide}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Bus\+Wide}

Specifies the SDIO bus width. This parameter can be a value of \doxylink{group___s_d_i_o___bus___wide}{SDIO\+\_\+\+Bus\+\_\+\+Wide} \Hypertarget{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}\label{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_ClockBypass@{SDIO\_ClockBypass}}
\index{SDIO\_ClockBypass@{SDIO\_ClockBypass}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_ClockBypass}{SDIO\_ClockBypass}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Clock\+Bypass}

Specifies whether the SDIO Clock divider bypass is enabled or disabled. This parameter can be a value of \doxylink{group___s_d_i_o___clock___bypass}{SDIO\+\_\+\+Clock\+\_\+\+Bypass} \Hypertarget{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}\label{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_ClockDiv@{SDIO\_ClockDiv}}
\index{SDIO\_ClockDiv@{SDIO\_ClockDiv}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_ClockDiv}{SDIO\_ClockDiv}}
{\footnotesize\ttfamily uint8\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Clock\+Div}

Specifies the clock frequency of the SDIO controller. This parameter can be a value between 0x00 and 0x\+FF. \Hypertarget{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}\label{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_ClockEdge@{SDIO\_ClockEdge}}
\index{SDIO\_ClockEdge@{SDIO\_ClockEdge}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_ClockEdge}{SDIO\_ClockEdge}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Clock\+Edge}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \doxylink{group___s_d_i_o___clock___edge}{SDIO\+\_\+\+Clock\+\_\+\+Edge} \Hypertarget{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}\label{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_ClockPowerSave@{SDIO\_ClockPowerSave}}
\index{SDIO\_ClockPowerSave@{SDIO\_ClockPowerSave}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_ClockPowerSave}{SDIO\_ClockPowerSave}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Clock\+Power\+Save}

Specifies whether SDIO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \doxylink{group___s_d_i_o___clock___power___save}{SDIO\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save} \Hypertarget{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}\label{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f} 
\index{SDIO\_InitTypeDef@{SDIO\_InitTypeDef}!SDIO\_HardwareFlowControl@{SDIO\_HardwareFlowControl}}
\index{SDIO\_HardwareFlowControl@{SDIO\_HardwareFlowControl}!SDIO\_InitTypeDef@{SDIO\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDIO\_HardwareFlowControl}{SDIO\_HardwareFlowControl}}
{\footnotesize\ttfamily uint32\+\_\+t SDIO\+\_\+\+Init\+Type\+Def\+::\+SDIO\+\_\+\+Hardware\+Flow\+Control}

Specifies whether the SDIO hardware flow control is enabled or disabled. This parameter can be a value of \doxylink{group___s_d_i_o___hardware___flow___control}{SDIO\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+P/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__sdio_8h}{stm32f10x\+\_\+sdio.\+h}}\end{DoxyCompactItemize}
