// Seed: 1324753520
module module_0;
  wor  id_1;
  tri0 id_2;
  if (1) always id_2 = 1;
  else begin : LABEL_0
    wire id_3;
  end
  wire  id_4;
  uwire id_5;
  import id_6::*;
  string id_7;
  reg id_8;
  reg id_9;
  assign id_2 = id_6 && id_5 == id_5;
  function id_10;
    input id_11;
    id_8 <= id_9;
  endfunction
  wire id_12;
  assign id_7 = "";
  assign id_5 = 1;
  wire id_13;
  wire id_14;
  id_15 :
  assert property (@(id_1 or !id_11) 1'b0)
  else;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5;
  module_0 modCall_1 ();
endmodule
