<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DLX_plus_memories.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ControlUnit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ControlUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ControlUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ControlUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ControlUnit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ControlUnit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ControlUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ControlUnit.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ControlUnit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DLX_Core.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DLX_Core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DLX_Core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DLX_Core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DLX_Core.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DLX_Core.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLX_Core.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DLX_Core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DLX_Core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DLX_Core.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DLX_Core_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLX_Core_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DLX_Core_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLX_Core_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DLX_plus_memories.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DLX_plus_memories.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLX_plus_memories.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DLX_plus_memories.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DLX_plus_memories.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DLX_plus_memories_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DLX_plus_memories_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DLX_plus_memories_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLX_plus_memories_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Datapath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Datapath_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Datapath_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Decode.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Decode.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Decode.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Decode.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decode.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Decode.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Decode.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Decode_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Decode_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Decode_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Execute_Stage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Execute_Stage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Execute_Stage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Execute_Stage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execute_Stage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execute_Stage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Execute_Stage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Execute_Stage.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Execute_Stage_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Execute_Stage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Execute_Stage_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FCU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FCU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FCU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FCU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FCU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FCU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FCU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FCU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FCU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FCU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FCU_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FCU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FCU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FCU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FCU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FCU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Fetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Fetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Fetch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Fetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fetch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Fetch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Fetch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Fetch_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Jmp_Branch_Manager.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Jmp_Branch_Manager.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Jmp_Branch_Manager.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Jmp_Branch_Manager.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Jmp_Branch_Manager.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Jmp_Branch_Manager.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Jmp_Branch_Manager.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Jmp_Branch_Manager.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Jmp_Branch_Manager_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Jmp_Branch_Manager_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Jmp_Branch_Manager_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NRegister_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg1Bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_DLX_PM_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_DLX_PM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_DLX_PM_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_DLX_PM_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_DLX_PM_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_DLX_PM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_DLX_PM_translate.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/ControlUnit_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/DLX_Core_translate.nlf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register_file.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register_file.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="register_file.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="register_file.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register_file.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_file_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1536427547" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536427547" xil_pn:in_ck="-5018269096502683254" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ANDGate_NX1.vhd"/>
      <outfile xil_pn:name="BTB.vhd"/>
      <outfile xil_pn:name="BTB_misprediction_manager.vhd"/>
      <outfile xil_pn:name="Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="CU_SatCounter.vhd"/>
      <outfile xil_pn:name="CarryGenerator.vhd"/>
      <outfile xil_pn:name="CarrySelect.vhd"/>
      <outfile xil_pn:name="CarrySelectBlock.vhd"/>
      <outfile xil_pn:name="Carry_Network.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="Comparison_Logic.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="DLX_Core.vhd"/>
      <outfile xil_pn:name="DLX_plus_memories.vhd"/>
      <outfile xil_pn:name="DRAM.vhd"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="Data_Reducer.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="Enable_Interface.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="FCU.vhd"/>
      <outfile xil_pn:name="Fetch.vhd"/>
      <outfile xil_pn:name="Flag_Generator.vhd"/>
      <outfile xil_pn:name="GeneralGenerate.vhd"/>
      <outfile xil_pn:name="GeneralPropagate.vhd"/>
      <outfile xil_pn:name="Jmp_Branch_Manager.vhd"/>
      <outfile xil_pn:name="Logic_Unit.vhd"/>
      <outfile xil_pn:name="Memory_Stage.vhd"/>
      <outfile xil_pn:name="Multiplier.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_Bit.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="NDecoder.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NPriorityEncoder.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="NRotateRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="P4Adder.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="PropagateCarryLookahead.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="SAT_Counter.vhd"/>
      <outfile xil_pn:name="SAT_Counter_BMM.vhd"/>
      <outfile xil_pn:name="Sign_Extender.vhd"/>
      <outfile xil_pn:name="Sign_Reducer.vhd"/>
      <outfile xil_pn:name="Sum_Network.vhd"/>
      <outfile xil_pn:name="TB_DLX_PM.vhd"/>
      <outfile xil_pn:name="UD_counter_BTB.vhd"/>
      <outfile xil_pn:name="WriteBack_Stage.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="a.c-IRAM.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="fa.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="mux_generic.vhd"/>
      <outfile xil_pn:name="rca.vhd"/>
      <outfile xil_pn:name="t_ff.vhd"/>
      <outfile xil_pn:name="t_ff_rst1.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536427547" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8729030282715208071" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536427547" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3019966211165646359" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536427547" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7741804591508528929" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536427547" xil_pn:in_ck="-5018269096502683254" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ANDGate_NX1.vhd"/>
      <outfile xil_pn:name="BTB.vhd"/>
      <outfile xil_pn:name="BTB_misprediction_manager.vhd"/>
      <outfile xil_pn:name="Barrel_Shifter.vhd"/>
      <outfile xil_pn:name="CU_SatCounter.vhd"/>
      <outfile xil_pn:name="CarryGenerator.vhd"/>
      <outfile xil_pn:name="CarrySelect.vhd"/>
      <outfile xil_pn:name="CarrySelectBlock.vhd"/>
      <outfile xil_pn:name="Carry_Network.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="ComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="Comparison_Logic.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="DLX_Core.vhd"/>
      <outfile xil_pn:name="DLX_plus_memories.vhd"/>
      <outfile xil_pn:name="DRAM.vhd"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="Data_Reducer.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="Enable_Interface.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="FCU.vhd"/>
      <outfile xil_pn:name="Fetch.vhd"/>
      <outfile xil_pn:name="Flag_Generator.vhd"/>
      <outfile xil_pn:name="GeneralGenerate.vhd"/>
      <outfile xil_pn:name="GeneralPropagate.vhd"/>
      <outfile xil_pn:name="Jmp_Branch_Manager.vhd"/>
      <outfile xil_pn:name="Logic_Unit.vhd"/>
      <outfile xil_pn:name="Memory_Stage.vhd"/>
      <outfile xil_pn:name="Multiplier.vhd"/>
      <outfile xil_pn:name="Mux_1Bit_2X1.vhd"/>
      <outfile xil_pn:name="Mux_Bit.vhd"/>
      <outfile xil_pn:name="Mux_NBit_2x1.vhd"/>
      <outfile xil_pn:name="NComparatorWithEnable.vhd"/>
      <outfile xil_pn:name="NDecoder.vhd"/>
      <outfile xil_pn:name="NORGate_NX1.vhd"/>
      <outfile xil_pn:name="NPriorityEncoder.vhd"/>
      <outfile xil_pn:name="NRegister.vhd"/>
      <outfile xil_pn:name="NRotateRegister.vhd"/>
      <outfile xil_pn:name="ORGate_NX1.vhd"/>
      <outfile xil_pn:name="P4Adder.vhd"/>
      <outfile xil_pn:name="PG_cell.vhd"/>
      <outfile xil_pn:name="PG_network.vhd"/>
      <outfile xil_pn:name="PropagateCarryLookahead.vhd"/>
      <outfile xil_pn:name="Reg1Bit.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="SAT_Counter.vhd"/>
      <outfile xil_pn:name="SAT_Counter_BMM.vhd"/>
      <outfile xil_pn:name="Sign_Extender.vhd"/>
      <outfile xil_pn:name="Sign_Reducer.vhd"/>
      <outfile xil_pn:name="Sum_Network.vhd"/>
      <outfile xil_pn:name="TB_DLX_PM.vhd"/>
      <outfile xil_pn:name="UD_counter_BTB.vhd"/>
      <outfile xil_pn:name="WriteBack_Stage.vhd"/>
      <outfile xil_pn:name="XNORGate_NX1.vhd"/>
      <outfile xil_pn:name="a.c-IRAM.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="fa.vhd"/>
      <outfile xil_pn:name="mux21.vhd"/>
      <outfile xil_pn:name="mux_generic.vhd"/>
      <outfile xil_pn:name="rca.vhd"/>
      <outfile xil_pn:name="t_ff.vhd"/>
      <outfile xil_pn:name="t_ff_rst1.vhd"/>
      <outfile xil_pn:name="ud_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536427680" xil_pn:in_ck="-5018269096502683254" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="239807900172090552" xil_pn:start_ts="1536427547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_DLX_PM_beh.prj"/>
      <outfile xil_pn:name="TB_DLX_PM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1536427681" xil_pn:in_ck="-8193602648960124209" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-922951098120512453" xil_pn:start_ts="1536427680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_DLX_PM_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5759390704001014409" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7741804591508528929" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2595183257704481831" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343795" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4054067275101808471" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536343905" xil_pn:in_ck="637653245137219681" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8011943307934208700" xil_pn:start_ts="1536343795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ControlUnit.ngr"/>
      <outfile xil_pn:name="DLX_Core.lso"/>
      <outfile xil_pn:name="DLX_Core.ngc"/>
      <outfile xil_pn:name="DLX_Core.ngr"/>
      <outfile xil_pn:name="DLX_Core.prj"/>
      <outfile xil_pn:name="DLX_Core.stx"/>
      <outfile xil_pn:name="DLX_Core.syr"/>
      <outfile xil_pn:name="DLX_Core.xst"/>
      <outfile xil_pn:name="DLX_Core_xst.xrpt"/>
      <outfile xil_pn:name="Datapath.ngr"/>
      <outfile xil_pn:name="Decode.ngr"/>
      <outfile xil_pn:name="Execute_Stage.ngr"/>
      <outfile xil_pn:name="FCU.ngr"/>
      <outfile xil_pn:name="Fetch.ngr"/>
      <outfile xil_pn:name="Jmp_Branch_Manager.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="register_file.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1530784052" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1076691035769705654" xil_pn:start_ts="1530784051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1530525479" xil_pn:in_ck="-1573460084950905289" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1530525479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530525485" xil_pn:in_ck="-1573460084950905289" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="7979180372405829336" xil_pn:start_ts="1530525479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530525485" xil_pn:in_ck="-6235846993969886841" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="5181118640790076976" xil_pn:start_ts="1530525485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
