{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 18:50:20 2015 " "Info: Processing started: Tue Jan 06 18:50:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off c_er_det -c c_er_det " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off c_er_det -c c_er_det" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "c_er_det EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design c_er_det" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_out " "Info: Pin m_out not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_out } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 19 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "syn_clk " "Info: Pin syn_clk not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { syn_clk } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 20 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { syn_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[0\] " "Info: Pin scan\[0\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { scan[0] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 21 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[1\] " "Info: Pin scan\[1\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { scan[1] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 21 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[2\] " "Info: Pin scan\[2\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { scan[2] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 21 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Info: Pin seg\[0\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[0] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Info: Pin seg\[1\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[1] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Info: Pin seg\[2\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[2] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Info: Pin seg\[3\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[3] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Info: Pin seg\[4\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[4] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Info: Pin seg\[5\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[5] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Info: Pin seg\[6\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[6] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[7\] " "Info: Pin seg\[7\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[7] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[0\] " "Info: Pin m_cnt\[0\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[0] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[1\] " "Info: Pin m_cnt\[1\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[1] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[2\] " "Info: Pin m_cnt\[2\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[2] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[3\] " "Info: Pin m_cnt\[3\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[3] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[4\] " "Info: Pin m_cnt\[4\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[4] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[5\] " "Info: Pin m_cnt\[5\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[5] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[6\] " "Info: Pin m_cnt\[6\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[6] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_cnt\[7\] " "Info: Pin m_cnt\[7\] not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { m_cnt[7] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 23 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { clk_in } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 17 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 18 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pull1:pull\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"pull1:pull\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pull1:pull\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pull1:pull\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pull1:pull\|altpll:altpll_component\|_clk1 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pull1:pull\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pull1:pull\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6) " "Info: Automatically promoted node pull1:pull\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pull1:pull\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_6) " "Info: Automatically promoted node pull1:pull\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y0_N9 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y0_N9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dis_seg:disp_seg\|clk_1k  " "Info: Automatically promoted node dis_seg:disp_seg\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dis_seg:disp_seg\|clk_1k~0 " "Info: Destination node dis_seg:disp_seg\|clk_1k~0" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 20 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|clk_1k~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 20 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|clk_1k } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst  " "Info: Automatically promoted node rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[0\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[0\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[1\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[1\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[2\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[2\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[3\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[3\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[4\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[4\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[5\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[5\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[6\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[6\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|cnt_m\[7\] " "Info: Destination node m_seq:m_sequencer\|cnt_m\[7\]" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|cnt_m[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_seq:m_sequencer\|m_se~1 " "Info: Destination node m_seq:m_sequencer\|m_se~1" {  } { { "m_seq.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/m_seq.vhd" 13 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_seq:m_sequencer|m_se~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "err_sta:error_statistic\|err_cnt\[7\]~16 " "Info: Destination node err_sta:error_statistic\|err_cnt\[7\]~16" {  } { { "err_sta.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/err_sta.vhd" 26 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { err_sta:error_statistic|err_cnt[7]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 102 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 1 20 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 1 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 42 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use 3.3V 1 5 " "Info: I/O bank number 10 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.155 ns register register " "Info: Estimated most critical path is register to register delay of 0.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dis_seg:disp_seg\|err\[0\] 1 REG LAB_X30_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y12; Fanout = 1; REG Node = 'dis_seg:disp_seg\|err\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.155 ns dis_seg:disp_seg\|d1\[0\] 2 REG LAB_X30_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LAB_X30_Y12; Fanout = 1; REG Node = 'dis_seg:disp_seg\|d1\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|err[0] dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 100.00 % ) " "Info: Total cell delay = 0.155 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|err[0] dis_seg:disp_seg|d1[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_out 0 " "Info: Pin \"m_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "syn_clk 0 " "Info: Pin \"syn_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scan\[0\] 0 " "Info: Pin \"scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scan\[1\] 0 " "Info: Pin \"scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scan\[2\] 0 " "Info: Pin \"scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Info: Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[0\] 0 " "Info: Pin \"m_cnt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[1\] 0 " "Info: Pin \"m_cnt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[2\] 0 " "Info: Pin \"m_cnt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[3\] 0 " "Info: Pin \"m_cnt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[4\] 0 " "Info: Pin \"m_cnt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[5\] 0 " "Info: Pin \"m_cnt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[6\] 0 " "Info: Pin \"m_cnt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_cnt\[7\] 0 " "Info: Pin \"m_cnt\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg\[7\] VCC " "Info: Pin seg\[7\] has VCC driving its datain port" {  } { { "g:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files/quartus/quartus/bin/pin_planner.ppl" { seg[7] } } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/two/ÎóÂë¼ì²â/c_er_det.fit.smsg " "Info: Generated suppressed messages file G:/project/two/ÎóÂë¼ì²â/c_er_det.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 18:50:39 2015 " "Info: Processing ended: Tue Jan 06 18:50:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
