// Seed: 566170047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_9;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  always @(negedge id_7[({1{id_4(-1'b0)+1}})]);
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
