

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Thu Mar 21 16:42:02 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      225|      225|  1.350 us|  1.350 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      224|      224|        56|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 59 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 72 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 73 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 74 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 75 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 78 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 79 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 80 'load' 'temp_B' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:10]   --->   Operation 81 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 82 'load' 'temp_A' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 83 'getelementptr' 'C_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 84 'load' 'C_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i4 %i_1" [./source/kp_502_7.cpp:8]   --->   Operation 85 'trunc' 'trunc_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln8 = or i3 %trunc_ln8, i3 1" [./source/kp_502_7.cpp:8]   --->   Operation 86 'or' 'or_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %or_ln8" [./source/kp_502_7.cpp:9]   --->   Operation 87 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 88 'getelementptr' 'B_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 89 'load' 'temp_B_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 90 'getelementptr' 'A_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 91 'load' 'temp_A_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 92 'getelementptr' 'C_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 93 'load' 'C_load_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:8]   --->   Operation 94 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 95 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [./source/kp_502_7.cpp:24]   --->   Operation 96 'ret' 'ret_ln24' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 97 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 97 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 98 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 98 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 99 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 99 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 100 [1/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 100 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 101 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 102 [1/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 102 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 103 [3/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 103 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [3/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 104 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [3/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 105 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [3/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 106 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.79>
ST_5 : Operation 107 [2/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 107 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [2/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 108 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 109 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 110 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.79>
ST_6 : Operation 111 [1/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 111 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 112 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 113 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 114 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%shl_ln13 = shl i32 %mul_ln13_1, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 115 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.18ns) (out node of the LUT)   --->   "%xf_V = sub i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 116 'sub' 'xf_V' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:13]   --->   Operation 117 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V, i3 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 118 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xf_V_1)   --->   "%shl_ln13_1 = shl i32 %mul_ln13_3, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 119 'shl' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.18ns) (out node of the LUT)   --->   "%xf_V_1 = sub i32 %mul_ln13_2, i32 %shl_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 120 'sub' 'xf_V_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i32 %D, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 121 'getelementptr' 'D_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V_1, i3 %D_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 122 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 123 [12/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 123 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 124 [12/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 124 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.00>
ST_9 : Operation 125 [11/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 125 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [11/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 126 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.00>
ST_10 : Operation 127 [10/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 127 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 128 [10/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 128 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.00>
ST_11 : Operation 129 [9/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 129 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 130 [9/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 130 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.00>
ST_12 : Operation 131 [8/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 131 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 132 [8/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 132 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 133 [7/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 133 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 134 [7/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 134 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.00>
ST_14 : Operation 135 [6/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 135 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [6/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 136 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.00>
ST_15 : Operation 137 [5/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 137 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 138 [5/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 138 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.00>
ST_16 : Operation 139 [4/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 139 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 140 [4/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 140 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.00>
ST_17 : Operation 141 [3/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 141 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 142 [3/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 142 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.00>
ST_18 : Operation 143 [2/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 143 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 144 [2/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 144 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 145 [1/12] (4.25ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 145 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 146 [1/12] (4.25ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 146 'call' 'p_Val2_33' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 147 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (2.18ns)   --->   "%add_ln21 = add i32 %temp_B, i32 %zext_ln840" [./source/kp_502_7.cpp:21]   --->   Operation 148 'add' 'add_ln21' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (2.18ns)   --->   "%sub_ln22 = sub i32 %zext_ln840, i32 %temp_B" [./source/kp_502_7.cpp:22]   --->   Operation 149 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i16 %p_Val2_33"   --->   Operation 150 'zext' 'zext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (2.18ns)   --->   "%add_ln21_1 = add i32 %temp_B_1, i32 %zext_ln840_1" [./source/kp_502_7.cpp:21]   --->   Operation 151 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (2.18ns)   --->   "%sub_ln22_1 = sub i32 %zext_ln840_1, i32 %temp_B_1" [./source/kp_502_7.cpp:22]   --->   Operation 152 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln21 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:21]   --->   Operation 153 'shl' 'shl_ln21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [36/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 154 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [36/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 155 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln21_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:21]   --->   Operation 156 'shl' 'shl_ln21_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [36/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 157 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [36/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 158 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.40>
ST_22 : Operation 159 [35/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 159 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [35/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 160 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [35/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 161 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [35/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 162 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.40>
ST_23 : Operation 163 [34/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 163 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [34/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 164 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [34/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 165 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [34/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 166 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.40>
ST_24 : Operation 167 [33/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 167 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [33/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 168 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [33/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 169 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [33/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 170 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.40>
ST_25 : Operation 171 [32/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 171 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [32/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 172 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [32/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 173 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [32/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 174 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.40>
ST_26 : Operation 175 [31/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 175 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [31/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 176 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [31/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 177 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [31/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 178 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.40>
ST_27 : Operation 179 [30/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 179 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 180 [30/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 180 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 181 [30/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 181 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 182 [30/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 182 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.40>
ST_28 : Operation 183 [29/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 183 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [29/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 184 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [29/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 185 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [29/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 186 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.40>
ST_29 : Operation 187 [28/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 187 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [28/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 188 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [28/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 189 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [28/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 190 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.40>
ST_30 : Operation 191 [27/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 191 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [27/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 192 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [27/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 193 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 194 [27/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 194 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.40>
ST_31 : Operation 195 [26/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 195 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [26/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 196 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [26/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 197 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [26/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 198 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.40>
ST_32 : Operation 199 [25/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 199 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [25/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 200 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 201 [25/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 201 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [25/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 202 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.40>
ST_33 : Operation 203 [24/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 203 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [24/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 204 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 205 [24/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 205 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [24/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 206 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.40>
ST_34 : Operation 207 [23/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 207 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 208 [23/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 208 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 209 [23/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 209 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [23/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 210 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 211 [22/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 211 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 212 [22/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 212 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 213 [22/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 213 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [22/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 214 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.40>
ST_36 : Operation 215 [21/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 215 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [21/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 216 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 217 [21/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 217 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 218 [21/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 218 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.40>
ST_37 : Operation 219 [20/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 219 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [20/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 220 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [20/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 221 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 222 [20/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 222 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.40>
ST_38 : Operation 223 [19/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 223 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [19/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 224 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [19/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 225 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 226 [19/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 226 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.40>
ST_39 : Operation 227 [18/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 227 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [18/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 228 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [18/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 229 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 230 [18/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 230 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.40>
ST_40 : Operation 231 [17/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 231 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [17/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 232 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 233 [17/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 233 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 234 [17/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 234 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.40>
ST_41 : Operation 235 [16/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 235 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 236 [16/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 236 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 237 [16/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 237 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 238 [16/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 238 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 239 [15/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 239 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [15/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 240 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [15/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 241 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [15/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 242 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.40>
ST_43 : Operation 243 [14/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 243 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 244 [14/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 244 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 245 [14/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 245 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [14/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 246 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.40>
ST_44 : Operation 247 [13/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 247 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 248 [13/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 248 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 249 [13/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 249 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 250 [13/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 250 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.40>
ST_45 : Operation 251 [12/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 251 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 252 [12/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 252 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 253 [12/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 253 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 254 [12/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 254 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.40>
ST_46 : Operation 255 [11/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 255 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 256 [11/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 256 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 257 [11/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 257 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 258 [11/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 258 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.40>
ST_47 : Operation 259 [10/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 259 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 260 [10/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 260 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 261 [10/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 261 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [10/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 262 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.40>
ST_48 : Operation 263 [9/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 263 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 264 [9/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 264 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 265 [9/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 265 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 266 [9/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 266 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.40>
ST_49 : Operation 267 [8/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 267 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [8/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 268 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 269 [8/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 269 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [8/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 270 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.40>
ST_50 : Operation 271 [7/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 271 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 272 [7/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 272 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 273 [7/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 273 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [7/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 274 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.40>
ST_51 : Operation 275 [6/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 275 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 276 [6/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 276 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 277 [6/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 277 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 278 [6/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 278 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.40>
ST_52 : Operation 279 [5/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 279 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 280 [5/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 280 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 281 [5/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 281 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 282 [5/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 282 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.40>
ST_53 : Operation 283 [4/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 283 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 284 [4/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 284 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 285 [4/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 285 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 286 [4/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 286 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.40>
ST_54 : Operation 287 [3/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 287 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 288 [3/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 288 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 289 [3/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 289 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 290 [3/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 290 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.40>
ST_55 : Operation 291 [2/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 291 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 292 [2/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 292 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 293 [2/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 293 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 294 [2/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 294 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.40>
ST_56 : Operation 295 [1/36] (3.40ns)   --->   "%sdiv_ln21_1 = sdiv i32 %add_ln21, i32 %shl_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 295 'sdiv' 'sdiv_ln21_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 296 [1/36] (3.40ns)   --->   "%sdiv_ln22 = sdiv i32 %sub_ln22, i32 %shl_ln21" [./source/kp_502_7.cpp:22]   --->   Operation 296 'sdiv' 'sdiv_ln22' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 297 [1/36] (3.40ns)   --->   "%sdiv_ln21 = sdiv i32 %add_ln21_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 297 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 298 [1/36] (3.40ns)   --->   "%sdiv_ln22_1 = sdiv i32 %sub_ln22_1, i32 %shl_ln21_1" [./source/kp_502_7.cpp:22]   --->   Operation 298 'sdiv' 'sdiv_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.93>
ST_57 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 299 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 300 [1/1] (2.18ns)   --->   "%sub_ln21 = sub i32 0, i32 %sdiv_ln21_1" [./source/kp_502_7.cpp:21]   --->   Operation 300 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 301 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:21]   --->   Operation 301 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 302 [1/1] (1.75ns)   --->   "%store_ln21 = store i32 %sub_ln21, i3 %X1_addr" [./source/kp_502_7.cpp:21]   --->   Operation 302 'store' 'store_ln21' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 303 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln8" [./source/kp_502_7.cpp:22]   --->   Operation 303 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 304 [1/1] (1.75ns)   --->   "%store_ln22 = store i32 %sdiv_ln22, i3 %X2_addr" [./source/kp_502_7.cpp:22]   --->   Operation 304 'store' 'store_ln22' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 305 [1/1] (2.18ns)   --->   "%sub_ln21_1 = sub i32 0, i32 %sdiv_ln21" [./source/kp_502_7.cpp:21]   --->   Operation 305 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 306 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i32 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:21]   --->   Operation 306 'getelementptr' 'X1_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 307 [1/1] (1.75ns)   --->   "%store_ln21 = store i32 %sub_ln21_1, i3 %X1_addr_1" [./source/kp_502_7.cpp:21]   --->   Operation 307 'store' 'store_ln21' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 308 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i32 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:22]   --->   Operation 308 'getelementptr' 'X2_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 309 [1/1] (1.75ns)   --->   "%store_ln22 = store i32 %sdiv_ln22_1, i3 %X2_addr_1" [./source/kp_502_7.cpp:22]   --->   Operation 309 'store' 'store_ln22' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_57 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of constant 0 on local variable 'i' [21]  (1.32 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:8) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln8', ./source/kp_502_7.cpp:8) [82]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of variable 'add_ln8', ./source/kp_502_7.cpp:8 on local variable 'i' [83]  (1.32 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:9) on array 'B' [32]  (1.75 ns)

 <State 4>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [35]  (4.79 ns)

 <State 5>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [35]  (4.79 ns)

 <State 6>: 4.79ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/kp_502_7.cpp:13) [35]  (4.79 ns)

 <State 7>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln13', ./source/kp_502_7.cpp:13) [39]  (0 ns)
	'sub' operation ('x', ./source/kp_502_7.cpp:13) [40]  (2.18 ns)
	'store' operation ('store_ln13', ./source/kp_502_7.cpp:13) of variable 'x', ./source/kp_502_7.cpp:13 on array 'D' [42]  (1.75 ns)

 <State 8>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 9>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 10>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 11>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 12>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 13>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 14>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 15>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 16>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 17>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 18>: 5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (5 ns)

 <State 19>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [43]  (4.26 ns)

 <State 20>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln21', ./source/kp_502_7.cpp:21) [45]  (2.18 ns)

 <State 21>: 3.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln21', ./source/kp_502_7.cpp:21) [46]  (0 ns)
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 22>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 23>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 24>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 25>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 26>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 27>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 28>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 29>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 30>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 31>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 32>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 33>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 34>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 35>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 36>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 37>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 38>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 39>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 40>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 41>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 42>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 43>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 44>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 45>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 46>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 47>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 48>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 49>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 50>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 51>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 52>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 53>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 54>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 55>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 56>: 3.4ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21_1', ./source/kp_502_7.cpp:21) [47]  (3.4 ns)

 <State 57>: 3.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln21', ./source/kp_502_7.cpp:21) [48]  (2.18 ns)
	'store' operation ('store_ln21', ./source/kp_502_7.cpp:21) of variable 'sub_ln21', ./source/kp_502_7.cpp:21 on array 'X1' [50]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
