Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 10 10:58:12 2024
| Host         : DESKTOP-S943SG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mouse_to_vga_timing_summary_routed.rpt -pb mouse_to_vga_timing_summary_routed.pb -rpx mouse_to_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : mouse_to_vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: mouse_gen/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse_gen/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse_gen/FSM_sequential_state_reg_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.434      -13.254                      3                  261        0.179        0.000                      0                  261        3.000        0.000                       0                   162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
vga_gen/C/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   4.537        0.000                      0                  159        0.179        0.000                      0                  159        4.500        0.000                       0                   107  
vga_gen/C/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.288        0.000                      0                  102        0.213        0.000                      0                  102        4.130        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.434      -13.254                      3                    3        0.668        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.305ns (42.201%)  route 3.157ns (57.799%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  counter_en/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    counter_en/one_second_counter_reg[20]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.604 r  counter_en/one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.604    counter_en/one_second_counter_reg[24]_i_1_n_7
    SLICE_X5Y64          FDCE                                         r  counter_en/one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y64          FDCE                                         r  counter_en/one_second_counter_reg[24]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.062    15.141    counter_en/one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.302ns (42.169%)  route 3.157ns (57.831%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.601 r  counter_en/one_second_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.601    counter_en/one_second_counter_reg[20]_i_1_n_6
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[21]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062    15.141    counter_en/one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.281ns (41.946%)  route 3.157ns (58.054%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.580 r  counter_en/one_second_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.580    counter_en/one_second_counter_reg[20]_i_1_n_4
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[23]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062    15.141    counter_en/one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.239ns (41.494%)  route 3.157ns (58.506%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  counter_en/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    counter_en/one_second_counter_reg[20]_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.538 r  counter_en/one_second_counter_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000    10.538    counter_en/one_second_counter_reg[24]_i_1_n_2
    SLICE_X5Y64          FDCE                                         r  counter_en/one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y64          FDCE                                         r  counter_en/one_second_counter_reg[25]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.046    15.125    counter_en/one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.207ns (41.145%)  route 3.157ns (58.855%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.506 r  counter_en/one_second_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.506    counter_en/one_second_counter_reg[20]_i_1_n_5
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[22]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062    15.141    counter_en/one_second_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.191ns (40.969%)  route 3.157ns (59.031%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  counter_en/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    counter_en/one_second_counter_reg[16]_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.490 r  counter_en/one_second_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.490    counter_en/one_second_counter_reg[20]_i_1_n_7
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.502    14.843    counter_en/clk
    SLICE_X5Y63          FDCE                                         r  counter_en/one_second_counter_reg[20]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.062    15.141    counter_en/one_second_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.188ns (40.936%)  route 3.157ns (59.064%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.487 r  counter_en/one_second_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.487    counter_en/one_second_counter_reg[16]_i_1_n_6
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    counter_en/clk
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[17]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062    15.142    counter_en/one_second_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.167ns (40.703%)  route 3.157ns (59.297%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.466 r  counter_en/one_second_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.466    counter_en/one_second_counter_reg[16]_i_1_n_4
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    counter_en/clk
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[19]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062    15.142    counter_en/one_second_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.093ns (39.867%)  route 3.157ns (60.133%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.392 r  counter_en/one_second_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.392    counter_en/one_second_counter_reg[16]_i_1_n_5
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    counter_en/clk
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[18]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062    15.142    counter_en/one_second_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 counter_en/one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_en/one_second_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.077ns (39.683%)  route 3.157ns (60.317%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    counter_en/clk
    SLICE_X5Y59          FDCE                                         r  counter_en/one_second_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  counter_en/one_second_counter_reg[7]/Q
                         net (fo=2, routed)           0.678     6.276    counter_en/one_second_counter_reg[7]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.400 f  counter_en/sw[2]_i_9/O
                         net (fo=1, routed)           0.444     6.844    counter_en/sw[2]_i_9_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  counter_en/sw[2]_i_7/O
                         net (fo=2, routed)           0.721     7.689    counter_en/sw[2]_i_7_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  counter_en/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.447     8.260    counter_en/one_second_counter[0]_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.384 f  counter_en/one_second_counter[0]_i_7/O
                         net (fo=26, routed)          0.866     9.251    counter_en/one_second_counter[0]_i_7_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     9.375 r  counter_en/one_second_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.375    counter_en/one_second_counter[4]_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.925 r  counter_en/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    counter_en/one_second_counter_reg[4]_i_1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  counter_en/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    counter_en/one_second_counter_reg[8]_i_1_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  counter_en/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    counter_en/one_second_counter_reg[12]_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.376 r  counter_en/one_second_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.376    counter_en/one_second_counter_reg[16]_i_1_n_7
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    counter_en/clk
    SLICE_X5Y62          FDCE                                         r  counter_en/one_second_counter_reg[16]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.062    15.142    counter_en/one_second_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X1Y63          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.710    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg_n_0_[1]
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_next[0]
    SLICE_X0Y63          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     1.986    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X0Y63          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.091     1.576    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.471    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X3Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/Q
                         net (fo=4, routed)           0.153     1.766    mouse_gen/x_next0_in[4]
    SLICE_X2Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  mouse_gen/x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.811    mouse_gen/x_reg[8]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  mouse_gen/x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.857     1.985    mouse_gen/clk
    SLICE_X2Y65          FDCE                                         r  mouse_gen/x_reg_reg[8]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.120     1.606    mouse_gen/x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.878%)  route 0.124ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X6Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.124     1.758    mouse_gen/x_next0_in[6]
    SLICE_X4Y66          FDCE                                         r  mouse_gen/x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    mouse_gen/clk
    SLICE_X4Y66          FDCE                                         r  mouse_gen/x_reg_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.070     1.553    mouse_gen/x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X6Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.122     1.755    mouse_gen/x_next0_in[5]
    SLICE_X6Y65          FDCE                                         r  mouse_gen/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.983    mouse_gen/clk
    SLICE_X6Y65          FDCE                                         r  mouse_gen/y_reg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.063     1.547    mouse_gen/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.471    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X2Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.110     1.745    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg_n_0_[10]
    SLICE_X2Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     1.984    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X2Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.063     1.534    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.426%)  route 0.132ns (44.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X6Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.132     1.765    mouse_gen/x_next0_in[5]
    SLICE_X4Y66          FDCE                                         r  mouse_gen/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    mouse_gen/clk
    SLICE_X4Y66          FDCE                                         r  mouse_gen/x_reg_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.066     1.549    mouse_gen/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_tx_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.085%)  route 0.134ns (41.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X0Y61          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=31, routed)          0.134     1.749    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/state_reg_0[0]
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg[0]_i_1__0_n_0
    SLICE_X1Y61          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X1Y61          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.091     1.578    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X6Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.134     1.768    mouse_gen/x_next0_in[6]
    SLICE_X6Y65          FDCE                                         r  mouse_gen/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.983    mouse_gen/clk
    SLICE_X6Y65          FDCE                                         r  mouse_gen/y_reg_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.063     1.547    mouse_gen/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.588     1.471    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/clk
    SLICE_X3Y66          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/Q
                         net (fo=4, routed)           0.195     1.807    mouse_gen/x_next0_in[4]
    SLICE_X7Y66          FDCE                                         r  mouse_gen/x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    mouse_gen/clk
    SLICE_X7Y66          FDCE                                         r  mouse_gen/x_reg_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.070     1.574    mouse_gen/x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.654%)  route 0.171ns (47.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X1Y61          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.171     1.786    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg[0]
    SLICE_X0Y60          LUT5 (Prop_lut5_I2_O)        0.049     1.835 r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.835    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg[3]_i_2__0_n_0
    SLICE_X0Y60          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.989    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/clk
    SLICE_X0Y60          FDCE                                         r  mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDCE (Hold_fdce_C_D)         0.107     1.597    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62    counter_en/one_second_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62    counter_en/one_second_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y62    counter_en/one_second_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y58    counter_en/one_second_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    counter_en/one_second_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    counter_en/one_second_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    counter_en/one_second_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    counter_en/one_second_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64    counter_en/one_second_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    counter_en/one_second_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    counter_en/one_second_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    counter_en/one_second_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    counter_en/one_second_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    counter_en/one_second_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    mouse_gen/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66    mouse_gen/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66    mouse_gen/x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    mouse_gen/x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    mouse_gen/x_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    mouse_gen/x_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66    mouse_gen/x_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66    mouse_gen/x_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66    mouse_gen/x_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    mouse_gen/y_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    mouse_gen/y_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_gen/C/inst/clk_in1
  To Clock:  vga_gen/C/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_gen/C/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_gen/C/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 vga_gen/C1/CURS_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 3.051ns (38.589%)  route 4.855ns (61.411%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.764 - 9.259 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.619     1.619    vga_gen/C1/CLK
    SLICE_X4Y62          FDRE                                         r  vga_gen/C1/CURS_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     2.075 r  vga_gen/C1/CURS_Y_reg[1]/Q
                         net (fo=6, routed)           0.932     3.007    vga_gen/C1/CURS_Y_reg[1]
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  vga_gen/C1/rom_pos0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.131    vga_gen/C1/rom_pos0_carry_i_7_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.709 r  vga_gen/C1/rom_pos0_carry_i_4/O[2]
                         net (fo=1, routed)           0.432     4.140    vga_gen/C1/cursor_draw_gen/O[1]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.301     4.441 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.441    vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.696 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry/O[3]
                         net (fo=2, routed)           0.821     5.517    vga_gen/C1/cursor_draw_gen/PCIN[6]
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.307     5.824 r  vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     5.824    vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.176 r  vga_gen/C1/cursor_draw_gen/rom_pos0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.430     6.606    vga_gen/C1/cursor_draw_gen/rom_pos0[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.306     6.912 r  vga_gen/C1/cursor_draw_gen/r[3]_i_20/O
                         net (fo=5, routed)           0.842     7.753    vga_gen/C1/cursor_draw_gen/sel[7]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.124     7.877 r  vga_gen/C1/cursor_draw_gen/r[3]_i_11/O
                         net (fo=2, routed)           0.666     8.543    vga_gen/C1/cursor_draw_gen/r[3]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  vga_gen/C1/cursor_draw_gen/r[3]_i_7/O
                         net (fo=3, routed)           0.734     9.401    vga_gen/C1/cursor_draw_gen/p_0_out[0]
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.124     9.525 r  vga_gen/C1/cursor_draw_gen/b[3]_i_1/O
                         net (fo=1, routed)           0.000     9.525    vga_gen/C1/cursor_draw_gen_n_6
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505    10.764    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/C
                         clock pessimism              0.091    10.855    
                         clock uncertainty           -0.073    10.782    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.031    10.813    vga_gen/C1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 vga_gen/C1/CURS_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 2.943ns (38.322%)  route 4.737ns (61.678%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.764 - 9.259 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.619     1.619    vga_gen/C1/CLK
    SLICE_X4Y62          FDRE                                         r  vga_gen/C1/CURS_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     2.075 r  vga_gen/C1/CURS_Y_reg[1]/Q
                         net (fo=6, routed)           0.932     3.007    vga_gen/C1/CURS_Y_reg[1]
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  vga_gen/C1/rom_pos0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.131    vga_gen/C1/rom_pos0_carry_i_7_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.709 r  vga_gen/C1/rom_pos0_carry_i_4/O[2]
                         net (fo=1, routed)           0.432     4.140    vga_gen/C1/cursor_draw_gen/O[1]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.301     4.441 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.441    vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.696 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry/O[3]
                         net (fo=2, routed)           0.821     5.517    vga_gen/C1/cursor_draw_gen/PCIN[6]
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.307     5.824 r  vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     5.824    vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.072 r  vga_gen/C1/cursor_draw_gen/rom_pos0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.524     6.596    vga_gen/C1/cursor_draw_gen/rom_pos0[6]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.302     6.898 r  vga_gen/C1/cursor_draw_gen/r[3]_i_15/O
                         net (fo=5, routed)           0.873     7.771    vga_gen/C1/cursor_draw_gen/sel[6]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  vga_gen/C1/cursor_draw_gen/r[3]_i_9/O
                         net (fo=1, routed)           0.403     8.298    vga_gen/C1/cursor_draw_gen/r[3]_i_9_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.422 r  vga_gen/C1/cursor_draw_gen/r[3]_i_6/O
                         net (fo=3, routed)           0.753     9.175    vga_gen/C1/cursor_draw_gen/r[3]_i_6_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.124     9.299 r  vga_gen/C1/cursor_draw_gen/g[3]_i_1/O
                         net (fo=1, routed)           0.000     9.299    vga_gen/C1/cursor_draw_gen_n_5
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505    10.764    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/C
                         clock pessimism              0.091    10.855    
                         clock uncertainty           -0.073    10.782    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.029    10.811    vga_gen/C1/g_reg[3]
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 vga_gen/C1/CURS_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 3.051ns (40.767%)  route 4.433ns (59.233%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 10.763 - 9.259 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.619     1.619    vga_gen/C1/CLK
    SLICE_X4Y62          FDRE                                         r  vga_gen/C1/CURS_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     2.075 r  vga_gen/C1/CURS_Y_reg[1]/Q
                         net (fo=6, routed)           0.932     3.007    vga_gen/C1/CURS_Y_reg[1]
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  vga_gen/C1/rom_pos0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.131    vga_gen/C1/rom_pos0_carry_i_7_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.709 r  vga_gen/C1/rom_pos0_carry_i_4/O[2]
                         net (fo=1, routed)           0.432     4.140    vga_gen/C1/cursor_draw_gen/O[1]
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.301     4.441 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.441    vga_gen/C1/cursor_draw_gen/rom_pos0_carry_i_1_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.696 r  vga_gen/C1/cursor_draw_gen/rom_pos0_carry/O[3]
                         net (fo=2, routed)           0.821     5.517    vga_gen/C1/cursor_draw_gen/PCIN[6]
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.307     5.824 r  vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     5.824    vga_gen/C1/cursor_draw_gen/i__carry__0_i_2__2_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.176 r  vga_gen/C1/cursor_draw_gen/rom_pos0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.430     6.606    vga_gen/C1/cursor_draw_gen/rom_pos0[7]
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.306     6.912 r  vga_gen/C1/cursor_draw_gen/r[3]_i_20/O
                         net (fo=5, routed)           0.842     7.753    vga_gen/C1/cursor_draw_gen/sel[7]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.124     7.877 r  vga_gen/C1/cursor_draw_gen/r[3]_i_11/O
                         net (fo=2, routed)           0.666     8.543    vga_gen/C1/cursor_draw_gen/r[3]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  vga_gen/C1/cursor_draw_gen/r[3]_i_7/O
                         net (fo=3, routed)           0.312     8.979    vga_gen/C1/cursor_draw_gen/p_0_out[0]
    SLICE_X6Y61          LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  vga_gen/C1/cursor_draw_gen/r[3]_i_2/O
                         net (fo=1, routed)           0.000     9.103    vga_gen/C1/p_1_in[3]
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504    10.763    vga_gen/C1/CLK
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/C
                         clock pessimism              0.091    10.854    
                         clock uncertainty           -0.073    10.781    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079    10.860    vga_gen/C1/r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.014ns (19.230%)  route 4.259ns (80.770%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 10.761 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.122     5.869    vga_gen/C1/VPOS
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.993 r  vga_gen/C1/CURS_Y[10]_i_1/O
                         net (fo=11, routed)          0.832     6.825    vga_gen/C1/CURS_Y
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.502    10.761    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[4]/C
                         clock pessimism              0.078    10.839    
                         clock uncertainty           -0.073    10.766    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.205    10.561    vga_gen/C1/CURS_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.014ns (19.230%)  route 4.259ns (80.770%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 10.761 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.122     5.869    vga_gen/C1/VPOS
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.993 r  vga_gen/C1/CURS_Y[10]_i_1/O
                         net (fo=11, routed)          0.832     6.825    vga_gen/C1/CURS_Y
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.502    10.761    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[5]/C
                         clock pessimism              0.078    10.839    
                         clock uncertainty           -0.073    10.766    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.205    10.561    vga_gen/C1/CURS_Y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.014ns (19.230%)  route 4.259ns (80.770%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 10.761 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.122     5.869    vga_gen/C1/VPOS
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.993 r  vga_gen/C1/CURS_Y[10]_i_1/O
                         net (fo=11, routed)          0.832     6.825    vga_gen/C1/CURS_Y
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.502    10.761    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[6]/C
                         clock pessimism              0.078    10.839    
                         clock uncertainty           -0.073    10.766    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.205    10.561    vga_gen/C1/CURS_Y_reg[6]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.014ns (19.230%)  route 4.259ns (80.770%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 10.761 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.122     5.869    vga_gen/C1/VPOS
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.993 r  vga_gen/C1/CURS_Y[10]_i_1/O
                         net (fo=11, routed)          0.832     6.825    vga_gen/C1/CURS_Y
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.502    10.761    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[7]/C
                         clock pessimism              0.078    10.839    
                         clock uncertainty           -0.073    10.766    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.205    10.561    vga_gen/C1/CURS_Y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.014ns (19.428%)  route 4.205ns (80.572%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 10.759 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.359     6.107    vga_gen/C1/VPOS
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  vga_gen/C1/CURS_X[10]_i_1/O
                         net (fo=11, routed)          0.541     6.771    vga_gen/C1/CURS_X
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.500    10.759    vga_gen/C1/CLK
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[4]/C
                         clock pessimism              0.078    10.837    
                         clock uncertainty           -0.073    10.764    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205    10.559    vga_gen/C1/CURS_X_reg[4]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.014ns (19.428%)  route 4.205ns (80.572%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 10.759 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.359     6.107    vga_gen/C1/VPOS
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  vga_gen/C1/CURS_X[10]_i_1/O
                         net (fo=11, routed)          0.541     6.771    vga_gen/C1/CURS_X
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.500    10.759    vga_gen/C1/CLK
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[5]/C
                         clock pessimism              0.078    10.837    
                         clock uncertainty           -0.073    10.764    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205    10.559    vga_gen/C1/CURS_X_reg[5]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 vga_gen/C1/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.014ns (19.428%)  route 4.205ns (80.572%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 10.759 - 9.259 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.575     1.575    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.552     1.552    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  vga_gen/C1/HPOS_reg[4]/Q
                         net (fo=14, routed)          1.033     3.103    vga_gen/C1/HPOS_reg[4]
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.227 f  vga_gen/C1/HPOS[10]_i_3/O
                         net (fo=2, routed)           0.313     3.540    vga_gen/C1/HPOS[10]_i_3_n_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.124     3.664 r  vga_gen/C1/HPOS[10]_i_1/O
                         net (fo=23, routed)          0.960     4.624    vga_gen/C1/HPOS[10]_i_1_n_0
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.748 r  vga_gen/C1/VPOS[10]_i_1/O
                         net (fo=8, routed)           1.359     6.107    vga_gen/C1/VPOS
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  vga_gen/C1/CURS_X[10]_i_1/O
                         net (fo=11, routed)          0.541     6.771    vga_gen/C1/CURS_X
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457    10.717    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.500    10.759    vga_gen/C1/CLK
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[6]/C
                         clock pessimism              0.078    10.837    
                         clock uncertainty           -0.073    10.764    
    SLICE_X5Y66          FDRE (Setup_fdre_C_CE)      -0.205    10.559    vga_gen/C1/CURS_X_reg[6]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_gen/C1/VPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/VPOS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.562     0.562    vga_gen/C1/CLK
    SLICE_X8Y60          FDRE                                         r  vga_gen/C1/VPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     0.710 r  vga_gen/C1/VPOS_reg[4]/Q
                         net (fo=9, routed)           0.088     0.798    vga_gen/C1/VPOS_reg[4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.098     0.896 r  vga_gen/C1/VPOS[5]_i_1/O
                         net (fo=1, routed)           0.000     0.896    vga_gen/C1/p_0_in__0[5]
    SLICE_X8Y60          FDRE                                         r  vga_gen/C1/VPOS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.831     0.831    vga_gen/C1/CLK
    SLICE_X8Y60          FDRE                                         r  vga_gen/C1/VPOS_reg[5]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.121     0.683    vga_gen/C1/VPOS_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_gen/C1/HPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/HPOS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.550%)  route 0.110ns (34.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560     0.560    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  vga_gen/C1/HPOS_reg[5]/Q
                         net (fo=14, routed)          0.110     0.834    vga_gen/C1/HPOS_reg[5]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.879 r  vga_gen/C1/HPOS[6]_i_1/O
                         net (fo=1, routed)           0.000     0.879    vga_gen/C1/p_0_in[6]
    SLICE_X11Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828     0.828    vga_gen/C1/CLK
    SLICE_X11Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[6]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.091     0.664    vga_gen/C1/HPOS_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_gen/C1/VPOS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/VPOS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560     0.560    vga_gen/C1/CLK
    SLICE_X11Y63         FDRE                                         r  vga_gen/C1/VPOS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  vga_gen/C1/VPOS_reg[9]/Q
                         net (fo=8, routed)           0.085     0.773    vga_gen/C1/VPOS_reg[9]
    SLICE_X11Y63         LUT6 (Prop_lut6_I5_O)        0.099     0.872 r  vga_gen/C1/VPOS[10]_i_2/O
                         net (fo=1, routed)           0.000     0.872    vga_gen/C1/p_0_in__0[10]
    SLICE_X11Y63         FDRE                                         r  vga_gen/C1/VPOS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828     0.828    vga_gen/C1/CLK
    SLICE_X11Y63         FDRE                                         r  vga_gen/C1/VPOS_reg[10]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.092     0.652    vga_gen/C1/VPOS_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_X_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.585     0.585    vga_gen/C1/CLK
    SLICE_X5Y67          FDRE                                         r  vga_gen/C1/CURS_X_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga_gen/C1/CURS_X_reg[8]/Q
                         net (fo=7, routed)           0.079     0.805    vga_gen/C1/CURS_X_reg[8]
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.929 r  vga_gen/C1/CURS_X_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.929    vga_gen/C1/CURS_X2_out[9]
    SLICE_X5Y67          FDRE                                         r  vga_gen/C1/CURS_X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.854     0.854    vga_gen/C1/CLK
    SLICE_X5Y67          FDRE                                         r  vga_gen/C1/CURS_X_reg[9]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.105     0.690    vga_gen/C1/CURS_X_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587     0.587    vga_gen/C1/CLK
    SLICE_X5Y65          FDRE                                         r  vga_gen/C1/CURS_X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_gen/C1/CURS_X_reg[2]/Q
                         net (fo=10, routed)          0.079     0.807    vga_gen/C1/CURS_X_reg[2]
    SLICE_X5Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.934 r  vga_gen/C1/CURS_X_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    vga_gen/C1/CURS_X2_out[3]
    SLICE_X5Y65          FDRE                                         r  vga_gen/C1/CURS_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.855     0.855    vga_gen/C1/CLK
    SLICE_X5Y65          FDRE                                         r  vga_gen/C1/CURS_X_reg[3]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.105     0.692    vga_gen/C1/CURS_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587     0.587    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_gen/C1/CURS_Y_reg[6]/Q
                         net (fo=10, routed)          0.082     0.810    vga_gen/C1/CURS_Y_reg[6]
    SLICE_X4Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.937 r  vga_gen/C1/CURS_Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.937    vga_gen/C1/CURS_Y4_out[7]
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856     0.856    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[7]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.105     0.692    vga_gen/C1/CURS_Y_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587     0.587    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_gen/C1/CURS_Y_reg[4]/Q
                         net (fo=11, routed)          0.089     0.816    vga_gen/C1/CURS_Y_reg[4]
    SLICE_X4Y63          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.940 r  vga_gen/C1/CURS_Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.940    vga_gen/C1/CURS_Y4_out[5]
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856     0.856    vga_gen/C1/CLK
    SLICE_X4Y63          FDRE                                         r  vga_gen/C1/CURS_Y_reg[5]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.105     0.692    vga_gen/C1/CURS_Y_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_Y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.587     0.587    vga_gen/C1/CLK
    SLICE_X4Y64          FDRE                                         r  vga_gen/C1/CURS_Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga_gen/C1/CURS_Y_reg[8]/Q
                         net (fo=8, routed)           0.089     0.816    vga_gen/C1/CURS_Y_reg[8]
    SLICE_X4Y64          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.940 r  vga_gen/C1/CURS_Y_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.940    vga_gen/C1/CURS_Y4_out[9]
    SLICE_X4Y64          FDRE                                         r  vga_gen/C1/CURS_Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.856     0.856    vga_gen/C1/CLK
    SLICE_X4Y64          FDRE                                         r  vga_gen/C1/CURS_Y_reg[9]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.105     0.692    vga_gen/C1/CURS_Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_gen/C1/CURS_X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/CURS_X_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.586     0.586    vga_gen/C1/CLK
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  vga_gen/C1/CURS_X_reg[6]/Q
                         net (fo=11, routed)          0.091     0.818    vga_gen/C1/CURS_X_reg[6]
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.945 r  vga_gen/C1/CURS_X_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    vga_gen/C1/CURS_X2_out[7]
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.855     0.855    vga_gen/C1/CLK
    SLICE_X5Y66          FDRE                                         r  vga_gen/C1/CURS_X_reg[7]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.105     0.691    vga_gen/C1/CURS_X_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_gen/C1/HPOS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_gen/C1/HPOS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.371%)  route 0.183ns (46.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.549     0.549    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560     0.560    vga_gen/C1/CLK
    SLICE_X10Y65         FDRE                                         r  vga_gen/C1/HPOS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  vga_gen/C1/HPOS_reg[0]/Q
                         net (fo=14, routed)          0.183     0.906    vga_gen/C1/HPOS_reg[0]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.951 r  vga_gen/C1/HPOS[5]_i_1/O
                         net (fo=1, routed)           0.000     0.951    vga_gen/C1/p_0_in[5]
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828     0.828    vga_gen/C1/CLK
    SLICE_X10Y64         FDRE                                         r  vga_gen/C1/HPOS_reg[5]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X10Y64         FDRE (Hold_fdre_C_D)         0.121     0.696    vga_gen/C1/HPOS_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_gen/C/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    vga_gen/C/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y65      vga_gen/C1/CURS_X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y64      vga_gen/C1/CURS_Y_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y64      vga_gen/C1/CURS_Y_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y61      vga_gen/C1/VPOS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y63     vga_gen/C1/VPOS_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y65      vga_gen/C1/CURS_X_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y67      vga_gen/C1/CURS_X_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y64      vga_gen/C1/CURS_Y_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y64      vga_gen/C1/CURS_Y_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y60      vga_gen/C1/g_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y65      vga_gen/C1/CURS_X_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y65      vga_gen/C1/CURS_X_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y65      vga_gen/C1/CURS_X_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     vga_gen/C1/VPOS_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y60      vga_gen/C1/g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y63      vga_gen/C1/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y64     vga_gen/C1/HPOS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y64     vga_gen/C1/HPOS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y64     vga_gen/C1/HPOS_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y64     vga_gen/C1/HPOS_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y64     vga_gen/C1/HPOS_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     vga_gen/C1/VPOS_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y63     vga_gen/C1/VPOS_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_gen/C/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    vga_gen/C/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_gen/C/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -4.434ns,  Total Violation      -13.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.434ns  (required time - arrival time)
  Source:                 sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        1.027ns  (logic 0.718ns (69.891%)  route 0.309ns (30.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 121.875 - 120.370 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 125.142 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   123.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621   125.142    clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.419   125.561 r  sw_reg[2]/Q
                         net (fo=2, routed)           0.309   125.870    vga_gen/C1/cursor_draw_gen/b_reg[3]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.299   126.169 r  vga_gen/C1/cursor_draw_gen/b[3]_i_1/O
                         net (fo=1, routed)           0.000   126.169    vga_gen/C1/cursor_draw_gen_n_6
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457   121.828    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   118.698 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   120.279    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.370 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505   121.875    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/C
                         clock pessimism              0.000   121.875    
                         clock uncertainty           -0.171   121.704    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.031   121.735    vga_gen/C1/b_reg[3]
  -------------------------------------------------------------------
                         required time                        121.735    
                         arrival time                        -126.169    
  -------------------------------------------------------------------
                         slack                                 -4.434    

Slack (VIOLATED) :        -4.411ns  (required time - arrival time)
  Source:                 sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        1.052ns  (logic 0.580ns (55.115%)  route 0.472ns (44.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 121.874 - 120.370 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 125.141 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   123.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.620   125.141    clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDCE (Prop_fdce_C_Q)         0.456   125.597 r  sw_reg[0]/Q
                         net (fo=4, routed)           0.472   126.069    vga_gen/C1/cursor_draw_gen/r_reg[3]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.124   126.193 r  vga_gen/C1/cursor_draw_gen/r[3]_i_2/O
                         net (fo=1, routed)           0.000   126.193    vga_gen/C1/p_1_in[3]
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457   121.828    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   118.698 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   120.279    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.370 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.504   121.874    vga_gen/C1/CLK
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/C
                         clock pessimism              0.000   121.874    
                         clock uncertainty           -0.171   121.703    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079   121.782    vga_gen/C1/r_reg[3]
  -------------------------------------------------------------------
                         required time                        121.782    
                         arrival time                        -126.193    
  -------------------------------------------------------------------
                         slack                                 -4.411    

Slack (VIOLATED) :        -4.409ns  (required time - arrival time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        1.001ns  (logic 0.580ns (57.940%)  route 0.421ns (42.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 121.875 - 120.370 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 125.142 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   123.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621   125.142    clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456   125.598 r  sw_reg[1]/Q
                         net (fo=3, routed)           0.421   126.019    vga_gen/C1/cursor_draw_gen/p_0_in0
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.124   126.143 r  vga_gen/C1/cursor_draw_gen/g[3]_i_1/O
                         net (fo=1, routed)           0.000   126.143    vga_gen/C1/cursor_draw_gen_n_5
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   120.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.457   121.828    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   118.698 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   120.279    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   120.370 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          1.505   121.875    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/C
                         clock pessimism              0.000   121.875    
                         clock uncertainty           -0.171   121.704    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.029   121.733    vga_gen/C1/g_reg[3]
  -------------------------------------------------------------------
                         required time                        121.733    
                         arrival time                        -126.143    
  -------------------------------------------------------------------
                         slack                                 -4.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  sw_reg[0]/Q
                         net (fo=4, routed)           0.161     1.775    vga_gen/C1/cursor_draw_gen/r_reg[3]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  vga_gen/C1/cursor_draw_gen/r[3]_i_2/O
                         net (fo=1, routed)           0.000     1.820    vga_gen/C1/p_1_in[3]
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.860     0.860    vga_gen/C1/CLK
    SLICE_X6Y61          FDRE                                         r  vga_gen/C1/r_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.171     1.030    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.121     1.151    vga_gen/C1/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.023%)  route 0.152ns (44.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  sw_reg[1]/Q
                         net (fo=3, routed)           0.152     1.765    vga_gen/C1/cursor_draw_gen/p_0_in0
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  vga_gen/C1/cursor_draw_gen/g[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga_gen/C1/cursor_draw_gen_n_5
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.860     0.860    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/g_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.171     1.030    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.091     1.121    vga_gen/C1/g_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_gen/C1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.549%)  route 0.119ns (34.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  sw_reg[2]/Q
                         net (fo=2, routed)           0.119     1.720    vga_gen/C1/cursor_draw_gen/b_reg[3]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.099     1.819 r  vga_gen/C1/cursor_draw_gen/b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_gen/C1/cursor_draw_gen_n_6
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     0.817    vga_gen/C/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_gen/C/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_gen/C/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_gen/C/inst/clkout1_buf/O
                         net (fo=49, routed)          0.860     0.860    vga_gen/C1/CLK
    SLICE_X4Y60          FDRE                                         r  vga_gen/C1/b_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.171     1.030    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.092     1.122    vga_gen/C1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.696    





