Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 11 01:33:50 2025
| Host         : DESKTOP-ED72SOS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_top_timing_summary_routed.rpt -pb counter_top_timing_summary_routed.pb -rpx counter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: u1/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u2/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u3/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.235        0.000                      0                    7        0.187        0.000                      0                    7        2.000        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_ref               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.235        0.000                      0                    7        0.187        0.000                      0                    7        4.500        0.000                       0                     9  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_ref }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.704ns (40.880%)  route 1.018ns (59.120%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.165 f  u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.515     0.349    u1/cnt_reg_n_0_[1]
    SLICE_X40Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.473 r  u1/clk_div/O
                         net (fo=1, routed)           0.504     0.977    u1/clk_div_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124     1.101 r  u1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.101    u1/clk_div_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  u1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/clk_div_reg/C
                         clock pessimism              0.651     9.379    
                         clock uncertainty           -0.072     9.307    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.029     9.336    u1/clk_div_reg
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.580ns (38.948%)  route 0.909ns (61.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.165 r  u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.909     0.744    u1/cnt_reg_n_0_[1]
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124     0.868 r  u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    u1/cnt[2]
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[2]/C
                         clock pessimism              0.629     9.357    
                         clock uncertainty           -0.072     9.285    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.029     9.314    u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.608ns (40.075%)  route 0.909ns (59.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.165 r  u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.909     0.744    u1/cnt_reg_n_0_[1]
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.152     0.896 r  u1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.896    u1/cnt[3]
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
                         clock pessimism              0.629     9.357    
                         clock uncertainty           -0.072     9.285    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.075     9.360    u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.718ns (49.164%)  route 0.742ns (50.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.202 r  u1/cnt_reg[3]/Q
                         net (fo=5, routed)           0.742     0.540    u1/cnt_reg_n_0_[3]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.299     0.839 r  u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.839    u1/cnt[1]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/C
                         clock pessimism              0.629     9.357    
                         clock uncertainty           -0.072     9.285    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.031     9.316    u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.718ns (50.996%)  route 0.690ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.202 r  u1/cnt_reg[3]/Q
                         net (fo=5, routed)           0.690     0.488    u1/cnt_reg_n_0_[3]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.299     0.787 r  u1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.787    u1/cnt[5]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[5]/C
                         clock pessimism              0.629     9.357    
                         clock uncertainty           -0.072     9.285    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.032     9.317    u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.718ns (51.068%)  route 0.688ns (48.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419    -0.202 r  u1/cnt_reg[3]/Q
                         net (fo=5, routed)           0.688     0.486    u1/cnt_reg_n_0_[3]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.299     0.785 r  u1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.785    u1/cnt[4]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[4]/C
                         clock pessimism              0.629     9.357    
                         clock uncertainty           -0.072     9.285    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.031     9.316    u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.580ns (44.748%)  route 0.716ns (55.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.737    -0.621    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.165 f  u1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.716     0.551    u1/cnt_reg_n_0_[0]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.124     0.675 r  u1/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.675    u1/cnt[0]_i_1__0_n_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           1.560     8.728    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism              0.651     9.379    
                         clock uncertainty           -0.072     9.307    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.031     9.338    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  8.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.601%)  route 0.106ns (36.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  u1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.106    -0.227    u1/cnt_reg_n_0_[0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  u1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u1/cnt[4]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[4]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092    -0.369    u1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.955%)  route 0.109ns (37.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  u1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.109    -0.224    u1/cnt_reg_n_0_[0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  u1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    u1/cnt[5]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[5]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092    -0.369    u1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.946%)  route 0.159ns (46.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  u1/cnt_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.175    u1/cnt_reg_n_0_[2]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u1/cnt[1]
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[1]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092    -0.369    u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  u1/cnt_reg[5]/Q
                         net (fo=4, routed)           0.169    -0.164    u1/cnt_reg_n_0_[5]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.119 r  u1/clk_div_i_1/O
                         net (fo=1, routed)           0.000    -0.119    u1/clk_div_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  u1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X41Y61         FDCE                                         r  u1/clk_div_reg/C
                         clock pessimism              0.232    -0.474    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.091    -0.383    u1/clk_div_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.230ns (52.016%)  route 0.212ns (47.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.128    -0.346 r  u1/cnt_reg[3]/Q
                         net (fo=5, routed)           0.212    -0.134    u1/cnt_reg_n_0_[3]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.102    -0.032 r  u1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    u1/cnt[3]
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.107    -0.367    u1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.221%)  route 0.276ns (59.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  u1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.276    -0.057    u1/cnt_reg_n_0_[0]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.012 r  u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    u1/cnt[2]
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[2]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.091    -0.383    u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.902%)  route 0.280ns (60.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.586    -0.474    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.333 f  u1/cnt_reg[0]/Q
                         net (fo=7, routed)           0.280    -0.053    u1/cnt_reg_n_0_[0]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.045    -0.008 r  u1/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    u1/cnt[0]_i_1__0_n_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    u0/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    u0/clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    u0/clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  u0/clk_gen/inst/clkout1_buf/O
                         net (fo=7, routed)           0.856    -0.707    u1/cnt_reg[0]_0
    SLICE_X40Y61         FDCE                                         r  u1/cnt_reg[0]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.092    -0.382    u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   u0/clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y61     u1/clk_div_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y61     u1/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y61     u1/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y61     u1/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y61     u1/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y61     u1/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y61     u1/cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/clk_div_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/clk_div_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y61     u1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61     u1/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   u0/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  u0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



