#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d3cdf2bd40 .scope module, "testbench" "testbench" 2 4;
 .timescale -8 -12;
v000001d3cde13810_0 .net "ACLK", 0 0, v000001d3cdf2bed0_0;  1 drivers
v000001d3cde138b0_0 .var "CLK100MHz", 0 0;
v000001d3cde13950_0 .net "DisplayCLK", 0 0, L_000001d3cde13b30;  1 drivers
v000001d3cde139f0_0 .net "MCLK", 0 0, L_000001d3cde13a90;  1 drivers
S_000001d3cdf2cfc0 .scope module, "UUT" "CLK_SYS" 2 12, 3 1 0, S_000001d3cdf2bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK100MHz";
    .port_info 1 /OUTPUT 1 "ACLK";
    .port_info 2 /OUTPUT 1 "MCLK";
    .port_info 3 /OUTPUT 1 "DisplayCLK";
v000001d3cdf2bed0_0 .var "ACLK", 0 0;
v000001d3cdf29ba0_0 .var "ACLK_GEN", 16 0;
v000001d3cdf2d150_0 .net "CLK100MHz", 0 0, v000001d3cde138b0_0;  1 drivers
v000001d3cdf2d1f0_0 .var "CLK_DIV", 17 0;
v000001d3cdf2d290_0 .net "DisplayCLK", 0 0, L_000001d3cde13b30;  alias, 1 drivers
v000001d3cdf2d330_0 .net "MCLK", 0 0, L_000001d3cde13a90;  alias, 1 drivers
E_000001d3cde04660 .event anyedge, v000001d3cdf2d150_0;
L_000001d3cde13a90 .part v000001d3cdf2d1f0_0, 10, 1;
L_000001d3cde13b30 .part v000001d3cdf2d1f0_0, 17, 1;
    .scope S_000001d3cdf2cfc0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3cdf2bed0_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001d3cdf2d1f0_0, 0, 18;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001d3cdf29ba0_0, 0, 17;
    %end;
    .thread T_0;
    .scope S_000001d3cdf2cfc0;
T_1 ;
    %wait E_000001d3cde04660;
    %load/vec4 v000001d3cdf2d1f0_0;
    %addi 1, 0, 18;
    %assign/vec4 v000001d3cdf2d1f0_0, 0;
    %load/vec4 v000001d3cdf29ba0_0;
    %dup/vec4;
    %pushi/vec4 49999, 0, 17;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %load/vec4 v000001d3cdf29ba0_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001d3cdf29ba0_0, 0;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d3cdf29ba0_0, 0;
    %load/vec4 v000001d3cdf2bed0_0;
    %inv;
    %assign/vec4 v000001d3cdf2bed0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d3cdf2bd40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3cde138b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001d3cdf2bd40;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v000001d3cde138b0_0;
    %inv;
    %store/vec4 v000001d3cde138b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d3cdf2bd40;
T_4 ;
    %vpi_call 2 15 "$dumpfile", "CLKSYS.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d3cdf2bd40 {0 0 0};
    %delay 1705032704, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainproject\clkSystem\CLK_SYS_TST.v";
    "./mainproject\clkSystem\CLK_SYS.v";
