{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 16:13:24 2008 " "Info: Processing started: Fri Nov 07 16:13:24 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g30_Flasher -c g30_Flasher --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] register g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 359.2 MHz 2.784 ns Internal " "Info: Clock \"clock\" has Internal fmax of 359.2 MHz between source register \"g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]\" and destination register \"g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]\" (period= 2.784 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Longest register register " "Info: + Longest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] 1 REG LCFF_X26_Y7_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N11; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.272 ns) 1.049 ns g30_Flasher_Timer:F1\|Equal4~141 2 COMB LCCOMB_X27_Y8_N30 1 " "Info: 2: + IC(0.777 ns) + CELL(0.272 ns) = 1.049 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'g30_Flasher_Timer:F1\|Equal4~141'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher_Timer:F1|Equal4~141 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 1.305 ns g30_Flasher_Timer:F1\|Equal4~142 3 COMB LCCOMB_X27_Y8_N0 2 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 1.305 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'g30_Flasher_Timer:F1\|Equal4~142'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { g30_Flasher_Timer:F1|Equal4~141 g30_Flasher_Timer:F1|Equal4~142 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.573 ns g30_Flasher_Timer:F1\|ORF~8 4 COMB LCCOMB_X27_Y8_N4 24 " "Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.573 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 24; COMB Node = 'g30_Flasher_Timer:F1\|ORF~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { g30_Flasher_Timer:F1|Equal4~142 g30_Flasher_Timer:F1|ORF~8 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.503 ns) 2.600 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 5 REG LCFF_X26_Y7_N7 3 " "Info: 5: + IC(0.524 ns) + CELL(0.503 ns) = 2.600 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { g30_Flasher_Timer:F1|ORF~8 g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.881 ns ( 33.88 % ) " "Info: Total cell delay = 0.881 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.719 ns ( 66.12 % ) " "Info: Total interconnect delay = 1.719 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher_Timer:F1|Equal4~141 g30_Flasher_Timer:F1|Equal4~142 g30_Flasher_Timer:F1|ORF~8 g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} g30_Flasher_Timer:F1|Equal4~141 {} g30_Flasher_Timer:F1|Equal4~142 {} g30_Flasher_Timer:F1|ORF~8 {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.777ns 0.203ns 0.215ns 0.524ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\] 3 REG LCFF_X26_Y7_N7 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\] 3 REG LCFF_X26_Y7_N11 3 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X26_Y7_N11; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[21\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] g30_Flasher_Timer:F1|Equal4~141 g30_Flasher_Timer:F1|Equal4~142 g30_Flasher_Timer:F1|ORF~8 g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} g30_Flasher_Timer:F1|Equal4~141 {} g30_Flasher_Timer:F1|Equal4~142 {} g30_Flasher_Timer:F1|ORF~8 {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.777ns 0.203ns 0.215ns 0.524ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.503ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[21] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] fsel\[1\] clock 4.265 ns register " "Info: tsu for register \"g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]\" (data pin = \"fsel\[1\]\", clock pin = \"clock\") is 4.265 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.653 ns + Longest pin register " "Info: + Longest pin to register delay is 6.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns fsel\[1\] 1 PIN PIN_A8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 9; PIN Node = 'fsel\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[1] } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(0.346 ns) 5.549 ns g30_Flasher_Timer:F1\|CNST~101 2 COMB LCCOMB_X26_Y9_N26 2 " "Info: 2: + IC(4.346 ns) + CELL(0.346 ns) = 5.549 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 2; COMB Node = 'g30_Flasher_Timer:F1\|CNST~101'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { fsel[1] g30_Flasher_Timer:F1|CNST~101 } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.811 ns g30_Flasher_Timer:F1\|CNST~101_wirecell 3 COMB LCCOMB_X26_Y9_N4 1 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 5.811 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 1; COMB Node = 'g30_Flasher_Timer:F1\|CNST~101_wirecell'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { g30_Flasher_Timer:F1|CNST~101 g30_Flasher_Timer:F1|CNST~101_wirecell } "NODE_NAME" } } { "g30_Flasher_Timer.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher_Timer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.309 ns) 6.653 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] 4 REG LCFF_X26_Y8_N23 3 " "Info: 4: + IC(0.533 ns) + CELL(0.309 ns) = 6.653 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.565 ns ( 23.52 % ) " "Info: Total cell delay = 1.565 ns ( 23.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.088 ns ( 76.48 % ) " "Info: Total interconnect delay = 5.088 ns ( 76.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { fsel[1] g30_Flasher_Timer:F1|CNST~101 g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.653 ns" { fsel[1] {} fsel[1]~combout {} g30_Flasher_Timer:F1|CNST~101 {} g30_Flasher_Timer:F1|CNST~101_wirecell {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 4.346ns 0.209ns 0.533ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\] 3 REG LCFF_X26_Y8_N23 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { fsel[1] g30_Flasher_Timer:F1|CNST~101 g30_Flasher_Timer:F1|CNST~101_wirecell g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.653 ns" { fsel[1] {} fsel[1]~combout {} g30_Flasher_Timer:F1|CNST~101 {} g30_Flasher_Timer:F1|CNST~101_wirecell {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 4.346ns 0.209ns 0.533ns } { 0.000ns 0.857ns 0.346ns 0.053ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MUXCODE2\[4\] g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 6.479 ns register " "Info: tco from clock \"clock\" to destination pin \"MUXCODE2\[4\]\" through register \"g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 6.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X27_Y8_N19 8 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X27_Y8_N19; Fanout = 8; REG Node = 'g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns + Longest register pin " "Info: + Longest register to pin delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X27_Y8_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N19; Fanout = 8; REG Node = 'g30_Flasher_Mux:F2\|lpm_tff0:FM1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(2.154 ns) 3.906 ns MUXCODE2\[4\] 2 PIN PIN_W1 0 " "Info: 2: + IC(1.752 ns) + CELL(2.154 ns) = 3.906 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'MUXCODE2\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] MUXCODE2[4] } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 55.15 % ) " "Info: Total cell delay = 2.154 ns ( 55.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 44.85 % ) " "Info: Total interconnect delay = 1.752 ns ( 44.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] MUXCODE2[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} MUXCODE2[4] {} } { 0.000ns 1.752ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] MUXCODE2[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { g30_Flasher_Mux:F2|lpm_tff0:FM1|lpm_ff:lpm_ff_component|dffs[0] {} MUXCODE2[4] {} } { 0.000ns 1.752ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] fsel\[0\] clock -2.997 ns register " "Info: th for register \"g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]\" (data pin = \"fsel\[0\]\", clock pin = \"clock\") is -2.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] 3 REG LCFF_X26_Y8_N19 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.624 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns fsel\[0\] 1 PIN PIN_N16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 10; PIN Node = 'fsel\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsel[0] } "NODE_NAME" } } { "g30_Flasher.vhd" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/g30_Flasher.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.309 ns) 5.624 ns g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\] 2 REG LCFF_X26_Y8_N19 3 " "Info: 2: + IC(4.535 ns) + CELL(0.309 ns) = 5.624 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 3; REG Node = 'g30_Flasher_Timer:F1\|lpm_counter0:FT1\|lpm_counter:lpm_counter_component\|cntr_cti:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { fsel[0] g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_cti.tdf" "" { Text "C:/Users/Christian/Documents/Workfiles/ECSE 323/Lab # 3/DSD Lab 3 - Working/db/cntr_cti.tdf" 187 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 19.36 % ) " "Info: Total cell delay = 1.089 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 80.64 % ) " "Info: Total interconnect delay = 4.535 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { fsel[0] g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { fsel[0] {} fsel[0]~combout {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clock clock~clkctrl g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clock {} clock~combout {} clock~clkctrl {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { fsel[0] g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { fsel[0] {} fsel[0]~combout {} g30_Flasher_Timer:F1|lpm_counter0:FT1|lpm_counter:lpm_counter_component|cntr_cti:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 16:13:25 2008 " "Info: Processing ended: Fri Nov 07 16:13:25 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
