/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 256 240)
	(text "banco_de_reg" (rect 5 0 73 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg_write" (rect 0 0 43 12)(font "Arial" ))
		(text "reg_write" (rect 21 43 64 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "reset" (rect 0 0 24 12)(font "Arial" ))
		(text "reset" (rect 21 59 45 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 88)
		(input)
		(text "WR[1..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "WR[1..0]" (rect 21 83 65 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88)(line_width 3))
	)
	(port
		(pt 0 104)
		(input)
		(text "WD[7..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "WD[7..0]" (rect 21 99 65 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104)(line_width 3))
	)
	(port
		(pt 0 136)
		(input)
		(text "end_RA[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_RA[1..0]" (rect 24 128 88 140)(font "Arial" ))
		(line (pt 0 136)(pt 16 136)(line_width 3))
	)
	(port
		(pt 0 152)
		(input)
		(text "end_RB[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_RB[1..0]" (rect 24 144 88 156)(font "Arial" ))
		(line (pt 0 152)(pt 16 152)(line_width 3))
	)
	(port
		(pt 192 64)
		(output)
		(text "RA[7..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "RA[7..0]" (rect 137 59 178 71)(font "Arial" ))
		(line (pt 192 64)(pt 176 64)(line_width 3))
	)
	(port
		(pt 192 128)
		(output)
		(text "RB[7..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "RB[7..0]" (rect 136 120 177 132)(font "Arial" ))
		(line (pt 192 128)(pt 176 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 160))
	)
)
