// Seed: 2864439821
module module_0 ();
  logic id_1, id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri id_8,
    output wire id_9,
    output wand id_10
);
  assign id_2 = id_6 && -1;
  xnor primCall (id_0, id_12, id_13, id_3, id_5, id_6, id_7, id_8);
  supply1 id_12 = (1) + 1;
  wire id_13 = id_13;
  module_0 modCall_1 ();
  always
    if (-1) begin : LABEL_0
      if (1 < -1) id_0 = id_7;
      else begin : LABEL_1
        begin : LABEL_2
          disable id_14;
        end
      end
    end
  parameter id_15 = 1;
  parameter id_16 = id_15;
  always id_0 = -1;
endmodule
