Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  5 17:47:26 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[11]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[13]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[14]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[15]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[16]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[17]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[18]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[19]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[20]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[21]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[22]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[23]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[24]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[25]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[26]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[27]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[28]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[29]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[30]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[31]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[7]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[9]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[11]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[13]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[14]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[15]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[16]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[17]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[18]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[19]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[20]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[21]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[22]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[23]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[24]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[25]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[26]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[27]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[28]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[29]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[30]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[31]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[7]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.845        0.000                      0                 5394        0.106        0.000                      0                 5394        1.747        0.000                       0                   619  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            3.833        0.000                      0                 2408        0.221        0.000                      0                 2408        9.256        0.000                       0                   235  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 0.845        0.000                      0                 2986        0.106        0.000                      0                 2986        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        3.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 0.716ns (4.782%)  route 14.256ns (95.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.090 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.419     2.174 f  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        13.894    16.068    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.297    16.365 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_352/O
                         net (fo=1, routed)           0.362    16.727    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_180
    RAMB36_X3Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.578    21.090    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.005    21.085    
                         clock uncertainty           -0.082    21.003    
    RAMB36_X3Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.560    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.560    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 4.809ns (32.496%)  route 9.990ns (67.504%))
  Logic Levels:           9  (LUT4=3 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.799     1.799    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.671 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.737    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.162 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.230     8.391    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5[0]
    SLICE_X103Y175       LUT6 (Prop_lut6_I3_O)        0.124     8.515 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.515    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X103Y175       MUXF7 (Prop_muxf7_I1_O)      0.217     8.732 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.612    10.344    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X140Y161       LUT6 (Prop_lut6_I5_O)        0.299    10.643 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           2.084    12.727    HdmixI/VgaxI/VgaControlerxI/doutb[6]
    SLICE_X159Y140       LUT6 (Prop_lut6_I2_O)        0.124    12.851 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.728    13.580    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X158Y140       LUT4 (Prop_lut4_I0_O)        0.149    13.729 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.530    14.259    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y139       LUT6 (Prop_lut6_I1_O)        0.355    14.614 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.599    15.212    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X160Y138       LUT4 (Prop_lut4_I2_O)        0.124    15.336 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.664    16.000    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X161Y136       LUT4 (Prop_lut4_I1_O)        0.120    16.120 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1/O
                         net (fo=1, routed)           0.479    16.598    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/VidOnxS_reg_9
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X163Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.270    20.864    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -16.598    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 4.807ns (32.875%)  route 9.815ns (67.125%))
  Logic Levels:           9  (LUT4=3 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 21.219 - 19.512 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.799     1.799    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.671 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.737    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.162 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.230     8.391    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5[0]
    SLICE_X103Y175       LUT6 (Prop_lut6_I3_O)        0.124     8.515 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.515    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X103Y175       MUXF7 (Prop_muxf7_I1_O)      0.217     8.732 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.612    10.344    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X140Y161       LUT6 (Prop_lut6_I5_O)        0.299    10.643 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=5, routed)           2.084    12.727    HdmixI/VgaxI/VgaControlerxI/doutb[6]
    SLICE_X159Y140       LUT6 (Prop_lut6_I2_O)        0.124    12.851 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.728    13.580    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X158Y140       LUT4 (Prop_lut4_I0_O)        0.149    13.729 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.530    14.259    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X158Y139       LUT6 (Prop_lut6_I1_O)        0.355    14.614 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.458    15.072    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X157Y137       LUT4 (Prop_lut4_I2_O)        0.124    15.196 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.584    15.779    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X159Y137       LUT4 (Prop_lut4_I1_O)        0.118    15.897 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__1/O
                         net (fo=1, routed)           0.524    16.421    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_8
    SLICE_X159Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.706    21.219    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X159Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism             -0.005    21.214    
                         clock uncertainty           -0.082    21.132    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)       -0.269    20.863    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -16.421    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.230ns  (logic 0.419ns (2.944%)  route 13.811ns (97.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.247 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y141       FDCE (Prop_fdce_C_Q)         0.419     2.174 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/Q
                         net (fo=138, routed)        13.811    15.986    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.734    21.247    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.250    
                         clock uncertainty           -0.082    21.168    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.739    20.429    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.429    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.115ns  (logic 0.419ns (2.968%)  route 13.696ns (97.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.089 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.419     2.174 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        13.696    15.870    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X3Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.577    21.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005    21.084    
                         clock uncertainty           -0.082    21.002    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.688    20.314    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.314    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.246ns  (logic 0.580ns (4.071%)  route 13.666ns (95.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 21.096 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y141       FDCE (Prop_fdce_C_Q)         0.456     2.211 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=44, routed)          1.636     3.847    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]
    SLICE_X158Y140       LUT2 (Prop_lut2_I0_O)        0.124     3.971 r  HdmixI/VgaxI/VgaControlerxI/blk_mem_bramxB.blk_mem_bramxI_i_2/O
                         net (fo=133, routed)        12.030    16.002    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.584    21.096    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.075    21.171    
                         clock uncertainty           -0.082    21.089    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    20.523    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.523    
                         arrival time                         -16.002    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        13.929ns  (logic 0.419ns (3.008%)  route 13.510ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.090 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.419     2.174 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        13.510    15.684    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X3Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.578    21.090    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.005    21.085    
                         clock uncertainty           -0.082    21.003    
    RAMB36_X3Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.688    20.315    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.315    
                         arrival time                         -15.684    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        13.999ns  (logic 0.608ns (4.343%)  route 13.391ns (95.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 21.247 - 19.512 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.755     1.755    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y141       FDCE (Prop_fdce_C_Q)         0.456     2.211 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=44, routed)          0.847     3.059    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]
    SLICE_X153Y140       LUT2 (Prop_lut2_I0_O)        0.152     3.211 r  HdmixI/VgaxI/VgaControlerxI/blk_mem_bramxB.blk_mem_bramxI_i_5/O
                         net (fo=133, routed)        12.544    15.755    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.734    21.247    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.250    
                         clock uncertainty           -0.082    21.168    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    20.400    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.811ns  (logic 5.357ns (36.170%)  route 9.454ns (63.830%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.694     1.694    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y38         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.566 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.632    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.057 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.614     7.671    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_49[0]
    SLICE_X88Y165        LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.795    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     8.009 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.927     9.936    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X140Y149       LUT6 (Prop_lut6_I5_O)        0.297    10.233 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           1.570    11.803    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X158Y140       LUT4 (Prop_lut4_I2_O)        0.150    11.953 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.491    12.444    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X159Y140       LUT5 (Prop_lut5_I4_O)        0.343    12.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.708    13.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.332    13.828 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=11, routed)          0.731    14.559    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_1
    SLICE_X161Y139       LUT4 (Prop_lut4_I3_O)        0.150    14.709 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_3/O
                         net (fo=10, routed)          0.703    15.412    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[5]
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.326    15.738 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4/O
                         net (fo=1, routed)           0.643    16.381    HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.124    16.505 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_2/O
                         net (fo=1, routed)           0.000    16.505    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[3]
    SLICE_X159Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X159Y138       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.005    21.216    
                         clock uncertainty           -0.082    21.134    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029    21.163    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.163    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 5.332ns (35.890%)  route 9.524ns (64.110%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.220 - 19.512 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.694     1.694    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y38         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.566 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.632    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.057 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.614     7.671    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_49[0]
    SLICE_X88Y165        LUT6 (Prop_lut6_I0_O)        0.124     7.795 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.795    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     8.009 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.927     9.936    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X140Y149       LUT6 (Prop_lut6_I5_O)        0.297    10.233 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           1.570    11.803    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X158Y140       LUT4 (Prop_lut4_I2_O)        0.150    11.953 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2/O
                         net (fo=10, routed)          0.491    12.444    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_2_n_0
    SLICE_X159Y140       LUT5 (Prop_lut5_I4_O)        0.343    12.787 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2/O
                         net (fo=10, routed)          0.708    13.496    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[6]_i_2_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.332    13.828 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_9/O
                         net (fo=11, routed)          0.787    14.615    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_1
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.119    14.734 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_13/O
                         net (fo=3, routed)           0.700    15.434    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I1_O)        0.332    15.766 r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_7__0/O
                         net (fo=1, routed)           0.661    16.427    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_2
    SLICE_X158Y137       LUT6 (Prop_lut6_I5_O)        0.124    16.551 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    16.551    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_0[3]
    SLICE_X158Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.707    21.220    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X158Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.005    21.215    
                         clock uncertainty           -0.082    21.133    
    SLICE_X158Y137       FDRE (Setup_fdre_C_D)        0.077    21.210    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.210    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                  4.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.690%)  route 0.575ns (80.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.141     0.760 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.575     1.335    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.114    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.970%)  route 0.363ns (72.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.141     0.760 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.363     1.123    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.697    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.880    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.620     0.620    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y141       FDCE (Prop_fdce_C_Q)         0.141     0.761 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=44, routed)          0.168     0.929    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]
    SLICE_X153Y141       LUT3 (Prop_lut3_I2_O)        0.042     0.971 r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.971    HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X153Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.892     0.892    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X153Y141       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.272     0.620    
    SLICE_X153Y141       FDCE (Hold_fdce_C_D)         0.105     0.725    HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.974%)  route 0.602ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y140       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDCE (Prop_fdce_C_Q)         0.141     0.760 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.602     1.362    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.114    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.128ns (18.416%)  route 0.567ns (81.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.128     0.747 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/Q
                         net (fo=136, routed)         0.567     1.314    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     1.061    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.774%)  route 0.610ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y140       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDCE (Prop_fdce_C_Q)         0.141     0.760 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.610     1.370    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X8Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.934     0.934    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.934    
    RAMB36_X8Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.117    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_373_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.109%)  route 0.463ns (68.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.618     0.618    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    SLICE_X140Y143       FDCE                                         r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_373_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y143       FDCE (Prop_fdce_C_Q)         0.164     0.782 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_373_cooolDelFlop/Q
                         net (fo=7, routed)           0.309     1.091    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/pwropt
    SLICE_X140Y152       LUT6 (Prop_lut6_I4_O)        0.045     1.136 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_384/O
                         net (fo=1, routed)           0.154     1.289    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_197
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X152Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y139       FDCE (Prop_fdce_C_Q)         0.164     0.783 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.175     0.958    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]
    SLICE_X152Y139       LUT6 (Prop_lut6_I5_O)        0.045     1.003 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     1.003    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X152Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.891     0.891    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X152Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.272     0.619    
    SLICE_X152Y139       FDCE (Hold_fdce_C_D)         0.120     0.739    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.548%)  route 0.390ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y140       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDCE (Prop_fdce_C_Q)         0.141     0.760 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.390     1.150    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.697    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.880    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.498%)  route 0.355ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.619     0.619    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X149Y142       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y142       FDCE (Prop_fdce_C_Q)         0.128     0.747 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/Q
                         net (fo=136, routed)         0.355     1.102    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.697    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.827    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y33     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y20     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y33     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X7Y23     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X5Y35     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X7Y27     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X1Y31     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y36     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y17     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y28     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X94Y161    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_328_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X162Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y140   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.419ns (4.977%)  route 8.001ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 15.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.639     5.324    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.419     5.743 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=140, routed)         8.001    13.743    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.677    15.176    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.361    
                         clock uncertainty           -0.035    15.326    
    RAMB36_X8Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.738    14.588    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.478ns (5.722%)  route 7.876ns (94.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.478     5.804 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=140, routed)         7.876    13.680    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.670    15.169    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.354    
                         clock uncertainty           -0.035    15.319    
    RAMB36_X8Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.737    14.582    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 0.478ns (5.671%)  route 7.952ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 15.256 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.478     5.804 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=140, routed)         7.952    13.755    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X6Y16         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.756    15.256    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y16         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.185    15.441    
                         clock uncertainty           -0.035    15.406    
    RAMB36_X6Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.737    14.669    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 0.518ns (6.034%)  route 8.066ns (93.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.351 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=141, routed)         8.066    13.910    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X7Y84         RAMB18E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.852    15.351    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X7Y84         RAMB18E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.192    15.543    
                         clock uncertainty           -0.035    15.508    
    RAMB18_X7Y84         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.942    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.419ns (5.185%)  route 7.663ns (94.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.639     5.324    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.419     5.743 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=140, routed)         7.663    13.405    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X8Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.680    15.179    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.364    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X8Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.738    14.591    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 0.478ns (5.963%)  route 7.538ns (94.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.478     5.804 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=140, routed)         7.538    13.342    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X8Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.665    15.164    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.349    
                         clock uncertainty           -0.035    15.314    
    RAMB36_X8Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.737    14.577    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 0.478ns (5.907%)  route 7.614ns (94.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 15.260 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.478     5.804 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=140, routed)         7.614    13.417    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X6Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.760    15.260    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.445    
                         clock uncertainty           -0.035    15.410    
    RAMB36_X6Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.737    14.673    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 0.518ns (6.282%)  route 7.728ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.641     5.326    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.518     5.844 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=141, routed)         7.728    13.572    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y41         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.856    15.355    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y41         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.192    15.547    
                         clock uncertainty           -0.035    15.512    
    RAMB36_X7Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.946    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 0.419ns (5.195%)  route 7.647ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 15.360 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.639     5.324    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.419     5.743 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/Q
                         net (fo=140, routed)         7.647    13.390    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X8Y40         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.861    15.360    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y40         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.192    15.552    
                         clock uncertainty           -0.035    15.517    
    RAMB36_X8Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    14.776    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.419ns (5.278%)  route 7.519ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.639     5.324    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.419     5.743 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/Q
                         net (fo=140, routed)         7.519    13.262    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X7Y41         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.856    15.355    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y41         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.192    15.547    
                         clock uncertainty           -0.035    15.512    
    RAMB36_X7Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.771    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                  1.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.069%)  route 0.442ns (72.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=137, routed)         0.442     2.122    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X4Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.015    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.556%)  route 0.204ns (55.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/Q
                         net (fo=135, routed)         0.204     1.884    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X4Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.884     2.077    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.503     1.574    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.757    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.227%)  route 0.493ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[6]/Q
                         net (fo=138, routed)         0.493     2.150    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.895     2.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.840    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.023    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.148ns (25.746%)  route 0.427ns (74.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.148     1.664 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[1]/Q
                         net (fo=140, routed)         0.427     2.091    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.130     1.962    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.515%)  route 0.514ns (78.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y153        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[5]/Q
                         net (fo=137, routed)         0.514     2.171    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.895     2.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.840    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.023    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.426%)  route 0.223ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.569     1.514    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=140, routed)         0.223     1.865    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.879     2.072    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.503     1.569    
    RAMB36_X4Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     1.699    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.107%)  route 0.255ns (60.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y153        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y153        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=141, routed)         0.255     1.935    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.884     2.077    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.503     1.574    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.757    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.490%)  route 0.534ns (76.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=137, routed)         0.534     2.214    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.883     2.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.253     1.823    
    RAMB36_X5Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.006    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.188%)  route 0.270ns (67.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.569     1.514    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X77Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[1]/Q
                         net (fo=140, routed)         0.270     1.911    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.879     2.072    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.503     1.569    
    RAMB36_X4Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.698    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.571     1.516    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.148     1.664 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/Q
                         net (fo=136, routed)         0.088     1.752    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/Q[8]
    SLICE_X76Y154        LUT6 (Prop_lut6_I1_O)        0.098     1.850 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.850    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i[9]_i_1_n_0
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.841     2.035    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/ClkSys100MhzxC_IBUF_BUFG
    SLICE_X76Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]/C
                         clock pessimism             -0.519     1.516    
    SLICE_X76Y154        FDCE (Hold_fdce_C_D)         0.121     1.637    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y33   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y20   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y33   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y23   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y35   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y27   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y31   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y36   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y28   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y157  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y154  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y155  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y154  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y153  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y153  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag2_big_s_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y156  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y158  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_reg[16]/C



