{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "24", "@year": "2021", "@timestamp": "2021-07-24T05:21:53.000053-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2005", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Electronics and Telecommunications Department"}, {"$": "University of Aveiro"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "@auid": "57197404644", "ce:indexed-name": "Pimentel B."}]}, "citation-title": "FPGA-based implementation and comparison of recursive and iterative algorithms", "abstracts": "The paper analyses and compares alternative iterative and recursive implementations of FPGA circuits for various problems. Two types of recursive calls have been examined, namely for cyclic and binary (N-ary) search algorithms. The details of experiments are presented for four different design problems. The relevant comparative data have been obtained as a result of synthesis and implementation in FPGAs of the respective circuits from system-level (Handel-C) and RTL (VHDL) specifications. \u00a9 2005 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Electronics and Telecommunications Department"}, {"$": "University of Aveiro"}, {"$": "IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc, Int. Conf. Filed Program. Logic Applic.", "@country": "usa", "issuetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "@type": "p", "publicationyear": {"@first": "2005"}, "isbn": [{"@level": "volume", "$": "0780393627", "@length": "10"}, {"@level": "volume", "$": "9780780393622", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagecount": "748"}, "confevent": {"confname": "2005 International Conference on Field Programmable Logic and Applications, FPL", "confsponsors": {"confsponsor": [{"$": "IEEE Finland Section"}, {"$": "Academy of Finland"}, {"$": "IEEE Circuits and Systems Society"}], "@complete": "y"}, "confcatnumber": "05EX1155", "conflocation": {"city-group": "Tampere", "@country": "fin"}, "confcode": "67955", "confdate": {"enddate": {"@day": "26", "@year": "2005", "@month": "08"}, "startdate": {"@day": "24", "@year": "2005", "@month": "08"}}}}}, "sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "article-number": "1515728", "@srcid": "4700152826", "publicationdate": {"year": "2005", "date-text": {"@xfab-added": "true", "$": "2005"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2200"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "723.4", "classification-description": "Artificial Intelligence"}, {"classification-code": "921.6", "classification-description": "Numerical Methods"}]}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "14", "@year": "2006", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "44183439", "@idtype": "PUI"}, {"$": "20063310060168", "@idtype": "CPX"}, {"$": "33746910626", "@idtype": "SCP"}, {"$": "33746910626", "@idtype": "SGR"}], "ce:doi": "10.1109/FPL.2005.1515728"}}, "tail": {"bibliography": {"@refcount": "9", "reference": [{"ref-fulltext": "F. M. Carrano, \"Data Abstraction and Problem Solving with C++, \" The Benjamin/Cumming Publishing Company, Inc. 1995.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "The Benjamin/Cumming Publishing Company, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "A. D. Zakrevskij, \"Logical Synthesis of Cascade Networks,\" Moscow: Science, 1981.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow: Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control,\" IEEE Trans. on VLSI Systems, vol. 7, no. 2, pp. 222-228, 1999.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "B. W. Kernighan, D. M. Ritchie, \"The C Programming Language,\" Prentice Hall, 1988.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, \"Hardware Implementation of Hierarchical FSMs,\" in Proc. of WISICT, Workshop on Design and Applications of Reconfigurable Systems, 2005, pp. 148-153.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Hardware implementation of hierarchical FSMs"}, "refd-itemidlist": {"itemid": {"$": "33746874811", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "148", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of WISICT, Workshop on Design and Applications of Reconfigurable Systems"}}, {"ref-fulltext": "Spartan-IIE Development Platform. [Online]. Available: www.trenz-electronic.de.", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "35248896266", "@idtype": "SGR"}}, "ref-text": "[Online]", "ref-sourcetitle": "Spartan-IIE Development Platform"}}, {"ref-fulltext": "Celoxica products. [Online]. Available: http://www.celoxica.com.", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84858947163", "@idtype": "SGR"}}, "ref-sourcetitle": "Celoxica Products. [Online]"}}, {"ref-fulltext": "Additional publications. [Online]. Available: www.ieeta.pt/~iouliia/, www.ieeta.pt/~skl/.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.ieeta.pt/~iouliia/,www.ieeta.pt/~skl/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84858947788", "@idtype": "SGR"}}, "ref-text": "Additional publications. [Online]"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-33746910626", "dc:description": "The paper analyses and compares alternative iterative and recursive implementations of FPGA circuits for various problems. Two types of recursive calls have been examined, namely for cyclic and binary (N-ary) search algorithms. The details of experiments are presented for four different design problems. The relevant comparative data have been obtained as a result of synthesis and implementation in FPGAs of the respective circuits from system-level (Handel-C) and RTL (VHDL) specifications. \u00a9 2005 IEEE.", "prism:coverDate": "2005-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33746910626", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33746910626"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33746910626&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33746910626&origin=inward"}], "prism:isbn": [{"$": "0780393627"}, {"$": "9780780393622"}], "prism:publicationName": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "source-id": "4700152826", "citedby-count": "31", "prism:volume": "2005", "subtype": "cp", "prism:pageRange": "235-240", "dc:title": "FPGA-based implementation and comparison of recursive and iterative algorithms", "prism:endingPage": "240", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/FPL.2005.1515728", "prism:startingPage": "235", "article-number": "1515728", "dc:identifier": "SCOPUS_ID:33746910626"}, "idxterms": {"mainterm": [{"$": "Binary (N-ary) search algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Iterative algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Recursive implementations", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Pimentel", "@auid": "57197404644", "author-url": "https://api.elsevier.com/content/author/author_id/57197404644", "ce:indexed-name": "Pimentel B."}]}}