# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../num_10.srcs/sources_1/new/num10.vhd" \
"../../../../num_10.srcs/sim_1/new/num10_testbench.vhd" \

# Do not sort compile order
nosort
