<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../Chip_Designer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../DSP_Wing.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../Simulate_DSP_Wing.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BitCoin_Miner.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BitCoin_Miner.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BitCoin_Miner.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BitCoin_Miner.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BitCoin_Miner.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BitCoin_Miner.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BitCoin_Miner_summary.html"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DSP_Wing.spl"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DSP_Wing.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DSP_Wing_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Simulate_DSP_Wing.spl"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Simulate_DSP_Wing.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simulate_DSP_Wing_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulate_DSP_Wing_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTCRAP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTCRAP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTCRAP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1427143750" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1427143750">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146981" xil_pn:in_ck="7872300411560377202" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1427146981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/AVR_Wishbone_Bridge/AVR_Wishbone_Bridge.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/AVR_Wishbone_Bridge/AVR_Wishbone_Bridge_Test.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_zpuino_wb_waveform_generator.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BRAM6k36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BRAM8k36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/Mem_Gen_36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/bscan_spi_spartan6.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/clockman_papilio.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/controller.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/core.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/decoder.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/demux.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/eia232.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/filter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/flags.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/group_selector.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex_16.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex_8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/prescaler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/receiver.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle_enc.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle_fmt.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sampler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sincos_lut.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_receiver.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_slave.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_transmitter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sram_bram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/stage.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sync.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/testmode.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/transmitter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/trigger.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/waveform_gen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/Counter8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/bus8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_30to1hz.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_32Mhz.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_32Mhz_low_speed.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/debounce.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/papilio_clocks.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to100_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to100_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to200_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to25_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to288_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to300_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to350_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to400_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to50_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to800_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to960_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/HQVGA.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/generic_dp_ram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/zpuino_vga_ram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Spartan6_Reset.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_Analog.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_Audio.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_GPIO.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_SDCard.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_VGA8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/VGA_ZPUino.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/vga_generic.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/wbpll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_binary2gray.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_gray2binary.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/vga_zxspectrum_zpuino.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/wb_master_np_to_slave_p.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/pad.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sdram_hamster.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sdram_wrap.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sram_ctrl8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_dual_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_pokey.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Simulate_Your_Chip_Design.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_dsm2v.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_dsm3v.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_simplesd.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_sigmadelta.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"/>
      <outfile xil_pn:name="../DSP_Wing.vhd"/>
      <outfile xil_pn:name="../TESTCRAP.vhd"/>
      <outfile xil_pn:name="Simulate_DSP_Wing.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1427147108" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5346479336486147797" xil_pn:start_ts="1427147108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427147110" xil_pn:in_ck="3535100224992957034" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8407249320246610387" xil_pn:start_ts="1427147108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427143753" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1863418722663639044" xil_pn:start_ts="1427143753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146981" xil_pn:in_ck="7872300411560377202" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1427146981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/AVR_Wishbone_Bridge/AVR_Wishbone_Bridge.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/AVR_Wishbone_Bridge/AVR_Wishbone_Bridge_Test.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BENCHY_zpuino_wb_waveform_generator.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BRAM6k36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/BRAM8k36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/Mem_Gen_36bit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/bscan_spi_spartan6.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/clockman_papilio.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/controller.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/core.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/decoder.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/demux.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/eia232.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/filter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/flags.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/group_selector.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex_16.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/muldex_8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/prescaler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/receiver.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle_enc.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/rle_fmt.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sampler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sincos_lut.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_receiver.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_slave.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/spi_transmitter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sram_bram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/stage.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/sync.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/testmode.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/transmitter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/trigger.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Benchy/waveform_gen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/Counter8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/bus8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_30to1hz.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_32Mhz.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/clk_divider_32Mhz_low_speed.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/debounce.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Building_Blocks/papilio_clocks.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to100_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to100_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to200_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to25_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to288_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to300_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to350_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to400_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to50_dcm.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to800_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Clocks/clk_32to960_pll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/HQVGA.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/generic_dp_ram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/HQVGA/zpuino_vga_ram.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Spartan6_Reset.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_Analog.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_Audio.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_GPIO.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_SDCard.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/Papilio_Hardware/Wing_VGA8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/VGA_ZPUino.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/vga_generic.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZPUino/wbpll.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_binary2gray.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_gray2binary.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/vga_zxspectrum_zpuino.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/VGA_ZXSpectrum/wb_master_np_to_slave_p.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/pad.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sdram_hamster.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sdram_wrap.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_2/sram_ctrl8.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_dual_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_pokey.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Simulate_Your_Chip_Design.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_dsm2v.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_dsm3v.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/dac_simplesd.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_sigmadelta.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"/>
      <outfile xil_pn:name="../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"/>
      <outfile xil_pn:name="../DSP_Wing.vhd"/>
      <outfile xil_pn:name="../TESTCRAP.vhd"/>
      <outfile xil_pn:name="Simulate_DSP_Wing.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1427147116" xil_pn:in_ck="7872300411560377202" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5197239084076725263" xil_pn:start_ts="1427147110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTCRAP_beh.prj"/>
      <outfile xil_pn:name="TESTCRAP_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1427147116" xil_pn:in_ck="6238754071163073205" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5927221875920385997" xil_pn:start_ts="1427147116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTCRAP_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1427146606" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1427146606">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:in_ck="3535100224992957034" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8600788008417931226" xil_pn:start_ts="1427146606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1863418722663639044" xil_pn:start_ts="1427146608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1427146608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8812226554042192936" xil_pn:start_ts="1427146608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1427146608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427146608" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6922546853742908998" xil_pn:start_ts="1427146608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427147287" xil_pn:in_ck="-4077266863840512553" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1227632091420897490" xil_pn:start_ts="1427147271">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BitCoin_Miner.lso"/>
      <outfile xil_pn:name="BitCoin_Miner.ngr"/>
      <outfile xil_pn:name="BitCoin_Miner.prj"/>
      <outfile xil_pn:name="BitCoin_Miner.syr"/>
      <outfile xil_pn:name="BitCoin_Miner.xst"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
