BabySoC is a minimal, open-source System-on-Chip (SoC) developed and released by VSD (VLSI System Design Corp) as an educational platform to help learners and engineers:
Understand digital design, SoC architecture, and RISC-V integration
Learn the design flow: from RTL to GDSII
Simulate and synthesize a full chip using open-source tools
Library: Sky130 PDK

What Does BabySoC Include?
A RISC-V core
PLL
10-bit DAC
Written in Verilog for simulation and synthesis
Integrates cleanly with OpenLANE, the open-source ASIC flow

Toola & library install :
https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/12.%20VSDBabySoC%20Project
https://github.com/manili/VSDBabySoC.git

Bug Fixing :
Faced issues with sandpiper-saas installation which can help in converting .tlv to .v files.
vsduser@vsdsquadron:~/Downloads$ pip3 install sandpiper-saas
Collecting sandpiper-saas
 .......
.....
vsduser@vsdsquadron:~/Downloads$ sandpiper-saas --version
sandpiper-saas: command not found

vsduser@vsdsquadron:~/Downloads$ python3 -m site --user-base
/home/vsduser/.local

vsduser@vsdsquadron:~/Downloads$ ~/.local/
bash: /home/vsduser/.local/: Is a directory

vsduser@vsdsquadron:~/Downloads$ ls ~/.local/bin/sandpiper-saas
/home/vsduser/.local/bin/sandpiper-saas

vsduser@vsdsquadron:~/Downloads$ export PATH="$HOME/.local/bin:$PATH"
vsduser@vsdsquadron:~/Downloads$ echo 'export PATH="$HOME/.local/bin:$PATH"' >> ~/.bashrc
vsduser@vsdsquadron:~/Downloads$ source ~/.bashrc

vsduser@vsdsquadron:~/Downloads$ sandpiper-saas --version
Please review our Terms of Service: https://makerchip.com/terms/.
Have you read and do you accept these Terms of Service? [y/N]: y
You have agreed to our Terms of Service here: https://makerchip.com/terms.
usage: sandpiper-saas [-h] -i I [-f F [F ...]] [-o O] [--endpoint ENDPOINT]
                      [--sphelp] [--outdir OUTDIR] [--sv_url_inc]
                      [--default_includes]
sandpiper-saas: error: the following arguments are required: -i

vsduser@vsdsquadron:~/Desktop/work/tools/VSDBabySoC$ ls
images  LICENSE  Makefile  README.md  src

vsduser@vsdsquadron:~/Desktop/work/tools/VSDBabySoC$ sandpiper-saas -i src/module/rvmyth.tlv -o rvmyth.v \
>   --bestsv --noline -p verilog --outdir output/compiled_tlv
You have agreed to our Terms of Service here: https://makerchip.com/terms.
INFORM(0) (PROD_INFO):
	SandPiper(TM) 1.14-2022/10/10-beta-Pro from Redwood EDA, LLC
	(DEV) Run as: "java -jar sandpiper.jar --bestsv --noline -p verilog --outdir=out --nopath -i ./rvmyth.m4out.tlv -o rvmyth.v
	For help, including product info, run with -h.

INFORM(0) (LICENSE):
	Licensed to "Redwood EDA, LLC" as: Full Edition.

INFORM(0) (FILES):
	Reading "./rvmyth.m4out.tlv"
	to produce:
		Translated HDL File: "out/rvmyth.v"
		Generated HDL File: "out/rvmyth_gen.v"

vsduser@vsdsquadron:~/Desktop/work/tools/VSDBabySoC$ make pre_synth_sim
if [ ! -f "output/pre_synth_sim/pre_synth_sim.vcd" ]; then \
	mkdir -p output/pre_synth_sim; \
	iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM \
		src/module/testbench.v \
		-I src/include -I src/module -I output/compiled_tlv; \
	cd output/pre_synth_sim; ./pre_synth_sim.out; \
fi
VCD info: dumpfile pre_synth_sim.vcd opened for output.
vsduser@vsdsquadron:~/Desktop/work/tools/VSDBabySoC$ gtkwave output/pre_synth_sim/pre_synth_sim.vcd

