{
  "Top": "corr_accel",
  "RtlTop": "corr_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "corr_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_in_address0",
          "name": "data_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_in_ce0",
          "name": "data_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_in_q0",
          "name": "data_in_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out_address0",
          "name": "data_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_ce0",
          "name": "data_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_we0",
          "name": "data_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_d0",
          "name": "data_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "counter": {
      "index": "2",
      "direction": "in",
      "srcType": "*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "counter",
          "name": "counter",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_time": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "start_time_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "start_time_2",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "end_time": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "end_time_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "end_time_2",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -vivado_phys_opt=all"
    ],
    "DirectiveTcl": [
      "set_directive_top corr_accel -name corr_accel",
      "set_directive_top corr_accel -name corr_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "corr_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "176042 ~ 176938",
    "Latency": "176041"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "corr_accel",
    "Version": "1.0",
    "DisplayName": "Corr_accel",
    "Revision": "2112779336",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_corr_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/correlation.cpp"],
    "Vhdl": [
      "impl\/vhdl\/corr_accel_compute.vhd",
      "impl\/vhdl\/corr_accel_compute_Pipeline_VITIS_LOOP_176_3.vhd",
      "impl\/vhdl\/corr_accel_control_s_axi.vhd",
      "impl\/vhdl\/corr_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/corr_accel_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/corr_accel_mux_21_16_1_1.vhd",
      "impl\/vhdl\/corr_accel_mux_114_16_1_1.vhd",
      "impl\/vhdl\/corr_accel_mux_124_16_1_1.vhd",
      "impl\/vhdl\/corr_accel_mux_134_16_1_1.vhd",
      "impl\/vhdl\/corr_accel_mux_265_16_1_1.vhd",
      "impl\/vhdl\/corr_accel_recv_data_burst.vhd",
      "impl\/vhdl\/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/corr_accel_send_data_burst.vhd",
      "impl\/vhdl\/corr_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/corr_accel_compute.v",
      "impl\/verilog\/corr_accel_compute_Pipeline_VITIS_LOOP_176_3.v",
      "impl\/verilog\/corr_accel_control_s_axi.v",
      "impl\/verilog\/corr_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/corr_accel_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/corr_accel_mux_21_16_1_1.v",
      "impl\/verilog\/corr_accel_mux_114_16_1_1.v",
      "impl\/verilog\/corr_accel_mux_124_16_1_1.v",
      "impl\/verilog\/corr_accel_mux_134_16_1_1.v",
      "impl\/verilog\/corr_accel_mux_265_16_1_1.v",
      "impl\/verilog\/corr_accel_recv_data_burst.v",
      "impl\/verilog\/corr_accel_reg_file_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/corr_accel_send_data_burst.v",
      "impl\/verilog\/corr_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/corr_accel_v1_0\/data\/corr_accel.mdd",
      "impl\/misc\/drivers\/corr_accel_v1_0\/data\/corr_accel.tcl",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/xcorr_accel.c",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/xcorr_accel.h",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/xcorr_accel_hw.h",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/xcorr_accel_linux.c",
      "impl\/misc\/drivers\/corr_accel_v1_0\/src\/xcorr_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/corr_accel_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/corr_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "corr_accel_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name corr_accel_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "start_time_1",
          "access": "R",
          "description": "Data signal of start_time",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start_time",
              "access": "R",
              "description": "Bit 31 to 0 of start_time"
            }]
        },
        {
          "offset": "0x14",
          "name": "start_time_2",
          "access": "R",
          "description": "Data signal of start_time",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start_time",
              "access": "R",
              "description": "Bit 63 to 32 of start_time"
            }]
        },
        {
          "offset": "0x28",
          "name": "end_time_1",
          "access": "R",
          "description": "Data signal of end_time",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "end_time",
              "access": "R",
              "description": "Bit 31 to 0 of end_time"
            }]
        },
        {
          "offset": "0x2c",
          "name": "end_time_2",
          "access": "R",
          "description": "Data signal of end_time",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "end_time",
              "access": "R",
              "description": "Bit 63 to 32 of end_time"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "start_time"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "40",
          "argName": "end_time"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "data_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "15",
      "portMap": {"data_in_address0": "DATA"},
      "ports": ["data_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"data_in_q0": "DATA"},
      "ports": ["data_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "15",
      "portMap": {"data_out_address0": "DATA"},
      "ports": ["data_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"data_out_d0": "DATA"},
      "ports": ["data_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "counter": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"counter": "DATA"},
      "ports": ["counter"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "counter"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "data_in_address0": {
      "dir": "out",
      "width": "15"
    },
    "data_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_in_q0": {
      "dir": "in",
      "width": "64"
    },
    "data_out_address0": {
      "dir": "out",
      "width": "15"
    },
    "data_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_out_d0": {
      "dir": "out",
      "width": "64"
    },
    "counter": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "corr_accel",
      "Instances": [
        {
          "ModuleName": "recv_data_burst",
          "InstanceName": "grp_recv_data_burst_fu_301"
        },
        {
          "ModuleName": "compute",
          "InstanceName": "grp_compute_fu_411",
          "Instances": [{
              "ModuleName": "compute_Pipeline_VITIS_LOOP_176_3",
              "InstanceName": "grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711"
            }]
        },
        {
          "ModuleName": "send_data_burst",
          "InstanceName": "grp_send_data_burst_fu_461"
        }
      ]
    },
    "Info": {
      "recv_data_burst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_Pipeline_VITIS_LOOP_176_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "send_data_burst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "corr_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "recv_data_burst": {
        "Latency": {
          "LatencyBest": "26626",
          "LatencyAvg": "26626",
          "LatencyWorst": "26626",
          "PipelineII": "26626",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.883"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1",
            "TripCount": "26624",
            "Latency": "26624",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "139",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3562",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_Pipeline_VITIS_LOOP_176_3": {
        "Latency": {
          "LatencyBest": "133",
          "LatencyAvg": "133",
          "LatencyWorst": "133",
          "PipelineII": "133",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.141"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_3",
            "TripCount": "64",
            "Latency": "131",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2082",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2324",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute": {
        "Latency": {
          "LatencyBest": "122781",
          "LatencyAvg": "123677",
          "LatencyWorst": "123677",
          "PipelineIIMin": "122781",
          "PipelineIIMax": "123677",
          "PipelineII": "122781 ~ 123677",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.141"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_159_1",
            "TripCount": "14",
            "LatencyMin": "122780",
            "LatencyMax": "123676",
            "Latency": "122780 ~ 123676",
            "PipelineII": "",
            "PipelineDepthMin": "8770",
            "PipelineDepthMax": "8834",
            "PipelineDepth": "8770 ~ 8834",
            "Loops": [{
                "Name": "VITIS_LOOP_166_2",
                "TripCount": "64",
                "LatencyMin": "8768",
                "LatencyMax": "8832",
                "Latency": "8768 ~ 8832",
                "PipelineII": "",
                "PipelineDepthMin": "137",
                "PipelineDepthMax": "138",
                "PipelineDepth": "137 ~ 138"
              }]
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2289",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4503",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "send_data_burst": {
        "Latency": {
          "LatencyBest": "26627",
          "LatencyAvg": "26627",
          "LatencyWorst": "26627",
          "PipelineII": "26627",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1",
            "TripCount": "26624",
            "Latency": "26625",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "177",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3456",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "corr_accel": {
        "Latency": {
          "LatencyBest": "176041",
          "LatencyAvg": "176937",
          "LatencyWorst": "176937",
          "PipelineIIMin": "176042",
          "PipelineIIMax": "176938",
          "PipelineII": "176042 ~ 176938",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.141"
        },
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "16",
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2920",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "17598",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-21 06:56:06 MST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
