Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/client_007.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3642262 heartbeat IPC: 2.74555 cumulative IPC: 2.74555 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7034701 heartbeat IPC: 2.94773 cumulative IPC: 2.84305 (Simulation time: 0 hr 6 min 14 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10907701 heartbeat IPC: 2.58198 cumulative IPC: 2.75035 (Simulation time: 0 hr 9 min 19 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15067631 heartbeat IPC: 2.40389 cumulative IPC: 2.6547 (Simulation time: 0 hr 12 min 12 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18473167 heartbeat IPC: 2.93639 cumulative IPC: 2.70663 (Simulation time: 0 hr 14 min 56 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18473167 (Simulation time: 0 hr 14 min 56 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 25363420 heartbeat IPC: 1.45133 cumulative IPC: 1.45133 (Simulation time: 0 hr 17 min 32 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 34237051 heartbeat IPC: 1.12693 cumulative IPC: 1.26872 (Simulation time: 0 hr 20 min 16 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 39568475 heartbeat IPC: 1.87567 cumulative IPC: 1.42212 (Simulation time: 0 hr 22 min 0 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 47190714 heartbeat IPC: 1.31195 cumulative IPC: 1.39288 (Simulation time: 0 hr 24 min 18 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 56119202 heartbeat IPC: 1.12001 cumulative IPC: 1.32816 (Simulation time: 0 hr 25 min 43 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37646035 cumulative IPC: 1.32816 (Simulation time: 0 hr 25 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.32816 instructions: 50000000 cycles: 37646035
L1D TOTAL     ACCESS:   21193964  HIT:   20024853  MISS:    1169111
L1D LOAD      ACCESS:    8367774  HIT:    7827958  MISS:     539816
L1D RFO       ACCESS:    4868537  HIT:    4777472  MISS:      91065
L1D PREFETCH  ACCESS:    7957653  HIT:    7419423  MISS:     538230
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8419407  ISSUED:    8175665  USEFUL:     157727  USELESS:     380519
L1D AVERAGE MISS LATENCY: 34.5279 cycles
L1I TOTAL     ACCESS:   13196576  HIT:   12021726  MISS:    1174850
L1I LOAD      ACCESS:    9119219  HIT:    9066369  MISS:      52850
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4077357  HIT:    2955357  MISS:    1122000
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    4264658  ISSUED:    4234676  USEFUL:     848228  USELESS:     273830
L1I AVERAGE MISS LATENCY: 16.4737 cycles
L2C TOTAL     ACCESS:    3488562  HIT:    3280960  MISS:     207602
L2C LOAD      ACCESS:     563706  HIT:     494091  MISS:      69615
L2C RFO       ACCESS:      89479  HIT:      47563  MISS:      41916
L2C PREFETCH  ACCESS:    2507693  HIT:    2411745  MISS:      95948
L2C WRITEBACK ACCESS:     327684  HIT:     327561  MISS:        123
L2C PREFETCH  REQUESTED:    2454850  ISSUED:    2449067  USEFUL:       9854  USELESS:      86101
L2C AVERAGE MISS LATENCY: 124.622 cycles
LLC TOTAL     ACCESS:     923350  HIT:     754587  MISS:     168763
LLC LOAD      ACCESS:      69542  HIT:      34212  MISS:      35330
LLC RFO       ACCESS:      41916  HIT:       7500  MISS:      34416
LLC PREFETCH  ACCESS:     737202  HIT:     638476  MISS:      98726
LLC WRITEBACK ACCESS:      74690  HIT:      74399  MISS:        291
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      18571  USELESS:      81675
LLC AVERAGE MISS LATENCY: 182.132 cycles
Major fault: 0 Minor fault: 4411
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35403  ROW_BUFFER_MISS:     133061
 DBUS_CONGESTED:      93962
 WQ ROW_BUFFER_HIT:      12840  ROW_BUFFER_MISS:      45088  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.8607% MPKI: 1.8623 Average ROB Occupancy at Mispredict: 113.312

Branch types
NOT_BRANCH: 41826773 83.6535%
BRANCH_DIRECT_JUMP: 735330 1.47066%
BRANCH_INDIRECT: 269194 0.538388%
BRANCH_CONDITIONAL: 5957947 11.9159%
BRANCH_DIRECT_CALL: 368758 0.737516%
BRANCH_INDIRECT_CALL: 226975 0.45395%
BRANCH_RETURN: 614696 1.22939%
BRANCH_OTHER: 0 0%

