<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. I convince silicon to think faster.</em><br>
  📍 Juggling time between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable.  
As a final-year student, my focus is on building high-performance systems, from writing low-level Verilog to deploying accelerated AI models on FPGAs. I'm always looking for my next challenge and seeking internship or collaboration opportunities where I can help build the future of computing.

- 🔭 **My current quest:** Teaching an FPGA to listen for gunshots with Project SATARK, our entry for the Smart India Hackathon.
- 🌱 **Going down the rabbit hole of:** High-Level Synthesis (HLS), custom IP core development, and the finer points of embedded AI.
- 👯 **Looking for fellow adventurers for:** Quests involving FPGA acceleration, hardware-software co-design, and interesting ML applications.

---

### 🚀 Key Projects & Adventures

<details open>
<summary>🏆 FPGA Deep Learning Accelerator (...or, how I made a chip see 70x faster)</summary>
<p>

- **Description:** Deployed an INT8 quantized ResNet-50 model on a Xilinx ZCU104 board using Vitis AI 3.0.  
- **Key Achievement:** Hit a **24x–70x speedup** over the ARM Cortex-A53 CPU, enabling real-time inference at **30 FPS** with ~90% Top-1 accuracy and a tiny **4.188 ms latency**.  
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>📡 Phase Noise Reduction in Radars (MATLAB + LabVIEW)</summary>
<p>

- **Description:** Currently working on modeling and mitigating phase noise in radar systems using signal processing techniques.  
- **Tech Stack:** `MATLAB`, `LabVIEW`, `RF Simulation`, `Digital Signal Processing`  
- **Goal:** Improve detection accuracy and SNR in adverse RF environments for more reliable target acquisition.

</p>
</details>

<details>
<summary>🎥 Video Tampering Detection in UAV & Dashcam Footage</summary>
<p>

- **Description:** Designing an ML-powered pipeline to detect temporal and spatial tampering in dynamic video feeds captured by UAVs and dashcams.  
- **Focus Areas:** Frame duplication, pixel manipulation, and motion vector inconsistencies.  
- **Use Cases:** Surveillance integrity, autonomous navigation trust, and forensic validation.  
- **Tech Stack:** `Python`, `OpenCV`, `TensorFlow`, `Video Forensics`, `Embedded AI`

</p>
</details>

<details>
<summary>💼 LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- **Description:** Established and benchmarked LLM inference pipelines on AWS EC2 using SageMaker to enhance internal AI workflows.  
- **Impact:** Gained hands-on experience with enterprise-grade cloud infrastructure while supporting compute validation on Juniper-based simulation environments.  
- **Tech Stack:** `AWS SageMaker`, `AWS EC2`, `Python`, `LLMs`

</p>
</details>

<details>
<summary>🛡️ Digital Systems Auditor @ Ernst & Young</summary>
<p>

- **Description:** Assessed IT systems and enterprise controls against leading security and privacy frameworks.  
- **Impact:** Contributed to live audits using standards like **ISO 27001/27701**, **NIST CSF 2.0**, and **GDPR**.  
- **Tech Stack:** `ISO 27001`, `NIST CSF`, `GDPR`, `Risk Analysis`

</p>
</details>

---

### 🛠️ My Tech Toolbox

<table>
  <tr>
    <td valign="top"><strong>Hardware & HDL</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge&logo=verilog&logoColor=white">
      <img src="https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge">
      <img src="https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge">
    </td>
  </tr>
  <tr>
    <td valign="top"><strong>Languages</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white">
      <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black">
      <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white">
    </td>
  </tr>
  <tr>
    <td valign="top"><strong>Tools & Platforms</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Xilinx_Vivado-9D2235?style=for-the-badge">
      <img src="https://img.shields.io/badge/Xilinx_Vitis-9D2235?style=for-the-badge">
      <img src="https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge">
      <img src="https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=aws&logoColor=black">
      <img src="https://img.shields.io/badge/Keil-002D5A?style=for-the-badge">
    </td>
  </tr>
  <tr>
    <td valign="top"><strong>Domains</strong></td>
    <td>
      <img src="https://img.shields.io/badge/FPGA_Acceleration-0078D4?style=for-the-badge">
      <img src="https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge">
      <img src="https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge">
      <img src="https://img.shields.io/badge/AI_&_ML-F29F05?style=for-the-badge">
    </td>
  </tr>
</table>

---

### 📊 My GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### ⚡ Fun Fact

Before I made chips think, I was a **4× National Champion in competitive word games**.  
Turns out I just enjoy making things process language—whether they're human or silicon.
