Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jul 09 16:12:58 2021
| Host         : DESKTOP-M8A39LL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    87 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              59 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             194 |           68 |
| Yes          | No                    | Yes                    |            2154 |          894 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------+------------------+------------------+----------------+
|  seg_uut/seg7_clk |                                        | reset_IBUF       |                1 |              3 |
|  clk_in_IBUF_BUFG | sccpu/divu_uut/reg_q                   | reset_IBUF       |                1 |              5 |
|  clk_in_IBUF_BUFG | sccpu/div_uut/reg_q                    | reset_IBUF       |                1 |              5 |
| ~clk_in_IBUF_BUFG | sccpu/hireg_uut/HI_ENA                 | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[0][31]_i_1_n_0   | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[10][31]_i_1_n_0  | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[11][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[15][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[16][31]_i_1_n_0  | reset_IBUF       |                6 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[17][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[18][31]_i_1_n_0  | reset_IBUF       |               13 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[19][31]_i_1_n_0  | reset_IBUF       |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[1][31]_i_1_n_0   | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[20][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[21][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[22][31]_i_1_n_0  | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[23][31]_i_1_n_0  | reset_IBUF       |               18 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[24][31]_i_1_n_0  | reset_IBUF       |                7 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[25][31]_i_1_n_0  | reset_IBUF       |                5 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[26][31]_i_1_n_0  | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[27][31]_i_1_n_0  | reset_IBUF       |                6 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[28][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[29][31]_i_1_n_0  | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[2][31]_i_1_n_0   | reset_IBUF       |               10 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[30][31]_i_1_n_0  | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[31][31]_i_1_n_0  | reset_IBUF       |               19 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[3][31]_i_1_n_0   | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[4][31]_i_1_n_0   | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[5][31]_i_1_n_0   | reset_IBUF       |                7 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[6][31]_i_1_n_0   | reset_IBUF       |               14 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[7][31]_i_1_n_0   | reset_IBUF       |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[8][31]_i_1_n_0   | reset_IBUF       |               11 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cp0_uut/cp0_reg[9][31]_i_1_n_0   | reset_IBUF       |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/div_uut/reg_b[31]_i_1__0_n_0     |                  |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[15][31][0] | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/divu_uut/reg_b[31]_i_1_n_0       |                  |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/loreg_uut/LO_ENA                 | reset_IBUF       |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[10][31][0] | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[0][31][0]  | reset_IBUF       |               21 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[11][31][0] | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[12][31][0] | reset_IBUF       |               12 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[13][31][0] | reset_IBUF       |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[14][31][0] | reset_IBUF       |               12 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[24][31][0] | reset_IBUF       |               25 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[18][31][0] | reset_IBUF       |               18 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[16][31][0] | reset_IBUF       |               19 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[17][31][0] | reset_IBUF       |               19 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[19][31][0] | reset_IBUF       |               12 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[1][31][0]  | reset_IBUF       |               14 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[20][31][0] | reset_IBUF       |               13 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[21][31][0] | reset_IBUF       |               19 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[22][31][0] | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[23][31][0] | reset_IBUF       |               17 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[25][31][0] | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[26][31][0] | reset_IBUF       |               11 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[27][31][0] | reset_IBUF       |               16 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[28][31][0] | reset_IBUF       |               19 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[29][31][0] | reset_IBUF       |               11 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[2][31][0]  | reset_IBUF       |               11 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[30][31][0] | reset_IBUF       |               14 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[31][31][0] | reset_IBUF       |               20 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[3][31][0]  | reset_IBUF       |               13 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[4][31][0]  | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[5][31][0]  | reset_IBUF       |               12 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[6][31][0]  | reset_IBUF       |               12 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[7][31][0]  | reset_IBUF       |               18 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[8][31][0]  | reset_IBUF       |               15 |             32 |
|  clk_in_IBUF_BUFG | sccpu/rdc_sel/array_reg_reg[9][31][0]  | reset_IBUF       |               21 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/E[0]                     | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][0]_1    |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][0]_2    |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][14]_2   |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][14]_3   |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][31]_1   |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][31]_2   |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][3]_7    |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][3]_8    |                  |                8 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/cp0_reg_reg[13][31]_0[0] | reset_IBUF       |                9 |             32 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/cp0_reg_reg[14][31]_0[0] | reset_IBUF       |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/div_uut/E[0]                     | reset_IBUF       |               22 |             32 |
|  clk_in_IBUF_BUFG |                                        | reset_IBUF       |               20 |             56 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][23]_2   |                  |               16 |             64 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][31]_3   |                  |               16 |             64 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][31]_4   |                  |               16 |             64 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[1][23]_3   |                  |               16 |             64 |
|  clk_in_IBUF_BUFG | sccpu/divu_uut/reg_q[31]_i_1_n_0       |                  |               14 |             65 |
|  clk_in_IBUF_BUFG | sccpu/div_uut/reg_q[31]_i_1__0_n_0     |                  |               21 |             65 |
+-------------------+----------------------------------------+------------------+------------------+----------------+


