
---------- Begin Simulation Statistics ----------
final_tick                               118961614000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660992                       # Number of bytes of host memory used
host_op_rate                                   138915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   787.70                       # Real time elapsed on the host
host_tick_rate                              151024048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118962                       # Number of seconds simulated
sim_ticks                                118961614000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.189616                       # CPI: cycles per instruction
system.cpu.discardedOps                        460039                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         8535578                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.840607                       # IPC: instructions per cycle
system.cpu.numCycles                        118961614                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110426036                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           53                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       304265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       613062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20398820                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340555                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80958                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731910                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730575                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984711                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049317                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433628                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133862                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35582955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35582955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35586259                       # number of overall hits
system.cpu.dcache.overall_hits::total        35586259                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71608                       # number of overall misses
system.cpu.dcache.overall_misses::total         71608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6707705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6707705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6707705000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6707705000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657867                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93723.609384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93723.609384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93672.564518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93672.564518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46519                       # number of writebacks
system.cpu.dcache.writebacks::total             46519                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52763                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52763                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5216638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5216638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5219629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5219629000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001480                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98934.873312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98934.873312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98925.932945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98925.932945                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21397973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21397973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1264732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1264732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86732.409820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86732.409820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1074511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1074511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82699.222658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82699.222658                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5442973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5442973000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95512.537947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95512.537947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4142127000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4142127000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104243.790109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104243.790109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3304                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3304                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011666                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011666                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2991000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2991000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85457.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85457.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4046.544317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35817034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            678.828611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4046.544317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2043                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1790                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35888642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35888642                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49404915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098571                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762348                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27549793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27549793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27549793                       # number of overall hits
system.cpu.icache.overall_hits::total        27549793                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       256039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         256039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       256039                       # number of overall misses
system.cpu.icache.overall_misses::total        256039                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6701656000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6701656000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6701656000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6701656000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27805832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27805832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27805832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27805832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26174.356250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26174.356250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26174.356250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26174.356250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255593                       # number of writebacks
system.cpu.icache.writebacks::total            255593                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       256039                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       256039                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       256039                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       256039                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6189578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6189578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6189578000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6189578000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009208                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009208                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009208                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24174.356250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24174.356250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24174.356250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24174.356250                       # average overall mshr miss latency
system.cpu.icache.replacements                 255593                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27549793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27549793                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       256039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        256039                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6701656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6701656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27805832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27805832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26174.356250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26174.356250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       256039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       256039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6189578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6189578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24174.356250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24174.356250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.592302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27805832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            256039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.599987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.592302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.435149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.435149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28061871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28061871                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118961614000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5460                       # number of demand (read+write) hits
system.l2.demand_hits::total                   260923                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255463                       # number of overall hits
system.l2.overall_hits::.cpu.data                5460                       # number of overall hits
system.l2.overall_hits::total                  260923                       # number of overall hits
system.l2.demand_misses::.cpu.inst                576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47303                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47879                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               576                       # number of overall misses
system.l2.overall_misses::.cpu.data             47303                       # number of overall misses
system.l2.overall_misses::total                 47879                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4935581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4992303000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56722000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4935581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4992303000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           256039                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          256039                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308802                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.896518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.896518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98475.694444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104339.703613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104269.157668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98475.694444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104339.703613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104269.157668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37618                       # number of writebacks
system.l2.writebacks::total                     37618                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47874                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3989209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4034411000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3989209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4034411000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.896424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.896424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78475.694444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84342.022919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84271.441701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78475.694444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84342.022919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84271.441701                       # average overall mshr miss latency
system.l2.replacements                          76070                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46519                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255592                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255592                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255592                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255592                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   943                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3997869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3997869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103059.110126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103059.110126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3222029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3222029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83059.110126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83059.110126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       256039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         256039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98475.694444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98475.694444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78475.694444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78475.694444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    937712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    937712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.653285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.653285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110176.477500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110176.477500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    767180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    767180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.652901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.652901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90192.805079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90192.805079                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8011.391106                       # Cycle average of tags in use
system.l2.tags.total_refs                      611502                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     84262                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.257150                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3709.101595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.298749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4276.990762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.522094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3634                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1310010                       # Number of tag accesses
system.l2.tags.data_accesses                  1310010                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005354296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37618                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47874                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37618                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37618                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.869503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.650227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.413897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2091     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.969407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.961196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.531208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108      5.16%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.19%      5.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1824     87.19%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      7.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2092                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3063936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2407552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  118960613000                       # Total gap between requests
system.mem_ctrls.avgGap                    1391482.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3025792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2405888                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 309881.471513996134                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25435028.142775535583                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20224069.925614830106                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47298                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37618                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15638250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1558069000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2683682109750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27149.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32941.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  71340371.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3027072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3063936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2407552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2407552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          576                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47298                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47874                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37618                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37618                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       309881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25445788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25755669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       309881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       309881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20238058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20238058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20238058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       309881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25445788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45993727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47854                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37592                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2391                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               676444750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             239270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1573707250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14135.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32885.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20389                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26939                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            42.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38117                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.465645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.995269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   175.390476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23657     62.06%     62.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9074     23.81%     85.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1978      5.19%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1300      3.41%     94.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          724      1.90%     96.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          332      0.87%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          286      0.75%     97.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          262      0.69%     98.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          504      1.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38117                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3062656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2405888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.744910                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.224070                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       142300200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        75630555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173973240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97436520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9390469920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24873951270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24734774880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59488536585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.064975                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  64053955000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3972280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50935379000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       129862320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        69023460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      167704320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98793720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9390469920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24647419020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24925538880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59428811640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.562923                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  64550319750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3972280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50439014250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37618                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1566                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5471488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5471488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47874                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           237530000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          258494500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            269067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255593                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        256039                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       767671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       154193                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                921864                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32744448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6354048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               39098496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           76070                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2407552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           384872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 346426     90.01%     90.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38393      9.98%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     53      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             384872                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118961614000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1217286000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         768117000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         158293995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
