// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sun Jul 11 16:36:23 2021
// Host        : Nick running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection2_1.0/src/HECC/HECC_sim_netlist.v
// Design      : HECC
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1157-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "HECC,ecc_v2_0_13,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ecc_v2_0_13,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module HECC
   (ecc_clk,
    ecc_reset,
    ecc_clken,
    ecc_data_in,
    ecc_data_out,
    ecc_chkbits_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ecc_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ecc_clk, ASSOCIATED_BUSIF ECC_DATA_IN:ECC_DATA_OUT:ECC_CHKBITS_OUT:ECC_CHKBITS_IN, ASSOCIATED_RESET ecc_reset, FREQ_HZ 100000000, ASSOCIATED_CLKEN ecc_clken, PHASE 0.000, INSERT_VIP 0" *) input ecc_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ecc_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ecc_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ecc_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ecc_clken CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ecc_clken, POLARITY ACTIVE_LOW" *) input ecc_clken;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 ECC_DATA_IN DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ECC_DATA_IN, LAYERED_METADATA undef" *) input [7:0]ecc_data_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 ECC_DATA_OUT DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ECC_DATA_OUT, LAYERED_METADATA undef" *) output [7:0]ecc_data_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 ECC_CHKBITS_OUT DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ECC_CHKBITS_OUT, LAYERED_METADATA undef" *) output [4:0]ecc_chkbits_out;

  wire [4:0]ecc_chkbits_out;
  wire ecc_clk;
  wire ecc_clken;
  wire [7:0]ecc_data_in;
  wire [7:0]ecc_data_out;
  wire ecc_reset;
  wire NLW_inst_ecc_dbit_err_UNCONNECTED;
  wire NLW_inst_ecc_sbit_err_UNCONNECTED;

  (* C_CHK_BIT_WIDTH = "5" *) 
  (* C_COMPONENT_NAME = "HECC" *) 
  (* C_DATA_WIDTH = "8" *) 
  (* C_ECC_MODE = "0" *) 
  (* C_ECC_TYPE = "0" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_PIPELINE = "1" *) 
  (* C_REG_INPUT = "1" *) 
  (* C_REG_OUTPUT = "1" *) 
  (* C_USE_CLK_ENABLE = "1" *) 
  (* TCQ = "100" *) 
  HECC_ecc_v2_0_13 inst
       (.ecc_chkbits_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ecc_chkbits_out(ecc_chkbits_out),
        .ecc_clk(ecc_clk),
        .ecc_clken(ecc_clken),
        .ecc_correct_n(1'b0),
        .ecc_data_in(ecc_data_in),
        .ecc_data_out(ecc_data_out),
        .ecc_dbit_err(NLW_inst_ecc_dbit_err_UNCONNECTED),
        .ecc_encode(1'b0),
        .ecc_reset(ecc_reset),
        .ecc_sbit_err(NLW_inst_ecc_sbit_err_UNCONNECTED));
endmodule

(* C_CHK_BIT_WIDTH = "5" *) (* C_COMPONENT_NAME = "HECC" *) (* C_DATA_WIDTH = "8" *) 
(* C_ECC_MODE = "0" *) (* C_ECC_TYPE = "0" *) (* C_FAMILY = "virtex7" *) 
(* C_PIPELINE = "1" *) (* C_REG_INPUT = "1" *) (* C_REG_OUTPUT = "1" *) 
(* C_USE_CLK_ENABLE = "1" *) (* ORIG_REF_NAME = "ecc_v2_0_13" *) (* TCQ = "100" *) 
module HECC_ecc_v2_0_13
   (ecc_clk,
    ecc_reset,
    ecc_encode,
    ecc_correct_n,
    ecc_clken,
    ecc_data_in,
    ecc_data_out,
    ecc_chkbits_out,
    ecc_chkbits_in,
    ecc_sbit_err,
    ecc_dbit_err);
  input ecc_clk;
  input ecc_reset;
  input ecc_encode;
  input ecc_correct_n;
  input ecc_clken;
  input [7:0]ecc_data_in;
  output [7:0]ecc_data_out;
  output [4:0]ecc_chkbits_out;
  input [4:0]ecc_chkbits_in;
  output ecc_sbit_err;
  output ecc_dbit_err;

  wire \<const0> ;
  wire [4:0]ecc_chkbits_out;
  wire ecc_clk;
  wire ecc_clken;
  wire [7:0]ecc_data_in;
  wire [7:0]ecc_data_out;
  wire ecc_reset;

  assign ecc_dbit_err = \<const0> ;
  assign ecc_sbit_err = \<const0> ;
  GND GND
       (.G(\<const0> ));
  HECC_ecc_v2_0_13_hamming_enc \hamming_ecc_enc_gen.hamming_enc_inst 
       (.Q({ecc_chkbits_out,ecc_data_out}),
        .ecc_clk(ecc_clk),
        .ecc_clken(ecc_clken),
        .ecc_data_in(ecc_data_in),
        .ecc_reset(ecc_reset));
endmodule

(* ORIG_REF_NAME = "ecc_v2_0_13_hamming_enc" *) 
module HECC_ecc_v2_0_13_hamming_enc
   (Q,
    ecc_reset,
    ecc_clken,
    ecc_data_in,
    ecc_clk);
  output [12:0]Q;
  input ecc_reset;
  input ecc_clken;
  input [7:0]ecc_data_in;
  input ecc_clk;

  wire [12:0]Q;
  wire ecc_clk;
  wire ecc_clken;
  wire [7:0]ecc_data_in;
  wire ecc_reset;
  wire enc_chkbits_pipe0__0;
  wire [7:0]enc_din;
  wire enc_pipe_reg_stage_inst_n_10;
  wire enc_pipe_reg_stage_inst_n_11;
  wire enc_pipe_reg_stage_inst_n_12;
  wire enc_pipe_reg_stage_inst_n_5;
  wire enc_pipe_reg_stage_inst_n_6;
  wire enc_pipe_reg_stage_inst_n_7;
  wire enc_pipe_reg_stage_inst_n_8;
  wire enc_pipe_reg_stage_inst_n_9;
  wire [12:8]p_25_out;
  wire [11:8]p_4_in;
  wire xor_bits_0_25_pipe;

  LUT5 #(
    .INIT(32'h96696996)) 
    enc_chkbits_pipe0
       (.I0(p_4_in[8]),
        .I1(p_4_in[10]),
        .I2(xor_bits_0_25_pipe),
        .I3(p_4_in[9]),
        .I4(p_4_in[11]),
        .O(enc_chkbits_pipe0__0));
  HECC_ecc_v2_0_13_reg_stage enc_input_reg_stage_inst
       (.D(p_25_out),
        .Q(enc_din),
        .ecc_clk(ecc_clk),
        .ecc_clken(ecc_clken),
        .ecc_data_in(ecc_data_in),
        .ecc_reset(ecc_reset));
  HECC_ecc_v2_0_13_reg_stage__parameterized0 enc_output_reg_stage_inst
       (.D({p_4_in,enc_chkbits_pipe0__0,enc_pipe_reg_stage_inst_n_5,enc_pipe_reg_stage_inst_n_6,enc_pipe_reg_stage_inst_n_7,enc_pipe_reg_stage_inst_n_8,enc_pipe_reg_stage_inst_n_9,enc_pipe_reg_stage_inst_n_10,enc_pipe_reg_stage_inst_n_11,enc_pipe_reg_stage_inst_n_12}),
        .Q(Q),
        .ecc_clk(ecc_clk),
        .ecc_clken(ecc_clken),
        .ecc_reset(ecc_reset));
  HECC_ecc_v2_0_13_reg_stage__parameterized0_0 enc_pipe_reg_stage_inst
       (.D({p_25_out,enc_din}),
        .Q({xor_bits_0_25_pipe,p_4_in,enc_pipe_reg_stage_inst_n_5,enc_pipe_reg_stage_inst_n_6,enc_pipe_reg_stage_inst_n_7,enc_pipe_reg_stage_inst_n_8,enc_pipe_reg_stage_inst_n_9,enc_pipe_reg_stage_inst_n_10,enc_pipe_reg_stage_inst_n_11,enc_pipe_reg_stage_inst_n_12}),
        .ecc_clk(ecc_clk),
        .ecc_clken(ecc_clken),
        .ecc_reset(ecc_reset));
endmodule

(* ORIG_REF_NAME = "ecc_v2_0_13_reg_stage" *) 
module HECC_ecc_v2_0_13_reg_stage
   (Q,
    D,
    ecc_reset,
    ecc_clken,
    ecc_data_in,
    ecc_clk);
  output [7:0]Q;
  output [4:0]D;
  input ecc_reset;
  input ecc_clken;
  input [7:0]ecc_data_in;
  input ecc_clk;

  wire [4:0]D;
  wire [7:0]Q;
  wire \data_out[12]_i_2_n_0 ;
  wire ecc_clk;
  wire ecc_clken;
  wire [7:0]ecc_data_in;
  wire ecc_reset;

  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[10]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[11]_i_1 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_out[12]_i_1 
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(\data_out[12]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[12]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[5]),
        .O(\data_out[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \data_out[9]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[1]));
  FDRE \data_out_reg[0] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[0]),
        .Q(Q[0]),
        .R(ecc_reset));
  FDRE \data_out_reg[1] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[1]),
        .Q(Q[1]),
        .R(ecc_reset));
  FDRE \data_out_reg[2] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[2]),
        .Q(Q[2]),
        .R(ecc_reset));
  FDRE \data_out_reg[3] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[3]),
        .Q(Q[3]),
        .R(ecc_reset));
  FDRE \data_out_reg[4] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[4]),
        .Q(Q[4]),
        .R(ecc_reset));
  FDRE \data_out_reg[5] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[5]),
        .Q(Q[5]),
        .R(ecc_reset));
  FDRE \data_out_reg[6] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[6]),
        .Q(Q[6]),
        .R(ecc_reset));
  FDRE \data_out_reg[7] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(ecc_data_in[7]),
        .Q(Q[7]),
        .R(ecc_reset));
endmodule

(* ORIG_REF_NAME = "ecc_v2_0_13_reg_stage" *) 
module HECC_ecc_v2_0_13_reg_stage__parameterized0
   (Q,
    ecc_reset,
    ecc_clken,
    D,
    ecc_clk);
  output [12:0]Q;
  input ecc_reset;
  input ecc_clken;
  input [12:0]D;
  input ecc_clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire ecc_clk;
  wire ecc_clken;
  wire ecc_reset;

  FDRE \data_out_reg[0] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[0]),
        .Q(Q[0]),
        .R(ecc_reset));
  FDRE \data_out_reg[10] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[10]),
        .Q(Q[10]),
        .R(ecc_reset));
  FDRE \data_out_reg[11] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[11]),
        .Q(Q[11]),
        .R(ecc_reset));
  FDRE \data_out_reg[12] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[12]),
        .Q(Q[12]),
        .R(ecc_reset));
  FDRE \data_out_reg[1] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[1]),
        .Q(Q[1]),
        .R(ecc_reset));
  FDRE \data_out_reg[2] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[2]),
        .Q(Q[2]),
        .R(ecc_reset));
  FDRE \data_out_reg[3] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[3]),
        .Q(Q[3]),
        .R(ecc_reset));
  FDRE \data_out_reg[4] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[4]),
        .Q(Q[4]),
        .R(ecc_reset));
  FDRE \data_out_reg[5] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[5]),
        .Q(Q[5]),
        .R(ecc_reset));
  FDRE \data_out_reg[6] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[6]),
        .Q(Q[6]),
        .R(ecc_reset));
  FDRE \data_out_reg[7] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[7]),
        .Q(Q[7]),
        .R(ecc_reset));
  FDRE \data_out_reg[8] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[8]),
        .Q(Q[8]),
        .R(ecc_reset));
  FDRE \data_out_reg[9] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[9]),
        .Q(Q[9]),
        .R(ecc_reset));
endmodule

(* ORIG_REF_NAME = "ecc_v2_0_13_reg_stage" *) 
module HECC_ecc_v2_0_13_reg_stage__parameterized0_0
   (Q,
    ecc_reset,
    ecc_clken,
    D,
    ecc_clk);
  output [12:0]Q;
  input ecc_reset;
  input ecc_clken;
  input [12:0]D;
  input ecc_clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire ecc_clk;
  wire ecc_clken;
  wire ecc_reset;

  FDRE \data_out_reg[0] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[0]),
        .Q(Q[0]),
        .R(ecc_reset));
  FDRE \data_out_reg[10] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[10]),
        .Q(Q[10]),
        .R(ecc_reset));
  FDRE \data_out_reg[11] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[11]),
        .Q(Q[11]),
        .R(ecc_reset));
  FDRE \data_out_reg[12] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[12]),
        .Q(Q[12]),
        .R(ecc_reset));
  FDRE \data_out_reg[1] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[1]),
        .Q(Q[1]),
        .R(ecc_reset));
  FDRE \data_out_reg[2] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[2]),
        .Q(Q[2]),
        .R(ecc_reset));
  FDRE \data_out_reg[3] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[3]),
        .Q(Q[3]),
        .R(ecc_reset));
  FDRE \data_out_reg[4] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[4]),
        .Q(Q[4]),
        .R(ecc_reset));
  FDRE \data_out_reg[5] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[5]),
        .Q(Q[5]),
        .R(ecc_reset));
  FDRE \data_out_reg[6] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[6]),
        .Q(Q[6]),
        .R(ecc_reset));
  FDRE \data_out_reg[7] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[7]),
        .Q(Q[7]),
        .R(ecc_reset));
  FDRE \data_out_reg[8] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[8]),
        .Q(Q[8]),
        .R(ecc_reset));
  FDRE \data_out_reg[9] 
       (.C(ecc_clk),
        .CE(ecc_clken),
        .D(D[9]),
        .Q(Q[9]),
        .R(ecc_reset));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
