<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb  5 19:01:25 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>39549</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25035</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>48.433(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>58.385(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.391</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.816</td>
</tr>
<tr>
<td>2</td>
<td>1.408</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.809</td>
</tr>
<tr>
<td>3</td>
<td>1.408</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.809</td>
</tr>
<tr>
<td>4</td>
<td>1.408</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.809</td>
</tr>
<tr>
<td>5</td>
<td>1.509</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.955</td>
</tr>
<tr>
<td>6</td>
<td>1.510</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.706</td>
</tr>
<tr>
<td>7</td>
<td>1.528</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.689</td>
</tr>
<tr>
<td>8</td>
<td>1.528</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.689</td>
</tr>
<tr>
<td>9</td>
<td>1.574</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.890</td>
</tr>
<tr>
<td>10</td>
<td>1.574</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.890</td>
</tr>
<tr>
<td>11</td>
<td>1.699</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.518</td>
</tr>
<tr>
<td>12</td>
<td>1.709</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.499</td>
</tr>
<tr>
<td>13</td>
<td>1.709</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.499</td>
</tr>
<tr>
<td>14</td>
<td>1.718</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.499</td>
</tr>
<tr>
<td>15</td>
<td>1.718</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.499</td>
</tr>
<tr>
<td>16</td>
<td>1.718</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.499</td>
</tr>
<tr>
<td>17</td>
<td>1.758</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.459</td>
</tr>
<tr>
<td>18</td>
<td>1.758</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.459</td>
</tr>
<tr>
<td>19</td>
<td>1.758</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.459</td>
</tr>
<tr>
<td>20</td>
<td>1.776</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.698</td>
</tr>
<tr>
<td>21</td>
<td>1.825</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.401</td>
</tr>
<tr>
<td>22</td>
<td>1.840</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.368</td>
</tr>
<tr>
<td>23</td>
<td>1.859</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.605</td>
</tr>
<tr>
<td>24</td>
<td>1.861</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>16.365</td>
</tr>
<tr>
<td>25</td>
<td>1.863</td>
<td>apple_bus/addr_r_9_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.354</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.198</td>
<td>sg/glu_mem_addr_r_13_s0/Q</td>
<td>sound_ram/bram/mem_2_mem_2_0_2_s/ADA[13]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>2</td>
<td>0.253</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.471</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>hdmi/cy_2_s0/Q</td>
<td>hdmi/cy_2_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>hdmi/cy_8_s0/Q</td>
<td>hdmi/cy_8_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>hdmi/cx_0_s0/Q</td>
<td>hdmi/cx_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>audio_timing/acc_fs_2_s0/Q</td>
<td>audio_timing/acc_fs_2_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>audio_timing/acc_fs_7_s0/Q</td>
<td>audio_timing/acc_fs_7_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>audio_timing/acc_fs_8_s0/Q</td>
<td>audio_timing/acc_fs_8_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>audio_timing/acc_fs_10_s0/Q</td>
<td>audio_timing/acc_fs_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>apple_speaker/countdown_2_s0/Q</td>
<td>apple_speaker/countdown_2_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>apple_speaker/countdown_6_s0/Q</td>
<td>apple_speaker/countdown_6_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>2</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>3</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>4</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_START_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>5</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TDRE_s1/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>6</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_3_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>7</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_4_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>8</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_5_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>9</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_6_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>10</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_7_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>11</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_8_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>12</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>7.766</td>
</tr>
<tr>
<td>13</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>14</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>15</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>16</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>17</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>18</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>19</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>20</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>21</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>22</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>23</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>24</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
<tr>
<td>25</td>
<td>10.405</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>7.757</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_25_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>2</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>3</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>4</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>5</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>6</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_9_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>7</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>8</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_13_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>9</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_14_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>10</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_15_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>11</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_16_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>12</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_17_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>13</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_18_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>14</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_19_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>15</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_20_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>16</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
<tr>
<td>17</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>18</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>19</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>20</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>21</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>22</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>23</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>24</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_8_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.748</td>
</tr>
<tr>
<td>25</td>
<td>0.762</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.744</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td>9</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.255</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[3][A]</td>
<td>mockingboard/m6522_right/n201_s30/I2</td>
</tr>
<tr>
<td>21.777</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C103[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s30/F</td>
</tr>
<tr>
<td>21.937</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s5/I0</td>
</tr>
<tr>
<td>22.199</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C103[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s5/F</td>
</tr>
<tr>
<td>22.202</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C103[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_0_s4/I3</td>
</tr>
<tr>
<td>22.718</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C103[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_0_s4/F</td>
</tr>
<tr>
<td>23.065</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1/CLK</td>
</tr>
<tr>
<td>24.456</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C103[1][A]</td>
<td>mockingboard/m6522_right/irq_flags_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.914, 23.274%; route: 12.520, 74.452%; tC2Q: 0.382, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.058</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.294%; route: 13.351, 79.430%; tC2Q: 0.382, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.058</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.294%; route: 13.351, 79.430%; tC2Q: 0.382, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.058</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.294%; route: 13.351, 79.430%; tC2Q: 0.382, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>21.919</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C102[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>22.743</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>mockingboard/m6522_right/n872_s0/I3</td>
</tr>
<tr>
<td>23.204</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n872_s0/F</td>
</tr>
<tr>
<td>23.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>24.713</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.536, 20.857%; route: 13.036, 76.887%; tC2Q: 0.382, 2.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>20.064</td>
<td>3.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C102[0][A]</td>
<td>mockingboard/m6522_right/n199_s27/I1</td>
</tr>
<tr>
<td>20.590</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C102[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s27/F</td>
</tr>
<tr>
<td>21.350</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C99[0][B]</td>
<td>mockingboard/m6522_right/n195_s26/I3</td>
</tr>
<tr>
<td>21.613</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C99[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n195_s26/F</td>
</tr>
<tr>
<td>21.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[1][B]</td>
<td>mockingboard/m6522_right/irq_flags_6_s6/I3</td>
</tr>
<tr>
<td>22.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C100[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s6/F</td>
</tr>
<tr>
<td>22.302</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_6_s4/I2</td>
</tr>
<tr>
<td>22.818</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s4/F</td>
</tr>
<tr>
<td>22.955</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C100[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.426, 20.509%; route: 12.898, 77.202%; tC2Q: 0.382, 2.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.938</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C98[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.231%; route: 12.930, 77.477%; tC2Q: 0.382, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.938</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.231%; route: 12.930, 77.477%; tC2Q: 0.382, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>21.919</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C102[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>22.613</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>mockingboard/m6522_right/n873_s0/I3</td>
</tr>
<tr>
<td>23.139</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n873_s0/F</td>
</tr>
<tr>
<td>23.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>24.713</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.601, 21.322%; route: 12.906, 76.414%; tC2Q: 0.382, 2.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>21.919</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C102[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>22.613</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>mockingboard/m6522_right/n871_s0/I3</td>
</tr>
<tr>
<td>23.139</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n871_s0/F</td>
</tr>
<tr>
<td>23.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>24.713</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.601, 21.322%; route: 12.906, 76.414%; tC2Q: 0.382, 2.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>22.214</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[3][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>22.629</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C102[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>22.767</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C102[2][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.490, 21.129%; route: 12.645, 76.555%; tC2Q: 0.382, 2.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.748</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>24.456</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.464%; route: 12.740, 77.218%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.748</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>24.456</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C99[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.464%; route: 12.740, 77.218%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.748</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.464%; route: 12.740, 77.218%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.748</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C100[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.464%; route: 12.740, 77.218%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.235</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>21.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>21.880</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>22.748</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C100[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.376, 20.464%; route: 12.740, 77.218%; tC2Q: 0.382, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>22.708</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C102[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.683%; route: 13.001, 78.993%; tC2Q: 0.382, 2.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>22.708</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C102[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.683%; route: 13.001, 78.993%; tC2Q: 0.382, 2.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>22.708</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C102[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.683%; route: 13.001, 78.993%; tC2Q: 0.382, 2.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>21.919</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C102[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>22.420</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td>mockingboard/m6522_right/n870_s0/I3</td>
</tr>
<tr>
<td>22.947</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n870_s0/F</td>
</tr>
<tr>
<td>22.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.786</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>24.723</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C101[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.601, 21.568%; route: 12.714, 76.142%; tC2Q: 0.382, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.593</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>22.054</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R66C101[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>22.650</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.786</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C101[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>24.475</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C101[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 18.749%; route: 12.944, 78.919%; tC2Q: 0.382, 2.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C101[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>21.023</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C101[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>21.953</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][B]</td>
<td>mockingboard/m6522_right/irq_mask_0_s5/I1</td>
</tr>
<tr>
<td>22.479</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_0_s5/F</td>
</tr>
<tr>
<td>22.617</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>24.456</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C107[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.905, 17.749%; route: 13.080, 79.914%; tC2Q: 0.382, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.188</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>20.685</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>21.458</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>21.919</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C102[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>22.338</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td>mockingboard/m6522_right/n868_s0/I3</td>
</tr>
<tr>
<td>22.854</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n868_s0/F</td>
</tr>
<tr>
<td>22.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C102[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>24.713</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C102[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.591, 21.628%; route: 12.631, 76.069%; tC2Q: 0.382, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C101[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>21.023</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C101[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C105[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_1_s5/I1</td>
</tr>
<tr>
<td>22.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C105[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_1_s5/F</td>
</tr>
<tr>
<td>22.614</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C105[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.786</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C105[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>24.475</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C105[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.905, 17.751%; route: 13.078, 79.911%; tC2Q: 0.382, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.249</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[A]</td>
<td>apple_bus/addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>6.632</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>IOR59[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_9_s0/Q</td>
</tr>
<tr>
<td>12.728</td>
<td>6.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C85[3][A]</td>
<td>apple_memory/n173_s5/I0</td>
</tr>
<tr>
<td>13.018</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R22C85[3][A]</td>
<td style=" background: #97FFFF;">apple_memory/n173_s5/F</td>
</tr>
<tr>
<td>14.302</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C85[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>14.564</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R51C85[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>15.052</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[0][A]</td>
<td>data_out_w_7_s16/I1</td>
</tr>
<tr>
<td>15.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C84[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s16/F</td>
</tr>
<tr>
<td>15.928</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][A]</td>
<td>mockingboard/m6522_left/n1078_s3/I2</td>
</tr>
<tr>
<td>16.444</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R54C85[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1078_s3/F</td>
</tr>
<tr>
<td>19.657</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s5/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R69C99[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s5/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C101[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s7/I3</td>
</tr>
<tr>
<td>21.023</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C101[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s7/F</td>
</tr>
<tr>
<td>21.378</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[3][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s5/I1</td>
</tr>
<tr>
<td>21.875</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C102[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_2_s5/F</td>
</tr>
<tr>
<td>22.603</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CLK</td>
</tr>
<tr>
<td>24.466</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C102[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.876, 17.588%; route: 13.095, 80.073%; tC2Q: 0.382, 2.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C66[0][A]</td>
<td>sg/glu_mem_addr_r_13_s0/CLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R55C66[0][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_13_s0/Q</td>
</tr>
<tr>
<td>5.067</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[14]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_2_mem_2_0_2_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[14]</td>
<td>sound_ram/bram/mem_2_mem_2_0_2_s/CLKA</td>
</tr>
<tr>
<td>4.869</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[14]</td>
<td>sound_ram/bram/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C77[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_1_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C77[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/csr_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.307</td>
<td>0.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/csr_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.029</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_0_s0/CLK</td>
</tr>
<tr>
<td>5.054</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/csr_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 70.064%; tC2Q: 0.141, 29.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R63C78[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_6_s1/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/n104_s4/I3</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n104_s4/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C78[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R63C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_19_s1/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td>esp32_ospi/proto/n91_s4/I2</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n91_s4/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C80[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C86[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>5.136</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C86[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C86[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C88[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C88[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C88[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C88[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C88[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C88[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C88[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C101[0][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R9C101[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C101[0][A]</td>
<td>hdmi/n348_s3/I1</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C101[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n348_s3/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C101[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C101[0][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C101[0][A]</td>
<td>hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C94[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R26C94[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C94[1][A]</td>
<td>hdmi/n342_s2/I1</td>
</tr>
<tr>
<td>5.136</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C94[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n342_s2/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C94[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C94[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C94[1][A]</td>
<td>hdmi/cy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C76[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R9C76[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C76[0][A]</td>
<td>hdmi/n275_s2/I0</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C76[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n275_s2/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C76[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C76[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C76[0][A]</td>
<td>hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/n29_s5/I0</td>
</tr>
<tr>
<td>5.136</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n29_s5/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C99[1][A]</td>
<td>audio_timing/acc_fs_7_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C99[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_7_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C99[1][A]</td>
<td>audio_timing/n76_s0/I3</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C99[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n76_s0/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C99[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C99[1][A]</td>
<td>audio_timing/acc_fs_7_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C99[1][A]</td>
<td>audio_timing/acc_fs_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td>audio_timing/acc_fs_8_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C100[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_8_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td>audio_timing/n75_s0/I1</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n75_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C100[0][A]</td>
<td>audio_timing/acc_fs_8_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C100[0][A]</td>
<td>audio_timing/acc_fs_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C99[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C99[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C99[1][A]</td>
<td>audio_timing/n73_s0/I0</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C99[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n73_s0/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C99[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C99[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C99[1][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R59C85[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s0/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/n71_s1/I3</td>
</tr>
<tr>
<td>5.136</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n71_s1/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C85[0][A]</td>
<td>apple_speaker/countdown_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R58C86[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/n67_s1/I2</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n67_s1/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C86[1][A]</td>
<td>apple_speaker/countdown_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.977</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n173_s0/I2</td>
</tr>
<tr>
<td>5.136</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C81[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n173_s0/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C81[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C81[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R59C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s0/I1</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C83[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R59C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I2</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C83[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R60C82[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n161_s0/I2</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C82[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n161_s0/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C82[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C82[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s0/I1</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C83[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n157_s0/I2</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C83[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n157_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C79[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n189_s0/I2</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n189_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.969</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s0/I2</td>
</tr>
<tr>
<td>5.128</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C83[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.853</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C83[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C106[1][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R52C106[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C106[1][A]</td>
<td>mockingboard/psg_right/n925_s3/I2</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C106[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n925_s3/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C106[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C106[1][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C106[1][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/CLK</td>
</tr>
<tr>
<td>4.973</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C102[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/Q</td>
</tr>
<tr>
<td>4.979</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>mockingboard/psg_right/n2656_s2/I0</td>
</tr>
<tr>
<td>5.132</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n2656_s2/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.832</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0/CLK</td>
</tr>
<tr>
<td>4.857</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[9]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[3][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[3][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[3][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_START_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[1][A]</td>
<td>superserial/COM2/TX_START_s1/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C80[1][A]</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C80[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TDRE_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[0][A]</td>
<td>superserial/COM2/TDRE_s1/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C80[0][A]</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[0][A]</td>
<td>superserial/COM2/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[0][A]</td>
<td>superserial/COM2/cycle_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[0][B]</td>
<td>superserial/COM2/cycle_4_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[0][B]</td>
<td>superserial/COM2/cycle_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[1][A]</td>
<td>superserial/COM2/cycle_5_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[1][A]</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[1][B]</td>
<td>superserial/COM2/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[1][B]</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[2][A]</td>
<td>superserial/COM2/cycle_7_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[2][A]</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[2][B]</td>
<td>superserial/COM2/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[2][B]</td>
<td>superserial/COM2/cycle_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.025</td>
<td>4.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C80[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.777</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[3][A]</td>
<td>superserial/COM2/cycle_9_s0/CLK</td>
</tr>
<tr>
<td>24.429</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C80[3][A]</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.217%; route: 7.056, 90.858%; tC2Q: 0.382, 4.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C83[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C83[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C83[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C83[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C83[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C83[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.258</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C83[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>9.156</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C83[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.015</td>
<td>4.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C79[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.768</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>24.420</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C79[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.222%; route: 7.047, 90.847%; tC2Q: 0.382, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C89[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C89[1][A]</td>
<td>audio_timing/acc_fs_25_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C89[1][A]</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_2_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][A]</td>
<td>audio_timing/acc_fs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[1][B]</td>
<td>audio_timing/acc_fs_3_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[1][B]</td>
<td>audio_timing/acc_fs_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[1][A]</td>
<td>audio_timing/acc_fs_4_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[1][A]</td>
<td>audio_timing/acc_fs_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[3][A]</td>
<td>audio_timing/acc_fs_5_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[3][A]</td>
<td>audio_timing/acc_fs_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C94[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C94[0][A]</td>
<td>audio_timing/acc_fs_9_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C94[0][A]</td>
<td>audio_timing/acc_fs_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[0][B]</td>
<td>audio_timing/acc_fs_12_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[0][B]</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[2][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C102[2][B]</td>
<td>audio_timing/acc_fs_13_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C102[2][B]</td>
<td>audio_timing/acc_fs_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C101[0][B]</td>
<td>audio_timing/acc_fs_14_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C101[0][B]</td>
<td>audio_timing/acc_fs_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C94[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C94[1][A]</td>
<td>audio_timing/acc_fs_15_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C94[1][A]</td>
<td>audio_timing/acc_fs_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[0][B]</td>
<td>audio_timing/acc_fs_16_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C93[0][B]</td>
<td>audio_timing/acc_fs_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[1][B]</td>
<td>audio_timing/acc_fs_17_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C93[1][B]</td>
<td>audio_timing/acc_fs_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C93[1][A]</td>
<td>audio_timing/acc_fs_18_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C93[1][A]</td>
<td>audio_timing/acc_fs_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C106[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C106[0][A]</td>
<td>audio_timing/acc_fs_19_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C106[0][A]</td>
<td>audio_timing/acc_fs_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C106[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C106[0][B]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C106[0][B]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[0][B]</td>
<td>audio_cdc_right/sync_ff2_2_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C81[0][B]</td>
<td>audio_cdc_right/sync_ff2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[0][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[1][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[2][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[3][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[3][A]</td>
<td>audio_cdc_right/sync_ff2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C69[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C69[0][A]</td>
<td>audio_cdc_right/sync_ff1_5_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C69[0][A]</td>
<td>audio_cdc_right/sync_ff1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[0][B]</td>
<td>audio_cdc_right/sync_ff1_6_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[0][B]</td>
<td>audio_cdc_right/sync_ff1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[1][B]</td>
<td>audio_cdc_right/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[1][B]</td>
<td>audio_cdc_right/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.617</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.873</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C69[2][B]</td>
<td>audio_cdc_right/sync_ff1_8_s0/CLK</td>
</tr>
<tr>
<td>41.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.855</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C69[2][B]</td>
<td>audio_cdc_right/sync_ff1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 80.749%; tC2Q: 0.144, 19.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>6388</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>42.013</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>603</td>
<td>R60C76[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>42.613</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>41.196</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>1036</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.869</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>audio_cdc_left/sync_ff2_1_s0/CLK</td>
</tr>
<tr>
<td>41.904</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C68[0][B]</td>
<td>audio_cdc_left/sync_ff2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.645%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_0_mem_0_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>sound_ram/bram/mem_1_mem_1_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.018</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.678</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.552</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.159</td>
<td>4.159</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.763</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.418</td>
<td>4.159</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.297</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6388</td>
<td>a2bus_if.clk_logic</td>
<td>1.391</td>
<td>2.613</td>
</tr>
<tr>
<td>1036</td>
<td>a2bus_if.clk_pixel</td>
<td>10.026</td>
<td>2.273</td>
</tr>
<tr>
<td>603</td>
<td>a2bus_if.device_reset_n</td>
<td>8.638</td>
<td>2.576</td>
</tr>
<tr>
<td>565</td>
<td>n29_13</td>
<td>13.012</td>
<td>2.467</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.429</td>
<td>2.878</td>
</tr>
<tr>
<td>372</td>
<td>sg/doc5503/ram_acc_osc_r[4]</td>
<td>12.729</td>
<td>3.099</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>28.788</td>
<td>2.840</td>
</tr>
<tr>
<td>211</td>
<td>a2bus_if.addr[0]</td>
<td>4.642</td>
<td>6.643</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.078</td>
<td>2.701</td>
</tr>
<tr>
<td>188</td>
<td>sg/doc5503/ram_acc_osc_r[3]</td>
<td>11.387</td>
<td>2.846</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C78</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C108</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C109</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C100</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C124</td>
<td>100.00%</td>
</tr>
<tr>
<td>R31C28</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
