<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Utils.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="GISelWorkList_8h_source.html">GISelWorkList.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Alignment_8h_source.html">llvm/Support/Alignment.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LowLevelTypeImpl_8h_source.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for Utils.h:</div>
<div class="dyncontent">
<div class="center"><img src="CodeGen_2GlobalISel_2Utils_8h__incl.png" border="0" usemap="#include_2llvm_2CodeGen_2GlobalISel_2Utils_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="CodeGen_2GlobalISel_2Utils_8h__dep__incl.png" border="0" usemap="#include_2llvm_2CodeGen_2GlobalISel_2Utils_8hdep" alt=""/></div>
</div>
</div>
<p><a href="CodeGen_2GlobalISel_2Utils_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple struct used to hold a constant integer value and a virtual register.  <a href="structllvm_1_1ValueAndVReg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1FPValueAndVReg.html">llvm::FPValueAndVReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DefinitionAndSourceRegister.html">llvm::DefinitionAndSourceRegister</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple struct used to hold a <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> value and the instruction which defines it.  <a href="structllvm_1_1DefinitionAndSourceRegister.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegOrConstant.html">llvm::RegOrConstant</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a value which can be a <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> or a constant.  <a href="classllvm_1_1RegOrConstant.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a13021f3389a4d7727128cd0e1650ba08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2GlobalISel_2Utils_8h.html#a13021f3389a4d7727128cd0e1650ba08">GISEL_VECREDUCE_CASES_ALL</a></td></tr>
<tr class="separator:a13021f3389a4d7727128cd0e1650ba08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d8e909f2bea1119192cca95df057fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CodeGen_2GlobalISel_2Utils_8h.html#a42d8e909f2bea1119192cca95df057fa">GISEL_VECREDUCE_CASES_NONSEQ</a></td></tr>
<tr class="separator:a42d8e909f2bea1119192cca95df057fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ae9029d6562ac0402d79c0c255634e50f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae9029d6562ac0402d79c0c255634e50f">llvm::SmallInstListTy</a> = GISelWorkList&lt; 4 &gt;</td></tr>
<tr class="separator:ae9029d6562ac0402d79c0c255634e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac06bed7d7565bb91ece6aff506ac0adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">llvm::constrainRegToClass</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass)</td></tr>
<tr class="memdesc:ac06bed7d7565bb91ece6aff506ac0adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg to the specified register class.  <a href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">More...</a><br /></td></tr>
<tr class="separator:ac06bed7d7565bb91ece6aff506ac0adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de00f38864016881b1182ebac4b7b30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO)</td></tr>
<tr class="memdesc:a0de00f38864016881b1182ebac4b7b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> operand OpIdx, so that it is now constrained to the <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> passed as an argument (RegClass).  <a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">More...</a><br /></td></tr>
<tr class="separator:a0de00f38864016881b1182ebac4b7b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e6b3672f7d7a310e9b45dc48d464ee8">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg so that it is usable by argument OpIdx of the provided <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> <code>II</code>.  <a href="namespacellvm.html#a0e6b3672f7d7a310e9b45dc48d464ee8">More...</a><br /></td></tr>
<tr class="separator:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0be879cebaa17d623212f729b1d4b1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a2a0be879cebaa17d623212f729b1d4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mutate the newly-selected instruction <code>I</code> to constrain its (possibly generic) virtual register operands to the instruction's register class.  <a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">More...</a><br /></td></tr>
<tr class="separator:a2a0be879cebaa17d623212f729b1d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708b9606a37961be41adad607c81c532"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a708b9606a37961be41adad607c81c532">llvm::canReplaceReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a708b9606a37961be41adad607c81c532"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if DstReg can be replaced with SrcReg depending on the register constraints.  <a href="namespacellvm.html#a708b9606a37961be41adad607c81c532">More...</a><br /></td></tr>
<tr class="separator:a708b9606a37961be41adad607c81c532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedd87a64c9da5f553e2d290d8cfb110"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:afedd87a64c9da5f553e2d290d8cfb110"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether an instruction <code>MI</code> is dead: it only defines dead virtual registers, and doesn't have other side effects.  <a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">More...</a><br /></td></tr>
<tr class="separator:afedd87a64c9da5f553e2d290d8cfb110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R)</td></tr>
<tr class="memdesc:a7b804856a2e313abeef6f32c3c6f61eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Report an ISel error as a missed optimization remark to the <a class="el" href="classllvm_1_1LLVMContext.html" title="This is an important class for using LLVM in a threaded context.">LLVMContext</a>'s diagnostic stream.  <a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">More...</a><br /></td></tr>
<tr class="separator:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e2b71d462b14e085a6a1d4b0a1d5e82">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="X86PreAMXConfig_8cpp.html#afde9b73287b280f6c5ce43bf1fcc9df4">PassName</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Msg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">llvm::reportGISelWarning</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R)</td></tr>
<tr class="memdesc:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Report an ISel warning as a missed optimization remark to the <a class="el" href="classllvm_1_1LLVMContext.html" title="This is an important class for using LLVM in a threaded context.">LLVMContext</a>'s diagnostic stream.  <a href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">More...</a><br /></td></tr>
<tr class="separator:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cdd6010b754ac90ebda5990b03cb40"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">llvm::getIConstantVRegVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a19cdd6010b754ac90ebda5990b03cb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a G_CONSTANT, return the corresponding value.  <a href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">More...</a><br /></td></tr>
<tr class="separator:a19cdd6010b754ac90ebda5990b03cb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f5d55460d7e31fc6c3318882f36ac7"><td class="memItemLeft" align="right" valign="top">std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">llvm::getIConstantVRegSExtVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a56f5d55460d7e31fc6c3318882f36ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a G_CONSTANT fits in int64_t returns it.  <a href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">More...</a><br /></td></tr>
<tr class="separator:a56f5d55460d7e31fc6c3318882f36ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76eb82370e997f967454f441effbbff"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">llvm::getIConstantVRegValWithLookThrough</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool LookThroughInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ac76eb82370e997f967454f441effbbff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT returns its <a class="el" href="classllvm_1_1APInt.html" title="Class for arbitrary precision integers.">APInt</a> value and def register.  <a href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">More...</a><br /></td></tr>
<tr class="separator:ac76eb82370e997f967454f441effbbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85529a618809e1a60d0426db69ac8235"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a85529a618809e1a60d0426db69ac8235">llvm::getAnyConstantVRegValWithLookThrough</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool LookThroughInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, bool LookThroughAnyExt=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a85529a618809e1a60d0426db69ac8235"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT or G_FCONSTANT returns its value as <a class="el" href="classllvm_1_1APInt.html" title="Class for arbitrary precision integers.">APInt</a> and def register.  <a href="namespacellvm.html#a85529a618809e1a60d0426db69ac8235">More...</a><br /></td></tr>
<tr class="separator:a85529a618809e1a60d0426db69ac8235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95f6a4ac21fe35521db7740bac1a4db"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1FPValueAndVReg.html">FPValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab95f6a4ac21fe35521db7740bac1a4db">llvm::getFConstantVRegValWithLookThrough</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool LookThroughInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ab95f6a4ac21fe35521db7740bac1a4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a statically evaluable chain of instructions rooted on a G_FCONSTANT returns its <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> value and def register.  <a href="namespacellvm.html#ab95f6a4ac21fe35521db7740bac1a4db">More...</a><br /></td></tr>
<tr class="separator:ab95f6a4ac21fe35521db7740bac1a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1175ca529ece1df77d922f75a8726f56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">llvm::getConstantFPVRegVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a1175ca529ece1df77d922f75a8726f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See if Reg is defined by an single def instruction that is Opcode.  <a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">More...</a><br /></td></tr>
<tr class="separator:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc8c4eb3eb2c7b4ceff04fc9a63c9da"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DefinitionAndSourceRegister.html">DefinitionAndSourceRegister</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#accc8c4eb3eb2c7b4ceff04fc9a63c9da">llvm::getDefSrcRegIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:accc8c4eb3eb2c7b4ceff04fc9a63c9da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the def instruction for <code>Reg</code>, and underlying value <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> folding away any copies.  <a href="namespacellvm.html#accc8c4eb3eb2c7b4ceff04fc9a63c9da">More...</a><br /></td></tr>
<tr class="separator:accc8c4eb3eb2c7b4ceff04fc9a63c9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the def instruction for <code>Reg</code>, folding away any trivial copies.  <a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">More...</a><br /></td></tr>
<tr class="separator:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb39eef3d8e7cf19a9145c51a5e46253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:adb39eef3d8e7cf19a9145c51a5e46253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the source register for <code>Reg</code>, folding away any trivial copies.  <a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">More...</a><br /></td></tr>
<tr class="separator:adb39eef3d8e7cf19a9145c51a5e46253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3f49a5a9acd75b58d48d1af5c9dd56"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a3e3f49a5a9acd75b58d48d1af5c9dd56"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classT.html">T</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a3e3f49a5a9acd75b58d48d1af5c9dd56">llvm::getOpcodeDef</a> (<a class="el" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineRegisterInfo &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a3e3f49a5a9acd75b58d48d1af5c9dd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">See if Reg is defined by an single def instruction of type <a class="el" href="classT.html">T</a> Also try to do trivial folding if it's a COPY with same types.  <a href="namespacellvm.html#a3e3f49a5a9acd75b58d48d1af5c9dd56">More...</a><br /></td></tr>
<tr class="separator:a3e3f49a5a9acd75b58d48d1af5c9dd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1APFloat.html">APFloat</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a> (<a class="el" href="README-SSE_8txt.html#a698e4bd87a8adc0c042ae6b6e10ee6e1">double</a> Val, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size)</td></tr>
<tr class="memdesc:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> from Val converted to the appropriate size.  <a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">More...</a><br /></td></tr>
<tr class="separator:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa353f9585311abf1b6f698049f5a29b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a> (<a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)</td></tr>
<tr class="memdesc:aa353f9585311abf1b6f698049f5a29b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modify analysis usage so it preserves passes required for the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> fallback.  <a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">More...</a><br /></td></tr>
<tr class="separator:aa353f9585311abf1b6f698049f5a29b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a7ed1e5bfd8f5d0c66a7346ee5f87b"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a59a7ed1e5bfd8f5d0c66a7346ee5f87b">llvm::ConstantFoldBinOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a59a7ed1e5bfd8f5d0c66a7346ee5f87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2664741ca8fa0d154ef9e738aef0db7b"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2664741ca8fa0d154ef9e738aef0db7b">llvm::ConstantFoldFPBinOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a2664741ca8fa0d154ef9e738aef0db7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904cc16cfe269559a2ff1cc7f06df6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a904cc16cfe269559a2ff1cc7f06df6d5">llvm::ConstantFoldVectorBinop</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a904cc16cfe269559a2ff1cc7f06df6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to constant fold a vector binop with sources <code>Op1</code> and <code>Op2</code>.  <a href="namespacellvm.html#a904cc16cfe269559a2ff1cc7f06df6d5">More...</a><br /></td></tr>
<tr class="separator:a904cc16cfe269559a2ff1cc7f06df6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3692c4606635fb9fb9391257b422c761"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a3692c4606635fb9fb9391257b422c761">llvm::ConstantFoldExtOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a3692c4606635fb9fb9391257b422c761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aef656147029ec93dabe8abf51806b6"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1aef656147029ec93dabe8abf51806b6">llvm::ConstantFoldIntToFloat</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1LLT.html">LLT</a> DstTy, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a1aef656147029ec93dabe8abf51806b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa01d6f83336ae306f86905a9b8669eb"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#afa01d6f83336ae306f86905a9b8669eb">llvm::ConstantFoldCTLZ</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:afa01d6f83336ae306f86905a9b8669eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to constant fold a G_CTLZ operation on <code>Src</code>.  <a href="namespacellvm.html#afa01d6f83336ae306f86905a9b8669eb">More...</a><br /></td></tr>
<tr class="separator:afa01d6f83336ae306f86905a9b8669eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9941226cefb2787fa29507c4f5630d6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa9941226cefb2787fa29507c4f5630d6">llvm::isKnownToBeAPowerOfTwo</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *<a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a>=nullptr)</td></tr>
<tr class="memdesc:aa9941226cefb2787fa29507c4f5630d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given value is known to have exactly one bit set.  <a href="namespacellvm.html#aa9941226cefb2787fa29507c4f5630d6">More...</a><br /></td></tr>
<tr class="separator:aa9941226cefb2787fa29507c4f5630d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">llvm::isKnownNeverNaN</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool SNaN=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:aff9fc12d1e70e76349dfad9462ee5c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a NaN.  <a href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">More...</a><br /></td></tr>
<tr class="separator:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a> (<a class="el" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineRegisterInfo &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:acbbab4f4f342da97b2f73b4b1fedc983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a signaling NaN.  <a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">More...</a><br /></td></tr>
<tr class="separator:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff719a7221f395b1b3849c9675ca32dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)</td></tr>
<tr class="separator:aff719a7221f395b1b3849c9675ca32dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02134e88cd18139c71d9274c7d287ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">llvm::getFunctionLiveInPhysReg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> RegTy=<a class="el" href="classllvm_1_1LLT.html">LLT</a>())</td></tr>
<tr class="memdesc:a02134e88cd18139c71d9274c7d287ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a virtual register corresponding to the incoming argument register <code>PhysReg</code>.  <a href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">More...</a><br /></td></tr>
<tr class="separator:a02134e88cd18139c71d9274c7d287ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a2f0d67720407fe032276991d5111b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">llvm::getLCMType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> TargetTy)</td></tr>
<tr class="memdesc:a55a2f0d67720407fe032276991d5111b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the least common multiple type of <code>OrigTy</code> and <code>TargetTy</code>, by changing the number of vector elements or scalar bitwidth.  <a href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">More...</a><br /></td></tr>
<tr class="separator:a55a2f0d67720407fe032276991d5111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47ab206f485fe45e4d8a882ff00fd42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa47ab206f485fe45e4d8a882ff00fd42">llvm::getCoverTy</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> TargetTy)</td></tr>
<tr class="memdesc:aa47ab206f485fe45e4d8a882ff00fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return smallest type that covers both <code>OrigTy</code> and <code>TargetTy</code> and is multiple of TargetTy.  <a href="namespacellvm.html#aa47ab206f485fe45e4d8a882ff00fd42">More...</a><br /></td></tr>
<tr class="separator:aa47ab206f485fe45e4d8a882ff00fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb74ac5c2f2a45c7247a785f898d4833"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">llvm::getGCDType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> TargetTy)</td></tr>
<tr class="memdesc:adb74ac5c2f2a45c7247a785f898d4833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a type where the total size is the greatest common divisor of <code>OrigTy</code> and <code>TargetTy</code>.  <a href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">More...</a><br /></td></tr>
<tr class="separator:adb74ac5c2f2a45c7247a785f898d4833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d0dc4f89f7a4e00c9631ec6c70ff5"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a944d0dc4f89f7a4e00c9631ec6c70ff5">llvm::getSplatIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a944d0dc4f89f7a4e00c9631ec6c70ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af9fe220013bab6cfd9c7bb1be42477"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1af9fe220013bab6cfd9c7bb1be42477">llvm::getIConstantSplatVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a1af9fe220013bab6cfd9c7bb1be42477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dcda84176666d0bc4b8b2dce20a7a9"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a40dcda84176666d0bc4b8b2dce20a7a9">llvm::getIConstantSplatVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a40dcda84176666d0bc4b8b2dce20a7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8e07230ebf4fd2ccca08750ad045dc"><td class="memItemLeft" align="right" valign="top">std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aeb8e07230ebf4fd2ccca08750ad045dc">llvm::getIConstantSplatSExtVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:aeb8e07230ebf4fd2ccca08750ad045dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96412c8a0172660f049b36a92d31b610"><td class="memItemLeft" align="right" valign="top">std::optional&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a96412c8a0172660f049b36a92d31b610">llvm::getIConstantSplatSExtVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a96412c8a0172660f049b36a92d31b610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939476ce45d751473d769ba9a1075faf"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1FPValueAndVReg.html">FPValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a939476ce45d751473d769ba9a1075faf">llvm::getFConstantSplat</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowUndef=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:a939476ce45d751473d769ba9a1075faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a floating point scalar constant of a build vector splat if it exists.  <a href="namespacellvm.html#a939476ce45d751473d769ba9a1075faf">More...</a><br /></td></tr>
<tr class="separator:a939476ce45d751473d769ba9a1075faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf43cd4a49125e406ab1c6b48be9d551"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abf43cd4a49125e406ab1c6b48be9d551">llvm::isBuildVectorConstantSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, int64_t SplatValue, bool AllowUndef)</td></tr>
<tr class="memdesc:abf43cd4a49125e406ab1c6b48be9d551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is defined by G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are <code>SplatValue</code> or undef.  <a href="namespacellvm.html#abf43cd4a49125e406ab1c6b48be9d551">More...</a><br /></td></tr>
<tr class="separator:abf43cd4a49125e406ab1c6b48be9d551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67faf8066bc33005cba500235f5e80ac"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a67faf8066bc33005cba500235f5e80ac">llvm::isBuildVectorConstantSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, int64_t SplatValue, bool AllowUndef)</td></tr>
<tr class="memdesc:a67faf8066bc33005cba500235f5e80ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are <code>SplatValue</code> or undef.  <a href="namespacellvm.html#a67faf8066bc33005cba500235f5e80ac">More...</a><br /></td></tr>
<tr class="separator:a67faf8066bc33005cba500235f5e80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0905ec01af203441d890c82574431329"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0905ec01af203441d890c82574431329">llvm::isBuildVectorAllZeros</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowUndef=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a0905ec01af203441d890c82574431329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are 0 or undef.  <a href="namespacellvm.html#a0905ec01af203441d890c82574431329">More...</a><br /></td></tr>
<tr class="separator:a0905ec01af203441d890c82574431329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ca8d6de322e8bbc18be97b45085fc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a882ca8d6de322e8bbc18be97b45085fc">llvm::isBuildVectorAllOnes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowUndef=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a882ca8d6de322e8bbc18be97b45085fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are ~0 or undef.  <a href="namespacellvm.html#a882ca8d6de322e8bbc18be97b45085fc">More...</a><br /></td></tr>
<tr class="separator:a882ca8d6de322e8bbc18be97b45085fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6554ecb0fa738e15c376785b315b8ebc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a6554ecb0fa738e15c376785b315b8ebc">llvm::isConstantOrConstantVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowFP=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, bool AllowOpaqueConstants=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:a6554ecb0fa738e15c376785b315b8ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is known to be a constant, or a vector of constants.  <a href="namespacellvm.html#a6554ecb0fa738e15c376785b315b8ebc">More...</a><br /></td></tr>
<tr class="separator:a6554ecb0fa738e15c376785b315b8ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b092db64f93b2bfae42cbd58449adeb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4b092db64f93b2bfae42cbd58449adeb">llvm::isNullOrNullSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowUndefs=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a4b092db64f93b2bfae42cbd58449adeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value is a constant 0 integer or a splatted vector of a constant 0 integer (with no undefs if <code>AllowUndefs</code> is false).  <a href="namespacellvm.html#a4b092db64f93b2bfae42cbd58449adeb">More...</a><br /></td></tr>
<tr class="separator:a4b092db64f93b2bfae42cbd58449adeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c01bab26241e422526ad42b90397e89"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1c01bab26241e422526ad42b90397e89">llvm::isAllOnesOrAllOnesSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, bool AllowUndefs=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a1c01bab26241e422526ad42b90397e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value is a constant -1 integer or a splatted vector of a constant -1 integer (with no undefs if <code>AllowUndefs</code> is false).  <a href="namespacellvm.html#a1c01bab26241e422526ad42b90397e89">More...</a><br /></td></tr>
<tr class="separator:a1c01bab26241e422526ad42b90397e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387427d56330771ba6f190e27776a327"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1RegOrConstant.html">RegOrConstant</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a387427d56330771ba6f190e27776a327">llvm::getVectorSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a387427d56330771ba6f190e27776a327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cd4e56c457ed0e004225064806cbcb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a19cd4e56c457ed0e004225064806cbcb">llvm::isConstantOrConstantVector</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a19cd4e56c457ed0e004225064806cbcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>MI</code> defines a constant integer or a build vector of constant integers.  <a href="namespacellvm.html#a19cd4e56c457ed0e004225064806cbcb">More...</a><br /></td></tr>
<tr class="separator:a19cd4e56c457ed0e004225064806cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496914f81c80c3adc8866dec3586859d"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a496914f81c80c3adc8866dec3586859d">llvm::isConstantOrConstantSplatVector</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a496914f81c80c3adc8866dec3586859d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>MI</code> defines a constant integer or a splat vector of constant integers.  <a href="namespacellvm.html#a496914f81c80c3adc8866dec3586859d">More...</a><br /></td></tr>
<tr class="separator:a496914f81c80c3adc8866dec3586859d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50bf4f84c8a910409d92dd85e2b72953"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">llvm::matchUnaryPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; bool(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *ConstVal)&gt; Match, bool AllowUndefs=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a50bf4f84c8a910409d92dd85e2b72953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to match a unary predicate against a scalar/splat constant or every element of a constant G_BUILD_VECTOR.  <a href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">More...</a><br /></td></tr>
<tr class="separator:a50bf4f84c8a910409d92dd85e2b72953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529ff212ebd899f8d03cc9bdf74735ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">llvm::isConstTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, int64_t Val, bool IsVector, bool IsFP)</td></tr>
<tr class="memdesc:a529ff212ebd899f8d03cc9bdf74735ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if given the <a class="el" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...">TargetLowering</a>'s boolean contents information, the value <code>Val</code> contains a true value.  <a href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">More...</a><br /></td></tr>
<tr class="separator:a529ff212ebd899f8d03cc9bdf74735ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5add4546a05bb6c8749c009524d5ae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abc5add4546a05bb6c8749c009524d5ae">llvm::isConstFalseVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, int64_t Val, bool IsVector, bool IsFP)</td></tr>
<tr class="separator:abc5add4546a05bb6c8749c009524d5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">llvm::getICmpTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, bool IsVector, bool IsFP)</td></tr>
<tr class="memdesc:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an integer representing true, as defined by the TargetBooleanContents.  <a href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">More...</a><br /></td></tr>
<tr class="separator:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd19c94d27d32e7949345b46171ed20"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">llvm::shouldOptForSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a> *PSI, <a class="el" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a> *BFI)</td></tr>
<tr class="memdesc:a5bd19c94d27d32e7949345b46171ed20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given block should be optimized for size.  <a href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">More...</a><br /></td></tr>
<tr class="separator:a5bd19c94d27d32e7949345b46171ed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7776334638050ec925e4d997cb61b43d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7776334638050ec925e4d997cb61b43d">llvm::saveUsesAndErase</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver, <a class="el" href="namespacellvm.html#ae9029d6562ac0402d79c0c255634e50f">SmallInstListTy</a> &amp;DeadInstChain)</td></tr>
<tr class="separator:a7776334638050ec925e4d997cb61b43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7baaaed8300fdfe9404b907ab20e3f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ad7baaaed8300fdfe9404b907ab20e3f8">llvm::eraseInstrs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; DeadInstrs, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver=nullptr)</td></tr>
<tr class="separator:ad7baaaed8300fdfe9404b907ab20e3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbb7869d5e1d000bcca6867dd813178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abfbb7869d5e1d000bcca6867dd813178">llvm::eraseInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver=nullptr)</td></tr>
<tr class="separator:abfbb7869d5e1d000bcca6867dd813178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26be1141b23850a2b4eb78021d99e862"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a26be1141b23850a2b4eb78021d99e862">llvm::salvageDebugInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a26be1141b23850a2b4eb78021d99e862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assuming the instruction <code>MI</code> is going to be deleted, attempt to salvage debug users of <code>MI</code> by writing the effect of <code>MI</code> in a <a class="el" href="classllvm_1_1DIExpression.html" title="DWARF expression.">DIExpression</a>.  <a href="namespacellvm.html#a26be1141b23850a2b4eb78021d99e862">More...</a><br /></td></tr>
<tr class="separator:a26be1141b23850a2b4eb78021d99e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a13021f3389a4d7727128cd0e1650ba08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13021f3389a4d7727128cd0e1650ba08">&#9670;&nbsp;</a></span>GISEL_VECREDUCE_CASES_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEL_VECREDUCE_CASES_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> TargetOpcode::G_VECREDUCE_SEQ_FADD:                                     \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_SEQ_FMUL:                                     \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FADD:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_AND:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_OR:                                           \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_UMIN:</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00053">53</a> of file <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html">Utils.h</a>.</p>

</div>
</div>
<a id="a42d8e909f2bea1119192cca95df057fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d8e909f2bea1119192cca95df057fa">&#9670;&nbsp;</a></span>GISEL_VECREDUCE_CASES_NONSEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GISEL_VECREDUCE_CASES_NONSEQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> TargetOpcode::G_VECREDUCE_FADD:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_AND:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_OR:                                           \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</div>
<div class="line">  case TargetOpcode::G_VECREDUCE_UMIN:</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00070">70</a> of file <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html">Utils.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
