#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Feb 24 20:23:47 2017
# Process ID: 23263
# Current directory: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1
# Command line: vivado -log Top_Acq_Track.vds -mode batch -messageDb vivado.pb -notrace -source Top_Acq_Track.tcl
# Log file: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/Top_Acq_Track.vds
# Journal file: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_Acq_Track.tcl -notrace
Command: synth_design -top Top_Acq_Track -part xcvu095-ffva2104-2-e -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -116 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I_1/blk_mem_I.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I1/blk_mem_I1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q/blk_mem_Q.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q1/blk_mem_Q1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_0_1/ila_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_1_1/ila_1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_3/ila_3.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23288 
WARNING: [Synth 8-992] status_reg is already implicitly declared earlier [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:68]
WARNING: [Synth 8-976] wr_G2_3 has already been declared [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:560]
WARNING: [Synth 8-2654] second declaration of wr_G2_3 ignored [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:560]
INFO: [Synth 8-994] wr_G2_3 is declared here [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:560]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:101]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.836 ; gain = 200.117 ; free physical = 8502 ; free virtual = 42230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Acq_Track' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Acquire' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:41]
	Parameter crltn_sum_width bound to: 23 - type: integer 
	Parameter adds_per_clk bound to: 4 - type: integer 
	Parameter input_width bound to: 12 - type: integer 
	Parameter shifts_per_iter bound to: 250 - type: integer 
	Parameter no_iter_per_freq bound to: 7 - type: integer 
	Parameter no_of_chunks_per_freq bound to: 2 - type: integer 
	Parameter samples_per_ms bound to: 2000 - type: integer 
	Parameter doppler_range bound to: 201 - type: integer 
	Parameter flag_2 bound to: 1 - type: integer 
	Parameter code_phase_per_sample bound to: -2098091525 - type: integer 
	Parameter clks_per_iter bound to: 500 - type: integer 
	Parameter samples_per_ms_log2 bound to: 11 - type: integer 
	Parameter clks_per_iter_log2 bound to: 9 - type: integer 
	Parameter adds_per_clk_log2 bound to: 2 - type: integer 
	Parameter no_iter_per_freq_log2 bound to: 3 - type: integer 
	Parameter shifts_per_iter_log2 bound to: 8 - type: integer 
	Parameter crltn_sum_width_log2 bound to: 5 - type: integer 
	Parameter doppler_range_log2 bound to: 8 - type: integer 
	Parameter Number_Of_Satellites bound to: 32 - type: integer 
	Parameter Code_Mem_Depth bound to: 16000 - type: integer 
	Parameter prn_offset_log2 bound to: 14 - type: integer 
	Parameter Num_Sat_log2 bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Angles.hex' is read successfully [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:128]
INFO: [Synth 8-3876] $readmem data file 'GA.hex' is read successfully [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:130]
INFO: [Synth 8-3876] $readmem data file 'GB.hex' is read successfully [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:131]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:132]
WARNING: [Synth 8-639] system function call 'fopen' not supported [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:133]
INFO: [Synth 8-638] synthesizing module 'CORDIC' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:41]
	Parameter width bound to: 12 - type: integer 
	Parameter frac_guard bound to: 4 - type: integer 
	Parameter overflow_guard bound to: 4 - type: integer 
	Parameter Piggyback_control_width bound to: 4 - type: integer 
	Parameter scaling bound to: 0.062500 - type: float 
	Parameter intrmdte_wdth bound to: 20 - type: integer 
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[10].strobe_reg[11]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[9].strobe_reg[10]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[8].strobe_reg[9]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[7].strobe_reg[8]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[6].strobe_reg[7]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[5].strobe_reg[6]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[4].strobe_reg[5]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[3].strobe_reg[4]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[2].strobe_reg[3]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[1].strobe_reg[2]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[0].strobe_reg[1]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:167]
WARNING: [Synth 8-3936] Found unconnected internal register 'strobe_reg[0]' and it is trimmed from '5' to '4' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:130]
INFO: [Synth 8-256] done synthesizing module 'CORDIC' (2#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:41]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:571]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:617]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:618]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:619]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Common 17-14] Message 'Synth 8-605' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:620]
INFO: [Common 17-14] Message 'Synth 8-556' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'CORDIC_VECT' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:46]
	Parameter width bound to: 23 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter overflow_guard bound to: 4 - type: integer 
	Parameter samples_per_ms_log2 bound to: 11 - type: integer 
	Parameter scaling bound to: 0.031250 - type: float 
	Parameter intrmdte_wdth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_VECT' (3#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:46]
INFO: [Synth 8-638] synthesizing module 'sorter' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter.v:30]
	Parameter width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter number bound to: 4 - type: integer 
	Parameter flag_2 bound to: 1 - type: integer 
	Parameter samples_per_ms bound to: 2000 - type: integer 
	Parameter number_log2 bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'addr_reg[4][22:0]' into 'top_reg[4][22:0]' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter.v:48]
INFO: [Synth 8-256] done synthesizing module 'sorter' (4#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter.v:30]
INFO: [Synth 8-638] synthesizing module 'CORDIC_LIN_VECT' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:56]
	Parameter width bound to: 23 - type: integer 
	Parameter iter_num bound to: 32 - type: integer 
	Parameter output_width bound to: 32 - type: integer 
	Parameter No_of_cycles bound to: 8 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter Piggyback_Cntrl_wdth bound to: 2 - type: integer 
	Parameter iters_per_stage bound to: 4 - type: integer 
	Parameter intrmdte_wdth bound to: 37 - type: integer 
	Parameter iters_per_stage_log2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_LIN_VECT' (5#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:56]
INFO: [Synth 8-638] synthesizing module 'sorter2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:30]
	Parameter width bound to: 31 - type: integer 
	Parameter number bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:40]
INFO: [Synth 8-638] synthesizing module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_3' (6#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_3_stub.v:6]
WARNING: [Synth 8-689] width (31) of port connection 'probe1' does not match port width (32) of module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:45]
WARNING: [Synth 8-689] width (31) of port connection 'probe4' does not match port width (32) of module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:48]
WARNING: [Synth 8-689] width (31) of port connection 'probe5' does not match port width (32) of module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:49]
WARNING: [Synth 8-689] width (31) of port connection 'probe6' does not match port width (32) of module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:50]
WARNING: [Synth 8-689] width (31) of port connection 'probe7' does not match port width (32) of module 'ila_3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:51]
INFO: [Synth 8-256] done synthesizing module 'sorter2' (7#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'in' does not match port width (31) of module 'sorter2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:870]
INFO: [Synth 8-155] case statement is not full and has no default [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:879]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:980]
INFO: [Synth 8-638] synthesizing module 'ila_1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (8#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:1017]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (9#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'probe3' does not match port width (8) of module 'ila_0' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:1024]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:1042]
INFO: [Synth 8-638] synthesizing module 'ila_2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_2' (10#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/ila_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Acquire' (11#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:41]
INFO: [Synth 8-638] synthesizing module 'Memory_Module' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_I' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_I_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_I' (12#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_I_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_I' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:52]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:60]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_I' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:65]
INFO: [Synth 8-638] synthesizing module 'blk_mem_I1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_I1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_I1' (13#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_I1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:74]
INFO: [Synth 8-638] synthesizing module 'blk_mem_Q' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_Q_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_Q' (14#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_Q_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:82]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_Q' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:87]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:94]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_Q' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:99]
INFO: [Synth 8-638] synthesizing module 'blk_mem_Q1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_Q1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_Q1' (15#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/realtime/blk_mem_Q1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:109]
INFO: [Synth 8-256] done synthesizing module 'Memory_Module' (16#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'read_pointerT' does not match port width (15) of module 'Memory_Module' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:152]
WARNING: [Synth 8-3848] Net read_pointerT in module/entity Top_Acq_Track does not have driver. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:84]
INFO: [Synth 8-256] done synthesizing module 'Top_Acq_Track' (17#1) [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1806.930 ; gain = 920.211 ; free physical = 7766 ; free virtual = 41505
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[14] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[13] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[12] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[11] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[10] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[9] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[8] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[7] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[6] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[5] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[4] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[3] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[2] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[1] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
WARNING: [Synth 8-3295] tying undriven pin MEM:read_pointerT[0] to constant 0 [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1806.930 ; gain = 920.211 ; free physical = 7767 ; free virtual = 41506
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I_1/blk_mem_I.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I1/blk_mem_I1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q/blk_mem_Q.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q1/blk_mem_Q1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_0_1/ila_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_1_1/ila_1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_3/ila_3.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_I' instantiated as 'MEM/MEM_I1'. 2 instances of this cell are unresolved black boxes. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_I1' instantiated as 'MEM/MEM_I3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:71]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_Q' instantiated as 'MEM/MEM_Q1'. 2 instances of this cell are unresolved black boxes. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:79]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_Q1' instantiated as 'MEM/MEM_Q3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Memory_Module.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'CLOCK_NETWORK' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/new/Top_Acq_Track.v:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'Acq_MOD/ILA_Acq2' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:1017]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_1' instantiated as 'Acq_MOD/ILA_Acq1' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:980]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_2' instantiated as 'Acq_MOD/ILA_Acq3' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:1042]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_3' instantiated as 'Acq_MOD/pk_metric_sorter/ila_sort' [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/sorter2.v:40]
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc] for cell 'CLOCK_NETWORK'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc] for cell 'CLOCK_NETWORK'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_2/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I1'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_2/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I1'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_2/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I2'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_2/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I2'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_3/blk_mem_I1_in_context.xdc] for cell 'MEM/MEM_I3'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_3/blk_mem_I1_in_context.xdc] for cell 'MEM/MEM_I3'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_4/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q1'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_4/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q1'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_4/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q2'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_4/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q2'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_5/blk_mem_Q1_in_context.xdc] for cell 'MEM/MEM_Q3'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_5/blk_mem_Q1_in_context.xdc] for cell 'MEM/MEM_Q3'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_6/ila_0_in_context.xdc] for cell 'Acq_MOD/ILA_Acq2'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_6/ila_0_in_context.xdc] for cell 'Acq_MOD/ILA_Acq2'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_7/ila_1_in_context.xdc] for cell 'Acq_MOD/ILA_Acq1'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_7/ila_1_in_context.xdc] for cell 'Acq_MOD/ILA_Acq1'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_8/ila_2_in_context.xdc] for cell 'Acq_MOD/ILA_Acq3'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_8/ila_2_in_context.xdc] for cell 'Acq_MOD/ILA_Acq3'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_9/ila_3_in_context.xdc] for cell 'Acq_MOD/pk_metric_sorter/ila_sort'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp_9/ila_3_in_context.xdc] for cell 'Acq_MOD/pk_metric_sorter/ila_sort'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Acq_Track_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Acq_Track_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2479.230 ; gain = 0.004 ; free physical = 7201 ; free virtual = 40940
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I1' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I2' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I3' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q1' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q2' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q3' at clock pin 'clka' is different from the actual clock period '13.333', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I_1/blk_mem_I.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_I1/blk_mem_I1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q/blk_mem_Q.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/blk_mem_Q1/blk_mem_Q1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_0_1/ila_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_1_1/ila_1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/ila_3/ila_3.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:07 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 7194 ; free virtual = 40932
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffva2104-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:07 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 7194 ; free virtual = 40932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.runs/synth_1/.Xil/Vivado-23263-abhogi/dcp/clk_wiz_0_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 7081 ; free virtual = 40819
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[21].x_reg[22]' and it is trimmed from '32' to '28' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[20].x_reg[21]' and it is trimmed from '32' to '28' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic_vector.v:141]
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:165]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "id" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "id" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[10].y_reg[11]' and it is trimmed from '20' to '16' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[10].x_reg[11]' and it is trimmed from '20' to '16' bits. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/cordic.v:163]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:842]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:842]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/imports/Verilog/Acquire.v:842]
INFO: [Synth 8-5545] ROM "shift_offset0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rg_G1_nextiter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "angincr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "shift_offset0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rg_G1_nextiter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "angincr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:00 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 4628 ; free virtual = 38366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     24276|
|2     |Acquire__GB1       |           1|     15540|
|3     |Acquire__GB2       |           1|     11060|
|4     |Acquire__GB3       |           1|     14041|
|5     |Acquire__GB4       |           1|     24332|
|6     |Acquire__GB5       |           1|     14242|
|7     |Acquire__GB6       |           1|     17930|
|8     |Acquire__GB7       |           1|     14985|
|9     |Acquire__GB8       |           1|      9181|
|10    |Acquire__GB9       |           1|     21300|
|11    |Acquire__GB10      |           1|     17679|
|12    |Acquire__GB11      |           1|      7751|
|13    |Acquire__GB12      |           1|     11738|
|14    |Acquire__GB13      |           1|      8062|
|15    |Acquire__GB14      |           1|     18598|
|16    |Acquire__GB15      |           1|     41146|
|17    |Acquire__GB16      |           1|      7562|
|18    |Acquire__GB17      |           1|      9768|
|19    |Acquire__GB18      |           1|      8370|
|20    |Acquire__GB19      |           1|      5968|
|21    |Acquire__GB20      |           1|     19897|
|22    |Acquire__GB21      |           1|      5782|
|23    |Acquire__GB22      |           1|     22858|
|24    |Acquire__GB23      |           1|     14099|
|25    |Acquire__GB24      |           1|     22844|
|26    |Acquire__GB25      |           1|     17407|
|27    |Acquire__GB26      |           1|     20699|
|28    |Acquire__GB27      |           1|      8954|
|29    |Acquire__GB28      |           1|     14472|
|30    |Acquire__GB29      |           1|     14424|
|31    |Acquire__GB30      |           1|     25046|
|32    |Acquire__GB31      |           1|     24091|
|33    |Acquire__GB32      |           1|      9129|
|34    |Acquire__GB33      |           1|     23617|
|35    |Acquire__GB34      |           1|     24443|
|36    |Acquire__GB35      |           1|     20604|
|37    |Acquire__GB36      |           1|     11292|
|38    |Acquire__GB37      |           1|     23606|
|39    |Acquire__GB38      |           1|      6512|
|40    |Acquire__GB39      |           1|      8140|
|41    |Acquire__GB40      |           1|     10582|
|42    |Acquire__GB41      |           1|     13024|
|43    |Acquire__GB42      |           1|     16280|
|44    |Acquire__GB43      |           1|     20350|
|45    |Acquire__GB44      |           1|     21978|
|46    |Acquire__GB45      |           1|     12750|
|47    |Top_Acq_Track__GC0 |           1|       121|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     37 Bit       Adders := 31    
	   4 Input     37 Bit       Adders := 1     
	   5 Input     37 Bit       Adders := 7     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 799   
	   3 Input     32 Bit       Adders := 41    
	   3 Input     28 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   9 Input     23 Bit       Adders := 500   
	   2 Input     23 Bit       Adders := 2     
	   5 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 12    
	   3 Input     20 Bit       Adders := 80    
	   3 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 250   
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 250   
	   2 Input      2 Bit       Adders := 250   
+---XORs : 
	   3 Input      1 Bit         XORs := 1000  
	   2 Input      1 Bit         XORs := 1001  
	   6 Input      1 Bit         XORs := 750   
+---Registers : 
	               37 Bit    Registers := 22    
	               32 Bit    Registers := 351   
	               31 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 1010  
	               20 Bit    Registers := 88    
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 1000  
	                9 Bit    Registers := 504   
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 71    
+---ROMs : 
	                              ROMs := 501   
+---Muxes : 
	   2 Input     37 Bit        Muxes := 32    
	   3 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 53    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 3011  
	   3 Input     23 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1000  
	   8 Input     10 Bit        Muxes := 250   
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1264  
	   4 Input      1 Bit        Muxes := 250   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CORDIC_VECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 41    
	   3 Input     28 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 43    
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 46    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 41    
	   2 Input     28 Bit        Muxes := 2     
Module sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               23 Bit    Registers := 8     
	               11 Bit    Registers := 1     
+---Muxes : 
	   3 Input     23 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
Module CORDIC_LIN_VECT 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     37 Bit       Adders := 31    
	   4 Input     37 Bit       Adders := 1     
	   5 Input     37 Bit       Adders := 7     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 22    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 32    
	   2 Input     23 Bit        Muxes := 2     
Module sorter2 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module CORDIC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module Acquire 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 756   
	   3 Input     24 Bit       Adders := 1     
	   9 Input     23 Bit       Adders := 500   
	   5 Input     23 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 250   
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 250   
	   2 Input      2 Bit       Adders := 250   
+---XORs : 
	   3 Input      1 Bit         XORs := 1000  
	   2 Input      1 Bit         XORs := 1000  
	   6 Input      1 Bit         XORs := 750   
+---Registers : 
	               32 Bit    Registers := 264   
	               23 Bit    Registers := 1002  
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 1000  
	                9 Bit    Registers := 504   
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---ROMs : 
	                              ROMs := 501   
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3003  
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1000  
	   8 Input     10 Bit        Muxes := 250   
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1264  
	   4 Input      1 Bit        Muxes := 250   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:22 ; elapsed = 00:02:19 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 4627 ; free virtual = 38365
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:27 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 4501 ; free virtual = 38240
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:34 ; elapsed = 00:02:27 . Memory (MB): peak = 2479.230 ; gain = 1592.512 ; free physical = 4501 ; free virtual = 38240

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     24276|
|2     |Acquire__GB1       |           1|     15540|
|3     |Acquire__GB2       |           1|     11060|
|4     |Acquire__GB3       |           1|     14041|
|5     |Acquire__GB4       |           1|     24332|
|6     |Acquire__GB5       |           1|     14242|
|7     |Acquire__GB6       |           1|     17930|
|8     |Acquire__GB7       |           1|     14985|
|9     |Acquire__GB8       |           1|      9181|
|10    |Acquire__GB9       |           1|     21300|
|11    |Acquire__GB10      |           1|     17679|
|12    |Acquire__GB11      |           1|      7751|
|13    |Acquire__GB12      |           1|     11738|
|14    |Acquire__GB13      |           1|      8062|
|15    |Acquire__GB14      |           1|     18598|
|16    |Acquire__GB15      |           1|     41146|
|17    |Acquire__GB16      |           1|      7562|
|18    |Acquire__GB17      |           1|      9768|
|19    |Acquire__GB18      |           1|      8370|
|20    |Acquire__GB19      |           1|      5968|
|21    |Acquire__GB20      |           1|     19897|
|22    |Acquire__GB21      |           1|      5782|
|23    |Acquire__GB22      |           1|     22858|
|24    |Acquire__GB23      |           1|     14099|
|25    |Acquire__GB24      |           1|     22844|
|26    |Acquire__GB25      |           1|     17407|
|27    |Acquire__GB26      |           1|     20699|
|28    |Acquire__GB27      |           1|      8954|
|29    |Acquire__GB28      |           1|     14472|
|30    |Acquire__GB29      |           1|     14424|
|31    |Acquire__GB30      |           1|     25046|
|32    |Acquire__GB31      |           1|     24091|
|33    |Acquire__GB32      |           1|      9129|
|34    |Acquire__GB33      |           1|     23617|
|35    |Acquire__GB34      |           1|     24443|
|36    |Acquire__GB35      |           1|     20604|
|37    |Acquire__GB36      |           1|     11292|
|38    |Acquire__GB37      |           1|     23606|
|39    |Acquire__GB38      |           1|      6512|
|40    |Acquire__GB39      |           1|      8140|
|41    |Acquire__GB40      |           1|     10582|
|42    |Acquire__GB41      |           1|     13024|
|43    |Acquire__GB42      |           1|     16280|
|44    |Acquire__GB43      |           1|     20350|
|45    |Acquire__GB44      |           1|     21978|
|46    |Acquire__GB45      |           1|     12750|
|47    |Top_Acq_Track__GC0 |           1|       121|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------+---------------+----------------+
|Module Name | RTL Object                | Depth x Width | Implemented As | 
+------------+---------------------------+---------------+----------------+
|Acquire     | Acquired_Hit_Freq_reg     | 256x32        | Block RAM      | 
|Acquire     | p_0_out                   | 256x32        | LUT            | 
|Acquire     | SATOUTS                   | 64x8          | LUT            | 
|Acquire     | Adders[249].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[249].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[248].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[248].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[247].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[247].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[246].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[246].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[245].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[245].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[244].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[244].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[243].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[243].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[242].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[242].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[241].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[241].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[240].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[240].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[239].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[239].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[238].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[238].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[237].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[237].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[236].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[236].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[235].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[235].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[234].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[234].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[233].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[233].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[232].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[232].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[231].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[231].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[230].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[230].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[229].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[229].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[228].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[228].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[227].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[227].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[226].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[226].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[225].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[225].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[224].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[224].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[223].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[223].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[222].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[222].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[221].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[221].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[220].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[220].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[219].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[219].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[218].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[218].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[217].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[217].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[216].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[216].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[215].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[215].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[214].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[214].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[213].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[213].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[212].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[212].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[211].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[211].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[210].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[210].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[209].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[209].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[208].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[208].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[207].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[207].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[206].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[206].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[205].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[205].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[204].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[204].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[203].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[203].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[202].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[202].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[201].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[201].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[200].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[200].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[199].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[199].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[198].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[198].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[197].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[197].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[196].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[196].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[195].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[195].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[194].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[194].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[193].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[193].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[192].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[192].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[191].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[191].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[190].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[190].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[189].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[189].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[188].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[188].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[187].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[187].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[186].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[186].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[185].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[185].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[184].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[184].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[183].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[183].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[182].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[182].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[181].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[181].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[180].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[180].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[179].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[179].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[178].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[178].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[177].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[177].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[176].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[176].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[175].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[175].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[174].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[174].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[173].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[173].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[172].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[172].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[171].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[171].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[170].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[170].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[169].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[169].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[168].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[168].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[167].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[167].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[166].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[166].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[165].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[165].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[164].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[164].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[163].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[163].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[162].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[162].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[161].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[161].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[160].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[160].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[159].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[159].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[158].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[158].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[157].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[157].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[156].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[156].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[155].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[155].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[154].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[154].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[153].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[153].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[152].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[152].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[151].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[151].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[150].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[150].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[149].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[149].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[148].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[148].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[147].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[147].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[146].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[146].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[145].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[145].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[144].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[144].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[143].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[143].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[142].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[142].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[141].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[141].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[140].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[140].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[139].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[139].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[138].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[138].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[137].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[137].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[136].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[136].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[135].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[135].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[134].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[134].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[133].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[133].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[132].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[132].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[131].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[131].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[130].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[130].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[129].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[129].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[128].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[128].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[127].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[127].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[126].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[126].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[125].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[125].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[124].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[124].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[123].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[123].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[122].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[122].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[121].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[121].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[120].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[120].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[119].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[119].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[118].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[118].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[117].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[117].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[116].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[116].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[115].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[115].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[114].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[114].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[113].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[113].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[112].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[112].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[111].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[111].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[110].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[110].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[109].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[109].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[108].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[108].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[107].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[107].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[106].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[106].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[105].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[105].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[104].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[104].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[103].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[103].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[102].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[102].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[101].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[101].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[100].temp1_reg_rep | 256x10        | Block RAM      | 
|Acquire     | Adders[100].temp1_reg     | 256x10        | Block RAM      | 
|Acquire     | Adders[99].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[99].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[98].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[98].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[97].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[97].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[96].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[96].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[95].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[95].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[94].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[94].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[93].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[93].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[92].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[92].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[91].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[91].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[90].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[90].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[89].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[89].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[88].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[88].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[87].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[87].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[86].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[86].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[85].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[85].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[84].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[84].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[83].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[83].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[82].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[82].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[81].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[81].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[80].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[80].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[79].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[79].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[78].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[78].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[77].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[77].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[76].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[76].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[75].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[75].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[74].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[74].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[73].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[73].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[72].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[72].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[71].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[71].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[70].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[70].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[69].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[69].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[68].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[68].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[67].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[67].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[66].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[66].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[65].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[65].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[64].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[64].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[63].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[63].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[62].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[62].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[61].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[61].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[60].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[60].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[59].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[59].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[58].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[58].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[57].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[57].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[56].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[56].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[55].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[55].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[54].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[54].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[53].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[53].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[52].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[52].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[51].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[51].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[50].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[50].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[49].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[49].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[48].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[48].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[47].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[47].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[46].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[46].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[45].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[45].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[44].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[44].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[43].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[43].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[42].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[42].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[41].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[41].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[40].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[40].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[39].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[39].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[38].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[38].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[37].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[37].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[36].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[36].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[35].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[35].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[34].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[34].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[33].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[33].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[32].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[32].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[31].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[31].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[30].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[30].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[29].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[29].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[28].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[28].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[27].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[27].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[26].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[26].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[25].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[25].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[24].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[24].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[23].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[23].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[22].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[22].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[21].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[21].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[20].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[20].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[19].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[19].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[18].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[18].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[17].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[17].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[16].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[16].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[15].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[15].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[14].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[14].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[13].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[13].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[12].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[12].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[11].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[11].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[10].temp1_reg_rep  | 256x10        | Block RAM      | 
|Acquire     | Adders[10].temp1_reg      | 256x10        | Block RAM      | 
|Acquire     | Adders[9].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[9].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[8].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[8].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[7].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[7].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[6].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[6].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[5].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[5].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[4].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[4].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[3].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[3].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[2].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[2].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[1].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[1].temp1_reg       | 256x10        | Block RAM      | 
|Acquire     | Adders[0].temp1_reg_rep   | 256x10        | Block RAM      | 
|Acquire     | Adders[0].temp1_reg       | 256x10        | Block RAM      | 
+------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/x_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/y_reg[0][28]' (FD) to 'Acq_MOD/i_18/ABS/y_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/x_reg[0][28]' (FD) to 'Acq_MOD/i_18/ABS/x_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/y_reg[0][29]' (FD) to 'Acq_MOD/i_18/ABS/y_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/x_reg[0][29]' (FD) to 'Acq_MOD/i_18/ABS/x_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/y_reg[0][30]' (FD) to 'Acq_MOD/i_18/ABS/y_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/x_reg[0][30]' (FD) to 'Acq_MOD/i_18/ABS/x_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][1]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][1]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][2]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][2]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/y_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Acq_MOD/i_18/\ABS/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][3]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].y_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][3]' (FD) to 'Acq_MOD/i_18/ABS/xyz[0].x_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][22]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][21]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][20]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][19]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][18]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][17]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][16]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][15]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][14]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][13]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[3].addr_reg[3][12]' (FDRE) to 'MAX/Top_regs[3].addr_reg[3][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MAX/\Top_regs[3].addr_reg[3][11] )
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][11]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][12]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][13]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][14]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][15]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][16]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][17]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][18]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][19]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][20]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'MAX/Top_regs[1].addr_reg[1][21]' (FDRE) to 'MAX/Top_regs[1].addr_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MAX/\Top_regs[1].addr_reg[1][22] )
WARNING: [Synth 8-3332] Sequential element (top_reg[4][22]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][21]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][20]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][19]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][18]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][17]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][16]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][15]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][14]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][13]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][12]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][11]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][10]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][9]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][8]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][7]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][6]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][5]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][4]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][3]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][2]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][1]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (top_reg[4][0]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][22]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][21]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][20]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][19]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][18]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][17]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][16]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][15]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][14]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][13]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][12]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[3].addr_reg[3][11]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][22]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][21]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][20]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][19]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][18]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][17]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][16]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][15]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][14]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][13]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][12]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[2].addr_reg[2][11]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][22]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][21]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][20]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][19]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][18]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][17]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][16]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][15]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][14]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][13]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][12]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (Top_regs[1].addr_reg[1][11]) is unused and will be removed from module sorter.
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][27]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][0]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][1]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][2]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][3]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][4]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][5]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][6]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][7]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][8]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][9]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][10]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][11]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][12]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][13]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][14]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][15]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][16]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][17]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][18]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][19]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][20]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][21]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][22]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][23]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][24]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][25]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][26]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][28]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][29]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].z_reg[1][30]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[0].z_reg[1][32] )
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][4]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][3]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][2]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][1]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][0]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][1]' (FD) to 'DIV/STAGES[0].y_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][5]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][2]' (FD) to 'DIV/STAGES[0].y_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][6]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][3]' (FD) to 'DIV/STAGES[0].y_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][7]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][4]' (FD) to 'DIV/STAGES[0].y_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][8]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][5]' (FD) to 'DIV/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][9]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][6]' (FD) to 'DIV/STAGES[0].y_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][10]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][7]' (FD) to 'DIV/STAGES[0].y_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][11]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].y_reg[1][8]' (FD) to 'DIV/STAGES[0].y_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[0].x_reg[1][12]' (FDR) to 'DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].x_reg[1][36] )
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][0]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][0]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][1]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][2]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][3]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][4]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][5]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][6]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].x_reg[2][7]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][1]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][2]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][3]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][4]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'DIV/STAGES[1].z_reg[2][5]' (FD) to 'DIV/STAGES[0].z_reg[1][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[2].z_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[3].z_reg[4][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[4].z_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[5].z_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[6].z_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[7].z_reg[8][4] )
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][30]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][29]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][28]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][27]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][26]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][25]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][24]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][23]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][22]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][21]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][20]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][19]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][18]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][17]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][16]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][15]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][14]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][13]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][12]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][11]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][10]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][9]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][8]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][7]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][6]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][5]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][4]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][3]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][2]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][1]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][0]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][8]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][7]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][6]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][5]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][4]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][3]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][2]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].y_reg[1][1]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].x_reg[1][36]) is unused and will be removed from module CORDIC_LIN_VECT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].x_reg[1][12]) is unused and will be removed from module CORDIC_LIN_VECT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[1].z_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DIV/\STAGES[1].z_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[1].y_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DIV/\STAGES[2].y_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR /\y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR /\y_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR /\xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR /\xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_38/\angle_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (read_pointer0_inferred/\read_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR /\y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR /\y_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR /\xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR /\xyz[0].x_reg[1][0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:30 . Memory (MB): peak = 3113.934 ; gain = 2227.215 ; free physical = 2633 ; free virtual = 36372
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:36 ; elapsed = 00:03:30 . Memory (MB): peak = 3113.934 ; gain = 2227.215 ; free physical = 2633 ; free virtual = 36372

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     13322|
|2     |Acquire__GB1       |           1|      8570|
|3     |Acquire__GB2       |           1|      6082|
|4     |Acquire__GB3       |           1|      7850|
|5     |Acquire__GB4       |           1|     13378|
|6     |Acquire__GB5       |           1|      7835|
|7     |Acquire__GB6       |           1|      9906|
|8     |Acquire__GB7       |           1|      8264|
|9     |Acquire__GB8       |           1|      5160|
|10    |Acquire__GB9       |           1|     19118|
|11    |Acquire__GB10      |           1|      9713|
|12    |Acquire__GB11      |           1|      4267|
|13    |Acquire__GB12      |           1|      6436|
|14    |Acquire__GB13      |           1|      4578|
|15    |Acquire__GB14      |           1|     18597|
|16    |Acquire__GB15      |           1|     22770|
|17    |Acquire__GB16      |           1|      3198|
|18    |Acquire__GB17      |           1|      3788|
|19    |Acquire__GB18      |           1|      4691|
|20    |Acquire__GB19      |           1|      5364|
|21    |Acquire__GB20      |           1|     12516|
|22    |Acquire__GB21      |           1|      3294|
|23    |Acquire__GB22      |           1|     11942|
|24    |Acquire__GB23      |           1|      8897|
|25    |Acquire__GB24      |           1|     12877|
|26    |Acquire__GB25      |           1|      7895|
|27    |Acquire__GB26      |           1|     18561|
|28    |Acquire__GB27      |           1|      3473|
|29    |Acquire__GB28      |           1|      8000|
|30    |Acquire__GB29      |           1|      7952|
|31    |Acquire__GB30      |           1|     16212|
|32    |Acquire__GB31      |           1|      9603|
|33    |Acquire__GB32      |           1|      5313|
|34    |Acquire__GB33      |           1|     12818|
|35    |Acquire__GB34      |           1|      9496|
|36    |Acquire__GB35      |           1|     12313|
|37    |Acquire__GB36      |           1|      7034|
|38    |Acquire__GB37      |           1|      9151|
|39    |Acquire__GB38      |           1|      2526|
|40    |Acquire__GB39      |           1|      3159|
|41    |Acquire__GB40      |           1|      4104|
|42    |Acquire__GB41      |           1|      5055|
|43    |Acquire__GB42      |           1|      6316|
|44    |Acquire__GB43      |           1|      7895|
|45    |Acquire__GB44      |           1|      8526|
|46    |Acquire__GB45      |           1|      6997|
|47    |Top_Acq_Track__GC0 |           1|       121|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLOCK_NETWORK/clk_out1' to pin 'CLOCK_NETWORK/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:03:40 . Memory (MB): peak = 3460.828 ; gain = 2574.109 ; free physical = 2288 ; free virtual = 36027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     13322|
|2     |Acquire__GB1       |           1|      8570|
|3     |Acquire__GB2       |           1|      6082|
|4     |Acquire__GB3       |           1|      7850|
|5     |Acquire__GB4       |           1|     13378|
|6     |Acquire__GB5       |           1|      7835|
|7     |Acquire__GB6       |           1|      9906|
|8     |Acquire__GB7       |           1|      8264|
|9     |Acquire__GB8       |           1|      5160|
|10    |Acquire__GB9       |           1|     19118|
|11    |Acquire__GB10      |           1|      9713|
|12    |Acquire__GB11      |           1|      4267|
|13    |Acquire__GB12      |           1|      6436|
|14    |Acquire__GB13      |           1|      4578|
|15    |Acquire__GB14      |           1|     18597|
|16    |Acquire__GB15      |           1|     22770|
|17    |Acquire__GB16      |           1|      3198|
|18    |Acquire__GB17      |           1|      3788|
|19    |Acquire__GB18      |           1|      4691|
|20    |Acquire__GB19      |           1|      5364|
|21    |Acquire__GB20      |           1|     12516|
|22    |Acquire__GB21      |           1|      3294|
|23    |Acquire__GB22      |           1|     11942|
|24    |Acquire__GB23      |           1|      8897|
|25    |Acquire__GB24      |           1|     12877|
|26    |Acquire__GB25      |           1|      7895|
|27    |Acquire__GB26      |           1|     18561|
|28    |Acquire__GB27      |           1|      3473|
|29    |Acquire__GB28      |           1|      8000|
|30    |Acquire__GB29      |           1|      7952|
|31    |Acquire__GB30      |           1|     16212|
|32    |Acquire__GB31      |           1|      9603|
|33    |Acquire__GB32      |           1|      5313|
|34    |Acquire__GB33      |           1|     12818|
|35    |Acquire__GB34      |           1|      9496|
|36    |Acquire__GB35      |           1|     12313|
|37    |Acquire__GB36      |           1|      7034|
|38    |Acquire__GB37      |           1|      9151|
|39    |Acquire__GB38      |           1|      2526|
|40    |Acquire__GB39      |           1|      3159|
|41    |Acquire__GB40      |           1|      4104|
|42    |Acquire__GB41      |           1|      5055|
|43    |Acquire__GB42      |           1|      6316|
|44    |Acquire__GB43      |           1|      7895|
|45    |Acquire__GB44      |           1|      8526|
|46    |Acquire__GB45      |           1|      6997|
|47    |Top_Acq_Track__GC0 |           1|       121|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Adders[6].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[6].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[193].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[193].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[193].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[193].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[164].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[164].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[85].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[85].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[85].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[85].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[204].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[204].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[204].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[204].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[225].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[225].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[81].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[81].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[164].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[164].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[43].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[43].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[47].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[47].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[108].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[108].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[222].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[222].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[47].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[47].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[108].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[108].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[202].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[202].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[202].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[202].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[89].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[89].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[89].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[89].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[179].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[179].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[189].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[73].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[73].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[55].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[55].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[73].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[73].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[55].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[55].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[19].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[19].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[19].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[19].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[241].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[241].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[198].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[198].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[213].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[213].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[98].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[98].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[241].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[241].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[187].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[187].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[84].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[84].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[50].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[50].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[224].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[224].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[114].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[114].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[114].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[114].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[121].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[121].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[121].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[121].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[145].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[145].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[145].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[145].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[150].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[150].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[150].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[150].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[66].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[66].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[66].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[66].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[215].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[215].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[215].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[215].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Adders[76].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:05:17 . Memory (MB): peak = 3759.016 ; gain = 2872.297 ; free physical = 1331 ; free virtual = 35080
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:23 ; elapsed = 00:05:17 . Memory (MB): peak = 3759.016 ; gain = 2872.297 ; free physical = 1331 ; free virtual = 35080

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Acquire__GB0  |           1|      6193|
|2     |Acquire__GB4  |           1|      6249|
|3     |Acquire__GB9  |           1|      4733|
|4     |Acquire__GB14 |           1|     12415|
|5     |Acquire__GB15 |           1|      9631|
|6     |Acquire__GB20 |           1|      6044|
|7     |Acquire__GB22 |           1|      5672|
|8     |Acquire__GB24 |           1|      6330|
|9     |Acquire__GB26 |           1|      4637|
|10    |Acquire__GB30 |           1|      7845|
|11    |Acquire__GB33 |           1|      5459|
|12    |Acquire__GB35 |           1|      6670|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:23 ; elapsed = 00:05:17 . Memory (MB): peak = 3759.016 ; gain = 2872.297 ; free physical = 1331 ; free virtual = 35080
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[8]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:38 ; elapsed = 00:05:32 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1240 ; free virtual = 34989
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:39 ; elapsed = 00:05:33 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1240 ; free virtual = 34989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:42 ; elapsed = 00:05:36 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1231 ; free virtual = 34980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:43 ; elapsed = 00:05:37 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1231 ; free virtual = 34980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:44 ; elapsed = 00:05:38 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1231 ; free virtual = 34980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:44 ; elapsed = 00:05:38 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1231 ; free virtual = 34980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CORDIC_LIN_VECT | STAGES[7].sign_reg[8]      | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|CORDIC          | xyz[10].strobe_reg[11][3]  | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Acquire         | ABS/xyz[21].strobe_reg[22] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+----------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
|2     |ila_3         |         1|
|3     |ila_0         |         1|
|4     |ila_2         |         1|
|5     |clk_wiz_0     |         1|
|6     |blk_mem_I     |         2|
|7     |blk_mem_I1    |         1|
|8     |blk_mem_Q     |         2|
|9     |blk_mem_Q1    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |blk_mem_I    |     1|
|2     |blk_mem_I1   |     1|
|3     |blk_mem_I__1 |     1|
|4     |blk_mem_Q    |     1|
|5     |blk_mem_Q1   |     1|
|6     |blk_mem_Q__1 |     1|
|7     |clk_wiz_0    |     1|
|8     |ila_0        |     1|
|9     |ila_1        |     1|
|10    |ila_2        |     1|
|11    |ila_3        |     1|
|12    |CARRY8       | 10834|
|13    |LUT1         | 25917|
|14    |LUT2         |  9701|
|15    |LUT3         | 44098|
|16    |LUT4         | 28803|
|17    |LUT5         | 11461|
|18    |LUT6         | 32418|
|19    |MUXF7        |  5491|
|20    |MUXF8        |   754|
|21    |RAMB18E2     |    45|
|22    |RAMB18E2_1   |    39|
|23    |RAMB18E2_2   |     1|
|24    |RAMB18E2_3   |    90|
|25    |RAMB18E2_4   |    85|
|26    |SRL16E       |    19|
|27    |SRLC32E      |     2|
|28    |XORCY        |     1|
|29    |FDRE         | 50769|
|30    |FDSE         |  4174|
|31    |IBUF         |     1|
|32    |OBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------------+----------------+-------+
|      |Instance                    |Module          |Cells  |
+------+----------------------------+----------------+-------+
|1     |top                         |                | 224825|
|2     |  Acq_MOD                   |Acquire         | 224702|
|3     |    DIV                     |CORDIC_LIN_VECT |   2274|
|4     |    pk_metric_sorter        |sorter2         |    394|
|5     |    \CORDIC_ROTOR[2].ROTOR  |CORDIC__1       |   1754|
|6     |    \CORDIC_ROTOR[4].ROTOR  |CORDIC__2       |   1754|
|7     |    \CORDIC_ROTOR[3].ROTOR  |CORDIC__3       |   1751|
|8     |    \CORDIC_ROTOR[1].ROTOR  |CORDIC          |   1751|
|9     |    ABS                     |CORDIC_VECT     |   8488|
|10    |    MAX                     |sorter          |    564|
|11    |  MEM                       |Memory_Module   |    120|
+------+----------------------------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:44 ; elapsed = 00:05:38 . Memory (MB): peak = 3814.816 ; gain = 2928.098 ; free physical = 1231 ; free virtual = 34980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 120 critical warnings and 309 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:16 ; elapsed = 00:05:14 . Memory (MB): peak = 3818.730 ; gain = 2134.773 ; free physical = 1231 ; free virtual = 34980
Synthesis Optimization Complete : Time (s): cpu = 00:05:45 ; elapsed = 00:05:38 . Memory (MB): peak = 3818.730 ; gain = 2932.012 ; free physical = 1243 ; free virtual = 34982
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_Acq_Track' is not ideal for floorplanning, since the cellview 'Acquire' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
532 Infos, 318 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:10 ; elapsed = 00:07:01 . Memory (MB): peak = 3870.848 ; gain = 2905.625 ; free physical = 6444 ; free virtual = 40183
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3902.863 ; gain = 32.016 ; free physical = 6407 ; free virtual = 40172
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3902.863 ; gain = 0.000 ; free physical = 6405 ; free virtual = 40170
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 20:31:12 2017...
