design_layer,design_datatype,foundry_layer,foundry_datatype,cell_name,one_to_many,layer_name,layer_type,layer_description,layer_present
2,0,2,0,*,FALSE,diff,flag,diff,YES
2,20,2,20,*,FALSE,diff_label,mask,diff_label,NO
2,2,2,2,*,FALSE,diff_keepout,mask,diff_keepout,YES
2,24,2,24,*,FALSE,lup_well_volt_label,mask,lup_well_volt_label,NO
2,32,2,32,*,FALSE,diff_pin,mask,diff_pin,NO
2,4373,2,4373,*,FALSE,temp1_sram,mask,rx_critexcl_temp1_sram,YES
2,52,2,52,*,FALSE,diff_dummy,mask,diff_dummy,NO
2,55,2,55,*,FALSE,m0diff2_fillopc,mask,m0diff2_fillopc,NO
2,58,2,58,*,FALSE,diff_dummycell1,mask,diff_dummycell1,NO
2,84,2,84,*,FALSE,diff_procctrlimg,mask,diff_procctrlimg,NO
4,0,4,0,*,FALSE,nwell,mask,nwell,YES
4,20,4,20,*,FALSE,nwell_label,text,nwell_label,NO
4,21,4,21,*,FALSE,nwres_lvs,mask,nwres_lvs,NO
4,32,4,32,*,FALSE,nwell_pin,mask,nwell_pin,NO
5,17,5,17,*,FALSE,pwellblk,mask,pwellblk,NO
7,0,7,0,*,FALSE,poly,mask,poly,YES
7,20,7,20,*,FALSE,poly_label,mask,poly_label,NO
7,213,7,213,*,FALSE,pcstn4_marker,mask,pcstn4_marker_JIRA_No_P10030410-8640,NO
7,217,7,217,*,FALSE,pcstn8_marker,mask,pcstn8_marker_STAR_9001578055,NO
7,219,7,219,*,FALSE,pcstp2_marker,mask,pcstp2_marker,NO
7,221,7,221,*,FALSE,pcstp4_marker,mask,pcstp4_marker,YES
7,225,7,225,*,FALSE,pcstp8_marker,mask,pcstp8_marker,YES
7,2,7,2,*,FALSE,poly_keepout,mask,poly_keepout,YES
7,32,7,32,*,FALSE,poly_pin,mask,poly_pin,NO
7,4373,7,4373,*,FALSE,temp2_sram,mask,pc_critexcl_temp2_sram,YES
7,52,7,52,*,FALSE,poly_dummy,mask,poly_dummy,NO
7,55,7,55,*,FALSE,m0poly_fillopc,mask,m0poly_fillopc,NO
7,58,7,58,*,FALSE,poly_dummycell1,mask,poly_dummycell1,NO
7,83,7,83,*,FALSE,parapoly_marker,mask,parapoly_marker,YES
7,84,7,84,*,FALSE,poly_procctrlimg,mask,poly_procctrlimg,NO
10,84,10,84,*,FALSE,temp10_temporary,mask,temp10_temporary,NO
11,84,11,84,*,FALSE,temp11_temporary,mask,temp11_temporary,NO
12,106,12,106,*,FALSE,hvtn,mask,hvtn,NO
12,112,12,112,*,FALSE,cellactive_sram,mask,cellactive_sram,YES
12,134,12,134,*,FALSE,rotdev_marker,mask,rotdev_marker,NO
12,143,12,143,*,FALSE,boundary_dummycell1,mask,boundary_dummycell1,NO
12,149,12,149,*,FALSE,parapoly2_marker,mask,parapoly2_marker,NO
12,207,12,207,*,FALSE,parapoly3_marker,mask,parapoly3_marker,YES
12,222,12,222,*,FALSE,diffres_lvs,mask,diffres_lvs,NO
12,227,12,227,*,FALSE,esdclamp_drc,mask,esdclamp_drc,NO
12,290,12,290,*,FALSE,parapoly4_marker,mask,parapoly4_marker,NO
12,36,12,36,*,FALSE,guardedg_drc,mask,guardedg_drc,NO
12,38,12,38,*,FALSE,indident_lvs,mask,indident_lvs,NO
12,43,12,43,*,FALSE,thick_ox,mask,thick_ox,NO
12,44,12,44,*,FALSE,underdrive_drc,mask,underdrive_drc,NO
12,45,12,45,*,FALSE,analog_drc,mask,analog_drc,NO
12,47,12,47,*,FALSE,varactor_lvs,mask,varactor_lvs,NO
12,48,12,48,*,FALSE,salblkesd,mask,salblkesd,NO
12,54,12,54,*,FALSE,bjt_lvs,mask,bjt_lvs,NO
12,71,12,71,*,FALSE,guardrng_drc,mask,guardrng_drc,NO
12,80,12,80,*,FALSE,underdrive12v_drc,mask,underdrive12v_drc,NO
12,86,12,86,*,FALSE,pcap_lvs,mask,pcap_lvs,NO
12,88,12,88,*,FALSE,esdcdm_drc,mask,esdcdm_drc,NO
12,94,12,94,*,FALSE,esdhbm_drc,mask,esdhbm_drc,NO
14,0,14,0,*,FALSE,m0diff2,mask,m0diff2,YES
14,2,14,2,*,FALSE,m0diff2_keepout,mask,m0diff2_keepout,YES
14,4373,14,4373,*,FALSE,temp3_sram,mask,ca_critexcl_temp3_sram,YES
14,84,14,84,*,FALSE,cont_procctrlimg,mask,cont_procctrlimg,NO
14,88,14,88,*,FALSE,sram_marker17,mask,sram_marker17,YES
15,0,15,0,*,FALSE,m1,mask,m1,YES
15,100,15,100,*,FALSE,m1_1v2,mask,m1_1v2,NO
15,101,15,101,*,FALSE,m1_1v5,mask,m1_1v5,NO
15,102,15,102,*,FALSE,m1_1v8,mask,m1_1v8,NO
15,103,15,103,*,FALSE,m1_2v5,mask,m1_2v5,NO
15,104,15,104,*,FALSE,m1_3v3,mask,m1_3v3,NO
15,105,15,105,*,FALSE,m1_5v0,mask,m1_5v0,NO
15,20,15,20,*,FALSE,m1_label,text,m1_label,YES
15,2,15,2,*,FALSE,m1_keepout,mask,m1_keepout,YES
15,22,15,22,*,FALSE,m1res_lvs,mask,m1res_lvs,NO
15,235,15,235,*,FALSE,m1,mask,m1,YES
15,236,15,236,*,FALSE,m1,mask,m1,YES
15,32,15,32,*,FALSE,m1_pin,mask,m1_pin,NO
15,4345,15,4345,*,FALSE,m1_corev,mask,m1_corev,NO
15,4373,15,4373,*,FALSE,temp4_sram,mask,m1_critexcl_temp4_sram,YES
15,4426,15,4426,*,FALSE,m1_highestv,text,m1_highestv,NO
15,4427,15,4427,*,FALSE,m1_lowestv,text,m1_lowestv,NO
15,52,15,52,*,FALSE,m1_dummy,mask,m1_dummy,NO
15,53,15,53,*,FALSE,m1_dummy_dpl1,mask,m1_dummy_dpl1,NO
15,54,15,54,*,FALSE,m1_dummy_dpl2,mask,m1_dummy_dpl2,NO
15,55,15,55,*,FALSE,m1_fillopc,mask,m1_fillopc,NO
15,56,15,56,*,FALSE,m1_dummy_dpl1opc,mask,m1_dummy_dpl1opc,NO
15,57,15,57,*,FALSE,m1_dummy_dpl2opc,mask,m1_dummy_dpl2opc,NO
15,60,15,60,*,FALSE,m1_esd,mask,m1_esd,NO
15,61,15,61,*,FALSE,m1_obstruction,mask,m1_obstruction,YES
15,80,15,80,*,FALSE,momcap1_lvs,mask,momcap1_lvs,NO
15,84,15,84,*,FALSE,m1_procctrlimg,mask,m1_procctrlimg,NO
16,0,16,0,*,FALSE,via12,mask,via12,YES
16,1,16,1,*,FALSE,via12,mask,via12,YES
16,185,16,185,*,FALSE,via12_restep,mask,via12_restep,NO
16,2,16,2,*,FALSE,via12_keepout,mask,via12_keepout,YES
16,4373,16,4373,*,FALSE,temp9_sram,mask,v1_critexcl_temp9_sram,YES
16,5,16,5,*,FALSE,via12_culinevspprt,mask,via12_culinevspprt,NO
16,52,16,52,*,FALSE,via12_dummy,mask,via12_dummy,NO
16,61,16,61,*,FALSE,via12_obstruction,mask,via12_obstruction,NO
16,62,16,62,*,FALSE,probe_marker,mask,probe_marker,NO
16,84,16,84,*,FALSE,via12_procctrlimg,mask,via12_procctrlimg,NO
17,0,17,0,*,FALSE,m2,mask,m2,YES
17,100,17,100,*,FALSE,m2_1v2,mask,m2_1v2,NO
17,101,17,101,*,FALSE,m2_1v5,mask,m2_1v5,NO
17,102,17,102,*,FALSE,m2_1v8,mask,m2_1v8,NO
17,103,17,103,*,FALSE,m2_2v5,mask,m2_2v5,NO
17,104,17,104,*,FALSE,m2_3v3,mask,m2_3v3,NO
17,105,17,105,*,FALSE,m2_5v0,mask,m2_5v0,NO
17,20,17,20,*,FALSE,m2_label,text,m2_label,YES
17,2,17,2,*,FALSE,m2_keepout,mask,m2_keepout,YES
17,22,17,22,*,FALSE,m2res_lvs,mask,m2res_lvs,NO
17,235,17,235,*,FALSE,m2,mask,m2,YES
17,236,17,236,*,FALSE,m2,mask,m2,YES
17,32,17,32,*,FALSE,m2_pin,mask,m2_pin,NO
17,4345,17,4345,*,FALSE,m2_corev,mask,m2_corev,NO
17,4373,17,4373,*,FALSE,temp5_sram,mask,m2_critexcl_temp5_sram,YES
17,4426,17,4426,*,FALSE,m2_highestv,text,m2_highestv,NO
17,4427,17,4427,*,FALSE,m2_lowestv,text,m2_lowestv,NO
17,52,17,52,*,FALSE,m2_dummy,mask,m2_dummy,NO
17,53,17,53,*,FALSE,m2_dummy_dpl1,mask,m2_dummy_dpl1,NO
17,54,17,54,*,FALSE,m2_dummy_dpl2,mask,m2_dummy_dpl2,NO
17,55,17,55,*,FALSE,m2_fillopc,mask,m2_fillopc,NO
17,56,17,56,*,FALSE,m2_dummy_dpl1opc,mask,m2_dummy_dpl1opc,NO
17,57,17,57,*,FALSE,m2_dummy_dpl2opc,mask,m2_dummy_dpl2opc,NO
17,60,17,60,*,FALSE,m2_esd,mask,m2_esd,NO
17,61,17,61,*,FALSE,m2_obstruction,mask,m2_obstruction,YES
17,80,17,80,*,FALSE,momcap2_lvs,mask,momcap2_lvs,NO
17,84,17,84,*,FALSE,m2_procctrlimg,mask,m2_procctrlimg,NO
28,0,28,0,*,FALSE,passopen3,mask,passopen3,NO
37,0,37,0,*,FALSE,salblk,mask,salblk,NO
41,0,41,0,*,FALSE,m6,mask,m6,NO
41,100,41,100,*,FALSE,m6_1v2,mask,m6_1v2,NO
41,101,41,101,*,FALSE,m6_1v5,mask,m6_1v5,NO
41,102,41,102,*,FALSE,m6_1v8,mask,m6_1v8,NO
41,103,41,103,*,FALSE,m6_2v5,mask,m6_2v5,NO
41,104,41,104,*,FALSE,m6_3v3,mask,m6_3v3,NO
41,105,41,105,*,FALSE,m6_5v0,mask,m6_5v0,NO
41,20,41,20,*,FALSE,m6_label,mask,m6_label,NO
41,22,41,22,*,FALSE,m6res_lvs,mask,m6res_lvs,NO
41,2,41,2,*,FALSE,m6_keepout,mask,m6_keepout,NO
41,32,41,32,*,FALSE,m6_pin,mask,m6_pin,NO
41,4345,41,4345,*,FALSE,m6_corev,mask,m6_corev,NO
41,4426,41,4426,*,FALSE,m6_highestv,mask,m6_highestv,NO
41,4427,41,4427,*,FALSE,m6_lowestv,mask,m6_lowestv,NO
41,52,41,52,*,FALSE,m6_dummy,mask,m6_dummy,NO
41,55,41,55,*,FALSE,m6_fillopc,mask,m6_fillopc,NO
41,60,41,60,*,FALSE,m6_esd,mask,m6_esd,NO
41,61,41,61,*,FALSE,m6_obstruction,mask,m6_obstruction,NO
41,80,41,80,*,FALSE,momcap6_lvs,mask,momcap6_lvs,NO
41,84,41,84,*,FALSE,m6_procctrlimg,mask,m6_procctrlimg,NO
52,84,52,84,*,FALSE,temp12_temporary,mask,temp12_temporary,NO
62,10,62,10,*,FALSE,sepsub_label,mask,sepsub_label,NO
62,110,62,110,*,FALSE,momcap_lvs,mask,momcap_lvs,NO
62,1,62,1,*,FALSE,chipedg_drc,mask,chipedg_drc,NO
62,20,62,20,*,FALSE,stdcell_note,mask,stdcell_note,NO
62,21,62,21,*,FALSE,boundary_placement,mask,boundary_placement,YES
62,2,62,2,*,FALSE,fltgate_lvs,mask,fltgate_lvs,YES
62,40,62,40,*,FALSE,momcapstart_lvs,mask,momcapstart_lvs,NO
62,41,62,41,*,FALSE,momcapcount_lvs,mask,momcapcount_lvs,NO
62,4,62,4,*,FALSE,diode_lvs,mask,diode_lvs,YES
62,5,62,5,*,FALSE,logo_drc,mask,logo_drc,NO
62,6,62,6,*,FALSE,boundary_sram,mask,boundary_sram,YES
62,9,62,9,*,FALSE,sepsub_lvs,mask,sepsub_lvs,NO
63,63,63,63,*,FALSE,ip_watermark,text,ip_watermark,YES
63,69,63,69,*,FALSE,sram_dfm,mask,sram_dfm,YES
69,0,69,0,*,FALSE,rdl,mask,rdl,NO
69,20,69,20,*,FALSE,rdl_label,mask,rdl_label,NO
69,22,69,22,*,FALSE,rdlres_lvs,mask,rdlres_lvs,NO
69,32,69,32,*,FALSE,rdl_pin,mask,rdl_pin,NO
69,60,69,60,*,FALSE,rdl_esd,mask,rdl_esd,NO
69,61,69,61,*,FALSE,rdl_obstruction,mask,rdl_obstruction,NO
70,0,70,0,*,FALSE,rdlvia,mask,rdlvia,NO
70,1,70,1,*,FALSE,rdlvia,mask,rdlvia,NO
70,52,70,52,*,FALSE,rdlvia_dummy,mask,rdlvia_dummy,NO
70,61,70,61,*,FALSE,rdlvia_obstruction,mask,rdlvia_obstruction,NO
108,1,108,1,*,FALSE,temp13_temporary,mask,temp13_temporary,NO
108,18,108,18,*,FALSE,temp14_temporary,mask,temp14_temporary,NO
108,37,108,37,*,FALSE,temp15_temporary,mask,temp15_temporary,NO
108,63,108,63,*,FALSE,temp19_temporary,mask,temp19_temporary,NO
108,95,108,95,*,FALSE,temp16_temporary,mask,temp16_temporary,NO
135,0,135,0,*,FALSE,via78,mask,via78,NO
135,1,135,1,*,FALSE,via78,mask,via78,NO
135,2,135,2,*,FALSE,via78_keepout,mask,via78_keepout,NO
135,52,135,52,*,FALSE,via78_dummy,mask,via78_dummy,NO
135,61,135,61,*,FALSE,via78_obstruction,mask,via78_obstruction,NO
136,0,136,0,*,FALSE,m7,mask,m7,NO
136,100,136,100,*,FALSE,m7_1v2,mask,m7_1v2,NO
136,101,136,101,*,FALSE,m7_1v5,mask,m7_1v5,NO
136,102,136,102,*,FALSE,m7_1v8,mask,m7_1v8,NO
136,103,136,103,*,FALSE,m7_2v5,mask,m7_2v5,NO
136,104,136,104,*,FALSE,m7_3v3,mask,m7_3v3,NO
136,105,136,105,*,FALSE,m7_5v0,mask,m7_5v0,NO
136,20,136,20,*,FALSE,m7_label,mask,m7_label,NO
136,2,136,2,*,FALSE,m7_keepout,mask,m7_keepout,NO
136,22,136,22,*,FALSE,m7res_lvs,mask,m7res_lvs,NO
136,32,136,32,*,FALSE,m7_pin,mask,m7_pin,NO
136,4345,136,4345,*,FALSE,m7_corev,mask,m7_corev,NO
136,4426,136,4426,*,FALSE,m7_highestv,mask,m7_highestv,NO
136,4427,136,4427,*,FALSE,m7_lowestv,mask,m7_lowestv,NO
136,52,136,52,*,FALSE,m7_dummy,mask,m7_dummy,NO
136,55,136,55,*,FALSE,m7_fillopc,mask,m7_fillopc,NO
136,60,136,60,*,FALSE,m7_esd,mask,m7_esd,NO
136,61,136,61,*,FALSE,m7_obstruction,mask,m7_obstruction,NO
137,0,137,0,*,FALSE,m8,mask,m8,NO
137,100,137,100,*,FALSE,m8_1v2,mask,m8_1v2,NO
137,101,137,101,*,FALSE,m8_1v5,mask,m8_1v5,NO
137,102,137,102,*,FALSE,m8_1v8,mask,m8_1v8,NO
137,103,137,103,*,FALSE,m8_2v5,mask,m8_2v5,NO
137,104,137,104,*,FALSE,m8_3v3,mask,m8_3v3,NO
137,105,137,105,*,FALSE,m8_5v0,mask,m8_5v0,NO
137,20,137,20,*,FALSE,m8_label,mask,m8_label,NO
137,2,137,2,*,FALSE,m8_keepout,mask,m8_keepout,NO
137,22,137,22,*,FALSE,m8res_lvs,mask,m8res_lvs,NO
137,32,137,32,*,FALSE,m8_pin,mask,m8_pin,NO
137,4345,137,4345,*,FALSE,m8_corev,mask,m8_corev,NO
137,4426,137,4426,*,FALSE,m8_highestv,mask,m8_highestv,NO
137,4427,137,4427,*,FALSE,m8_lowestv,mask,m8_lowestv,NO
137,52,137,52,*,FALSE,m8_dummy,mask,m8_dummy,NO
137,55,137,55,*,FALSE,m8_fillopc,mask,m8_fillopc,NO
137,60,137,60,*,FALSE,m8_esd,mask,m8_esd,NO
137,61,137,61,*,FALSE,m8_obstruction,mask,m8_obstruction,NO
138,0,138,0,*,FALSE,via45,mask,via45,NO
138,1,138,1,*,FALSE,via45,mask,via45,NO
138,2,138,2,*,FALSE,via45_keepout,mask,via45_keepout,NO
138,5,138,5,*,FALSE,via45_culinevspprt,mask,via45_culinevspprt,NO
138,52,138,52,*,FALSE,via45_dummy,mask,via45_dummy,NO
138,61,138,61,*,FALSE,via45_obstruction,mask,via45_obstruction,NO
138,84,138,84,*,FALSE,via45_procctrlimg,mask,via45_procctrlimg,NO
138,4373,138,4373,*,FALSE,temp13_sram,mask,a2_critexcl_temp13_sram,NO
140,0,140,0,*,FALSE,m5,mask,M5,NO
140,100,140,100,*,FALSE,m5_1v2,mask,m5_1v2,NO
140,101,140,101,*,FALSE,m5_1v5,mask,m5_1v5,NO
140,102,140,102,*,FALSE,m5_1v8,mask,m5_1v8,NO
140,103,140,103,*,FALSE,m5_2v5,mask,m5_2v5,NO
140,104,140,104,*,FALSE,m5_3v3,mask,m5_3v3,NO
140,105,140,105,*,FALSE,m5_5v0,mask,m5_5v0,NO
140,20,140,20,*,FALSE,m5_label,mask,m5_label,NO
140,2,140,2,*,FALSE,m5_keepout,mask,m5_keepout,NO
140,22,140,22,*,FALSE,m5res_lvs,mask,m5res_lvs,NO
140,32,140,32,*,FALSE,m5_pin,mask,m5_pin,NO
140,4345,140,4345,*,FALSE,m5_corev,mask,m5_corev,NO
140,4426,140,4426,*,FALSE,m5_highestv,mask,m5_highestv,NO
140,4427,140,4427,*,FALSE,m5_lowestv,mask,m5_lowestv,NO
140,52,140,52,*,FALSE,m5_dummy,mask,m5_dummy,NO
140,55,140,55,*,FALSE,m5_fillopc,mask,m5_fillopc,NO
140,60,140,60,*,FALSE,m5_esd,mask,m5_esd,NO
140,61,140,61,*,FALSE,m5_obstruction,mask,m5_obstruction,NO
140,80,140,80,*,FALSE,momcap5_lvs,mask,momcap5_lvs,NO
140,84,140,84,*,FALSE,m5_procctrlimg,mask,m5_procctrlimg,NO
140,4373,140,4373,*,FALSE,temp12_sram,mask,c3_critexcl_temp12_sram,NO
141,80,141,80,*,FALSE,momcap7_lvs,mask,momcap7_lvs,NO
142,80,142,80,*,FALSE,momcap8_lvs,mask,momcap8_lvs,NO
152,0,152,0,*,FALSE,via56,mask,via56,NO
152,1,152,1,*,FALSE,via56,mask,via56,NO
152,2,152,2,*,FALSE,via56_keepout,mask,via56_keepout,NO
152,5,152,5,*,FALSE,via56_culinevspprt,mask,via56_culinevspprt,NO
152,52,152,52,*,FALSE,via56_dummy,mask,via56_dummy,NO
152,61,152,61,*,FALSE,via56_obstruction,mask,via56_obstruction,NO
152,84,152,84,*,FALSE,via56_procctrlimg,mask,via56_procctrlimg,NO
187,0,187,0,*,FALSE,m3,mask,m3,YES
187,100,187,100,*,FALSE,m3_1v2,mask,m3_1v2,NO
187,101,187,101,*,FALSE,m3_1v5,mask,m3_1v5,NO
187,102,187,102,*,FALSE,m3_1v8,mask,m3_1v8,NO
187,103,187,103,*,FALSE,m3_2v5,mask,m3_2v5,NO
187,104,187,104,*,FALSE,m3_3v3,mask,m3_3v3,NO
187,105,187,105,*,FALSE,m3_5v0,mask,m3_5v0,NO
187,20,187,20,*,FALSE,m3_label,text,m3_label,YES
187,2,187,2,*,FALSE,m3_keepout,mask,m3_keepout,YES
187,22,187,22,*,FALSE,m3res_lvs,mask,m3res_lvs,NO
187,32,187,32,*,FALSE,m3_pin,mask,m3_pin,NO
187,4345,187,4345,*,FALSE,m3_corev,mask,m3_corev,NO
187,4373,187,4373,*,FALSE,temp6_sram,mask,c1_critexcl_temp6_sram,YES
187,4426,187,4426,*,FALSE,m3_highestv,text,m3_highestv,NO
187,4427,187,4427,*,FALSE,m3_lowestv,text,m3_lowestv,NO
187,52,187,52,*,FALSE,m3_dummy,mask,m3_dummy,NO
187,55,187,55,*,FALSE,m3_fillopc,mask,m3_fillopc,NO
187,60,187,60,*,FALSE,m3_esd,mask,m3_esd,NO
187,61,187,61,*,FALSE,m3_obstruction,mask,m3_obstruction,YES
187,80,187,80,*,FALSE,momcap3_lvs,mask,momcap3_lvs,NO
187,84,187,84,*,FALSE,m3_procctrlimg,mask,m3_procctrlimg,NO
188,0,188,0,*,FALSE,via34,mask,via34,YES
188,1,188,1,*,FALSE,via34,mask,via34,YES
188,2,188,2,*,FALSE,via34_keepout,mask,via34_keepout,YES
188,4373,188,4373,*,FALSE,temp11_sram,mask,a1_critexcl_temp11_sram,YES
188,5,188,5,*,FALSE,via34_culinevspprt,mask,via34_culinevspprt,NO
188,52,188,52,*,FALSE,via34_dummy,mask,via34_dummy,NO
188,61,188,61,*,FALSE,via34_obstruction,mask,via34_obstruction,NO
188,84,188,84,*,FALSE,via34_procctrlimg,mask,via34_procctrlimg,NO
197,0,197,0,*,FALSE,m4,mask,m4,YES
197,100,197,100,*,FALSE,m4_1v2,mask,m4_1v2,NO
197,101,197,101,*,FALSE,m4_1v5,mask,m4_1v5,NO
197,102,197,102,*,FALSE,m4_1v8,mask,m4_1v8,NO
197,103,197,103,*,FALSE,m4_2v5,mask,m4_2v5,NO
197,104,197,104,*,FALSE,m4_3v3,mask,m4_3v3,NO
197,105,197,105,*,FALSE,m4_5v0,mask,m4_5v0,NO
197,20,197,20,*,FALSE,m4_label,text,m4_label,YES
197,2,197,2,*,FALSE,m4_keepout,mask,m4_keepout,YES
197,22,197,22,*,FALSE,m4res_lvs,mask,m4res_lvs,NO
197,32,197,32,*,FALSE,m4_pin,mask,m4_pin,NO
197,4345,197,4345,*,FALSE,m4_corev,mask,m4_corev,NO
197,4373,197,4373,*,FALSE,temp7_sram,mask,c2_critexcl_temp7_sram,YES
197,4426,197,4426,*,FALSE,m4_highestv,text,m4_highestv,YES
197,4427,197,4427,*,FALSE,m4_lowestv,text,m4_lowestv,YES
197,52,197,52,*,FALSE,m4_dummy,mask,m4_dummy,NO
197,55,197,55,*,FALSE,m4_fillopc,mask,m4_fillopc,NO
197,60,197,60,*,FALSE,m4_esd,mask,m4_esd,NO
197,61,197,61,*,FALSE,m4_obstruction,mask,m4_obstruction,YES
197,80,197,80,*,FALSE,momcap4_lvs,mask,momcap4_lvs,NO
197,84,197,84,*,FALSE,m4_procctrlimg,mask,m4_procctrlimg,NO
200,14,200,14,*,FALSE,lvtp,mask,lvtp,YES
200,17,200,17,*,FALSE,hvtp,mask,hvtp,NO
200,202,200,202,*,FALSE,esdnfetdrain_lvs,mask,esdnfetdrain_lvs,NO
200,225,200,225,*,FALSE,pwell,mask,pwell,NO
200,228,200,228,*,FALSE,fltgateercexcl_lvs,mask,fltgateercexcl_lvs,NO
200,229,200,229,*,FALSE,ercwaive_lvs,mask,ercwaive_lvs,NO
212,101,212,101,*,FALSE,sram_marker3,mask,sram_marker3,NO
212,121,212,121,*,FALSE,boundary_marker,mask,boundary_marker,NO
212,122,212,122,*,FALSE,esd_gr,mask,esd_gr,NO
212,129,212,129,*,FALSE,sram_marker4,mask,sram_marker4,NO
212,130,212,130,*,FALSE,sram_marker8,mask,sram_marker8,NO
212,144,212,144,*,FALSE,sram_marker5,mask,sram_marker5,NO
212,145,212,145,*,FALSE,sram_marker6,mask,sram_marker6,YES
212,146,212,146,*,FALSE,sram_marker7,mask,sram_marker7,NO
212,171,212,171,*,FALSE,lowvolt_drc,mask,lowvolt_drc,NO
212,19,212,19,*,FALSE,sram_marker9,mask,sram_marker9,NO
212,24,212,24,*,FALSE,sram_dp_marker,mask,sram_dp_marker,NO
212,26,212,26,*,FALSE,sram_marker1,mask,sram_marker1,YES
212,31,212,31,*,FALSE,sram_pg_marker,mask,sram_pg_marker,YES
212,52,212,52,*,FALSE,ulvtn,mask,ulvtn,YES
212,53,212,53,*,FALSE,ulvtp,mask,ulvtp,YES
212,99,212,99,*,FALSE,sram_marker2,mask,sram_marker2,NO
213,0,213,0,*,FALSE,via23,mask,via23,YES
213,1,213,1,*,FALSE,via23,mask,via23,YES
213,2,213,2,*,FALSE,via23_keepout,mask,via23_keepout,YES
213,4373,213,4373,*,FALSE,temp10_sram,mask,ay_critexcl_temp10_sram,YES
213,5,213,5,*,FALSE,via23_culinevspprt,mask,via23_culinevspprt,NO
213,52,213,52,*,FALSE,via23_dummy,mask,via23_dummy,NO
213,61,213,61,*,FALSE,via23_obstruction,mask,via23_obstruction,NO
213,84,213,84,*,FALSE,via23_procctrlimg,mask,via23_procctrlimg,NO
237,0,237,0,*,FALSE,via67,mask,via67,NO
237,1,237,1,*,FALSE,via67,mask,via67,NO
237,2,237,2,*,FALSE,via67_keepout,mask,via67_keepout,NO
237,52,237,52,*,FALSE,via67_dummy,mask,via67_dummy,NO
237,61,237,61,*,FALSE,via67_obstruction,mask,via67_obstruction,NO
241,7,D,,*,FALSE,Utext,text,Utext,NO
245,0,245,0,*,FALSE,m0poly,mask,m0poly,YES
245,20,245,20,*,FALSE,m0poly_label,mask,m0poly_label,NO
245,32,245,32,*,FALSE,m0poly_pin,mask,m0poly_pin,NO
247,0,247,0,*,FALSE,poly_cut,mask,poly_cut,YES
247,2,247,2,*,FALSE,poly_cut_keepout,mask,poly_cut_keepout,YES
247,4373,247,4373,*,FALSE,temp8_sram,mask,ct_critexcl_temp8_sram,YES
247,55,247,55,*,FALSE,poly_cut_dummycell2,mask,poly_cut_dummycell2,NO
247,58,247,58,*,FALSE,poly_cut_dummycell1,mask,poly_cut_dummycell1,NO
247,84,247,84,*,FALSE,temp18_temporary,mask,temp18_temporary,NO
519,84,519,84,*,FALSE,temp20_temporary,mask,temp20_temporary,NO
743,52,743,52,*,FALSE,temp3_temporary,mask,temp3_temporary,NO
743,55,743,55,*,FALSE,temp4_temporary,mask,temp4_temporary,NO
743,58,743,58,*,FALSE,temp1_temporary,mask,temp1_temporary,NO
780,11,780,11,*,FALSE,lvtn,mask,lvtn,YES
780,140,780,140,*,FALSE,resistor_drc,mask,resistor_drc,NO
780,177,780,177,*,FALSE,nplus_rvt,mask,nplus_rvt,NO
780,178,780,178,*,FALSE,pplus_rvt,mask,pplus_rvt,NO
780,47,780,47,*,FALSE,pplus,mask,pplus,YES
800,10,800,10,*,FALSE,zvtp_hv,mask,zvtp_hv,NO
800,11,800,11,*,FALSE,blksd_soi,mask,blksd_soi,YES
800,12,800,12,*,FALSE,hiprec_res_lvs,mask,hiprec_res_lvs,NO
800,13,800,13,*,FALSE,polyres_lvs,mask,polyres_lvs,NO
800,1,800,1,*,FALSE,diode_antenna_marker,mask,diode_antenna_marker,YES
800,4,800,4,*,FALSE,lvtn_hv,mask,lvtn_hv,NO
800,5,800,5,*,FALSE,lvtp_hv,mask,lvtp_hv,NO
800,8,800,8,*,FALSE,ulvtn_hv,mask,ulvtn_hv,NO
800,9,800,9,*,FALSE,ulvtp_hv,mask,ulvtp_hv,NO
1008,0,1008,0,*,FALSE,nplus,mask,nplus,YES
1008,52,1008,52,*,FALSE,temp7_temporary,mask,temp7_temporary,NO
1008,55,1008,55,*,FALSE,temp8_temporary,mask,temp8_temporary,NO
1008,58,1008,58,*,FALSE,temp2_temporary,mask,temp2_temporary,NO
2720,8,D,,*,FALSE,m2ipin_internal,flag,M2IPIN,NO
2721,8,D,,*,FALSE,m3ipin_internal,flag,M3IPIN,NO
2722,8,D,,*,FALSE,m4ipin_internal,flag,M4IPIN,NO
2723,8,D,,*,FALSE,m5ipin_internal,mask,M5IPIN,NO
2724,8,D,,*,FALSE,m0_xlabel,flag,XLVSM0,NO
2725,8,D,,*,FALSE,m1_xlabel,flag,XLVSM1,NO
2726,8,D,,*,FALSE,m2_xlabel,flag,XLVSM2,NO
2727,8,D,,*,FALSE,m3_xlabel,flag,XLVSM3,NO
2728,8,D,,*,FALSE,m4_xlabel,flag,XLVSM4,NO
2729,8,2729,8,*,FALSE,m5_xlabel,mask,XLVSM5,NO
2730,8,2730,8,*,FALSE,m6_xlabel,mask,XLVSM6,NO
2738,8,D,,*,FALSE,text_internal,flag,TEXT,NO
2739,8,D,,*,FALSE,text1_internal,flag,TEXT_1,NO
2740,8,D,,*,FALSE,outl_internal,flag,OUTL,NO
2742,8,2742,8,*,FALSE,via23blk_internal,mask,VIA23BLK,NO
2743,8,D,,*,FALSE,prog,flag,PROG,NO
2744,8,D,,*,FALSE,ctext_internal,flag,CTEXT,NO
2746,8,D,,*,FALSE,m6ipin_internal,mask,M6IPIN,NO
2747,8,D,,*,FALSE,m7ipin_internal,mask,M7IPIN,NO
2748,8,D,,*,FALSE,m8ipin_internal,mask,M8IPIN,NO
4111,0,4111,0,*,FALSE,poly_cddummy,mask,poly_cddummy,NO
4112,0,4112,0,*,FALSE,temp5_temporary,mask,temp5_temporary,NO
4121,0,4121,0,*,FALSE,sram_marker10,mask,sram_marker10,NO
4323,11,4323,11,*,FALSE,sram_marker11,mask,sram_marker11,NO
4323,218,4323,218,*,FALSE,sram_marker12,mask,sram_marker12,NO
4323,259,4323,259,*,FALSE,dnwell_backbias,mask,dnwell_backbias,YES
4323,283,4323,283,*,FALSE,sram_ull_marker,mask,sram_ull_marker,NO
4323,304,4323,304,*,FALSE,rom_waive_drc,mask,rom_waive_drc,NO
4323,43,4323,43,*,FALSE,res500_drc,mask,res500_drc,NO
4327,0,4327,0,*,FALSE,ubm,mask,ubm,NO
4328,0,4328,0,*,FALSE,passopen2,mask,passopen2,NO
4344,84,4344,84,*,FALSE,temp17_temporary,mask,temp17_temporary,NO
4431,0,4431,0,*,FALSE,momcap_1v8,mask,momcap_1v8,NO
4448,0,4448,0,*,FALSE,momcap_1v2,mask,momcap_1v2,NO
4502,0,4502,0,*,FALSE,temp6_temporary,mask,temp6_temporary,NO
4503,0,4503,0,*,FALSE,elvtn,mask,elvtn,NO
4505,0,4505,0,*,FALSE,elvtp,mask,elvtp,NO
4601,0,4601,0,*,FALSE,ulpn,mask,ulpn,NO
4602,0,4602,0,*,FALSE,ulpp,mask,ulpp,NO
5001,0,5001,0,*,FALSE,esd_hbjt_drc,mask,esd_hbjt_drc,NO
