Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2663043193864b02b848fbc4e891e455 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DSM_test_behav xil_defaultlib.DSM_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/ecestudent/Junk/DSM_junk/DSM_junk.srcs/sources_1/new/DSM_Top.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port increment [/home/ecestudent/Junk/DSM_junk/DSM_junk.srcs/sources_1/new/DSM_Top.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delta_sigma_modulator
Compiling module xil_defaultlib.lut
Compiling module xil_defaultlib.DSM_Top
Compiling module xil_defaultlib.DSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DSM_test_behav
