Analysis & Synthesis report for vga
Fri Apr 19 01:49:05 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: vgaController:vgaCont
 13. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: videoGen:videoGen|RandomGen:random|lpm_divide:Mod0
 16. Port Connectivity Checks: "videoGen:videoGen|rectgen:lHoriz"
 17. Port Connectivity Checks: "videoGen:videoGen|rectgen:wHoriz"
 18. Port Connectivity Checks: "videoGen:videoGen|rectgen:iL3"
 19. Port Connectivity Checks: "videoGen:videoGen|rectgen:iL2R"
 20. Port Connectivity Checks: "videoGen:videoGen|rectgen:iL2"
 21. Port Connectivity Checks: "videoGen:videoGen|rectgen:iL"
 22. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP25"
 23. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP24"
 24. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP23"
 25. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP22"
 26. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP21"
 27. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP20"
 28. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP19"
 29. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP18"
 30. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP17"
 31. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP16"
 32. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP15"
 33. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP14"
 34. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP13"
 35. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP12"
 36. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP11"
 37. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP10"
 38. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP9"
 39. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP8"
 40. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP7"
 41. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP6"
 42. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP5"
 43. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP4"
 44. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP3"
 45. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP2"
 46. Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP1"
 47. Port Connectivity Checks: "videoGen:videoGen|rectgen:boat21"
 48. Port Connectivity Checks: "videoGen:videoGen|rectgen:boat16"
 49. Port Connectivity Checks: "videoGen:videoGen|rectgen:boat11"
 50. Port Connectivity Checks: "videoGen:videoGen|rectgen:boat6"
 51. Port Connectivity Checks: "videoGen:videoGen|rectgen:boat1"
 52. Port Connectivity Checks: "videoGen:videoGen|rectgen:squareSel"
 53. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen16"
 54. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen15"
 55. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen14"
 56. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen13"
 57. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen12"
 58. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen11"
 59. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen10"
 60. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen9"
 61. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen8"
 62. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen7"
 63. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen6"
 64. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen5"
 65. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen4"
 66. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen3"
 67. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen2"
 68. Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen1"
 69. Port Connectivity Checks: "videoGen:videoGen|registroBarcos:barcosPl"
 70. Port Connectivity Checks: "videoGen:videoGen|registroBarcos:barcosCOM"
 71. Port Connectivity Checks: "videoGen:videoGen|RandomGen:random"
 72. Port Connectivity Checks: "videoGen:videoGen|slowClock:sc"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 19 01:49:05 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; vga                                            ;
; Top-level Entity Name           ; vga                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 233                                            ;
; Total pins                      ; 38                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; vga                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; slowClock.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv               ;         ;
; registroBarcos.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv          ;         ;
; rectgen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv                 ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv                     ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv                ;         ;
; RandomGen.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv               ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vgaController.sv           ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/pll.sv                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                  ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                       ;         ;
; db/lpm_divide_dho.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_divide_dho.tdf      ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/abs_divider_jbg.tdf     ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/alt_u_div_mve.tdf       ;         ;
; db/lpm_abs_jn9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_abs_jn9.tdf         ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_abs_4p9.tdf         ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_divide_62m.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/alt_u_div_ose.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 675               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1094              ;
;     -- 7 input functions                    ; 35                ;
;     -- 6 input functions                    ; 217               ;
;     -- 5 input functions                    ; 250               ;
;     -- 4 input functions                    ; 238               ;
;     -- <=3 input functions                  ; 354               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 233               ;
;                                             ;                   ;
; I/O pins                                    ; 38                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; pll:vgapll|toggle ;
; Maximum fan-out                             ; 162               ;
; Total fan-out                               ; 5235              ;
; Average fan-out                             ; 3.73              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |vga                                         ; 1094 (0)            ; 233 (0)                   ; 0                 ; 0          ; 38   ; 0            ; |vga                                                                                                                                         ; vga                 ; work         ;
;    |pll:vgapll|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|pll:vgapll                                                                                                                              ; pll                 ; work         ;
;    |vgaController:vgaCont|                   ; 33 (33)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|vgaController:vgaCont                                                                                                                   ; vgaController       ; work         ;
;    |videoGen:videoGen|                       ; 1060 (168)          ; 212 (75)                  ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen                                                                                                                       ; videoGen            ; work         ;
;       |RandomGen:random|                     ; 40 (34)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|RandomGen:random                                                                                                      ; RandomGen           ; work         ;
;          |lpm_divide:Mod0|                   ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|RandomGen:random|lpm_divide:Mod0                                                                                      ; lpm_divide          ; work         ;
;             |lpm_divide_62m:auto_generated|  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|RandomGen:random|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                        ; lpm_divide_62m      ; work         ;
;                |sign_div_unsign_9kh:divider| ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|RandomGen:random|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                            ; sign_div_unsign_9kh ; work         ;
;                   |alt_u_div_ose:divider|    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|RandomGen:random|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider      ; alt_u_div_ose       ; work         ;
;       |rectgen:boat10|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat10                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat11|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat11                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat12|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat12                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat14|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat14                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat16|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat16                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat17|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat17                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat18|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat18                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat1|                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat1                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat21|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat21                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat22|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat22                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat23|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat23                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat24|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat24                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat25|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat25                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boat2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat2                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat3|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat3                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat4|                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat4                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat5|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat5                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat6|                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat6                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat7|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat7                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boat8|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boat8                                                                                                         ; rectgen             ; work         ;
;       |rectgen:boatP10|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP10                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP11|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP11                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP12|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP12                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP13|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP13                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP14|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP14                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP15|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP15                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP17|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP17                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP18|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP18                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP19|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP19                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP1|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP1                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP20|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP20                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP21|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP21                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP22|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP22                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP23|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP23                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP24|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP24                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP25|                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP25                                                                                                       ; rectgen             ; work         ;
;       |rectgen:boatP2|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP2                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP3|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP3                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP4|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP4                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP5|                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP5                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP7|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP7                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP8|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP8                                                                                                        ; rectgen             ; work         ;
;       |rectgen:boatP9|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:boatP9                                                                                                        ; rectgen             ; work         ;
;       |rectgen:iL2R|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:iL2R                                                                                                          ; rectgen             ; work         ;
;       |rectgen:iL|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:iL                                                                                                            ; rectgen             ; work         ;
;       |rectgen:lHoriz|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:lHoriz                                                                                                        ; rectgen             ; work         ;
;       |rectgen:rectgen10|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen10                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen11|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen11                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen12|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen12                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen13|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen13                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen14|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen14                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen15|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen15                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen16|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen16                                                                                                     ; rectgen             ; work         ;
;       |rectgen:rectgen8|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen8                                                                                                      ; rectgen             ; work         ;
;       |rectgen:rectgen9|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:rectgen9                                                                                                      ; rectgen             ; work         ;
;       |rectgen:squareSel|                    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|rectgen:squareSel                                                                                                     ; rectgen             ; work         ;
;       |registroBarcos:barcosCOM|             ; 342 (291)           ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM                                                                                              ; registroBarcos      ; work         ;
;          |lpm_divide:Mod0|                   ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0                                                                              ; lpm_divide          ; work         ;
;             |lpm_divide_dho:auto_generated|  ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0|lpm_divide_dho:auto_generated                                                ; lpm_divide_dho      ; work         ;
;                |abs_divider_jbg:divider|     ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider                        ; abs_divider_jbg     ; work         ;
;                   |alt_u_div_mve:divider|    ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider  ; alt_u_div_mve       ; work         ;
;                   |lpm_abs_4p9:my_abs_num|   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9         ; work         ;
;       |registroBarcos:barcosPl|              ; 365 (314)           ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl                                                                                               ; registroBarcos      ; work         ;
;          |lpm_divide:Mod0|                   ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0                                                                               ; lpm_divide          ; work         ;
;             |lpm_divide_dho:auto_generated|  ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0|lpm_divide_dho:auto_generated                                                 ; lpm_divide_dho      ; work         ;
;                |abs_divider_jbg:divider|     ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider                         ; abs_divider_jbg     ; work         ;
;                   |alt_u_div_mve:divider|    ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider   ; alt_u_div_mve       ; work         ;
;                   |lpm_abs_4p9:my_abs_num|   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num  ; lpm_abs_4p9         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                  ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; videoGen:videoGen|registroBarcos:barcosPl|ones_count[3..31]     ; Stuck at GND due to stuck port data_in                              ;
; videoGen:videoGen|registroBarcos:barcosCOM|ones_count[3..31]    ; Stuck at GND due to stuck port data_in                              ;
; videoGen:videoGen|registroBarcos:barcosCOM|first_time           ; Merged with videoGen:videoGen|registroBarcos:barcosPl|first_time    ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[0]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[0] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[1]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[1] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[2]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[2] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[3]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[3] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[4]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[4] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[5]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[6]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[6]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[7]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[7]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[8]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[8]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[9]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[9]          ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[10]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[10]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[11]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[11]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[12]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[12]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[13]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[13]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[14]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[14]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[15]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[15]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[16]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[16]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[17]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[17]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[18]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[18]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[19]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[19]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[20]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[20]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[21]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[21]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[22]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[22]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[23]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[23]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[24]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[24]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[25]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[25]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[26]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[26]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[27]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[27]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[28]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[28]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[29]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[29]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[30]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[30]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|start_bit[31]        ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosCOM|position[31]         ; Merged with videoGen:videoGen|registroBarcos:barcosCOM|start_bit[5] ;
; videoGen:videoGen|registroBarcos:barcosPl|position[5..9,11..31] ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[10]  ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[5..31]      ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[10]  ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[4]          ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[4]   ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[3]          ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[3]   ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[2]          ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[2]   ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[1]          ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[1]   ;
; videoGen:videoGen|registroBarcos:barcosPl|start_bit[0]          ; Merged with videoGen:videoGen|registroBarcos:barcosPl|position[0]   ;
; videoGen:videoGen|registroBarcos:barcosPl|first_time            ; Merged with videoGen:videoGen|rst_n                                 ;
; Total Number of Removed Registers = 176                         ;                                                                     ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 233   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; videoGen:videoGen|rightC[8]                 ; 6       ;
; videoGen:videoGen|rightC[7]                 ; 7       ;
; videoGen:videoGen|rightC[4]                 ; 5       ;
; videoGen:videoGen|rightC[3]                 ; 5       ;
; videoGen:videoGen|rightC[1]                 ; 5       ;
; videoGen:videoGen|rightC[0]                 ; 5       ;
; videoGen:videoGen|botC[6]                   ; 4       ;
; videoGen:videoGen|botC[5]                   ; 4       ;
; videoGen:videoGen|botC[4]                   ; 4       ;
; videoGen:videoGen|botC[3]                   ; 3       ;
; videoGen:videoGen|botC[2]                   ; 3       ;
; videoGen:videoGen|botC[1]                   ; 3       ;
; videoGen:videoGen|topC[6]                   ; 2       ;
; videoGen:videoGen|topC[3]                   ; 2       ;
; videoGen:videoGen|topC[2]                   ; 2       ;
; videoGen:videoGen|leftC[8]                  ; 2       ;
; videoGen:videoGen|leftC[6]                  ; 2       ;
; videoGen:videoGen|leftC[5]                  ; 2       ;
; videoGen:videoGen|leftC[3]                  ; 2       ;
; videoGen:videoGen|i[4]                      ; 9       ;
; videoGen:videoGen|i[3]                      ; 9       ;
; videoGen:videoGen|RandomGen:random|lfsr[2]  ; 4       ;
; videoGen:videoGen|RandomGen:random|lfsr[0]  ; 3       ;
; videoGen:videoGen|RandomGen:random|lfsr[4]  ; 4       ;
; videoGen:videoGen|RandomGen:random|lfsr[19] ; 2       ;
; videoGen:videoGen|RandomGen:random|lfsr[21] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[15] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[14] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[13] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[11] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[10] ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[9]  ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[8]  ; 1       ;
; videoGen:videoGen|RandomGen:random|lfsr[7]  ; 1       ;
; Total number of inverted registers = 34     ;         ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga|videoGen:videoGen|topC[9]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |vga|videoGen:videoGen|RandomGen:random|result[17]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |vga|videoGen:videoGen|RandomGen:random|result[4]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga|videoGen:videoGen|leftC[2]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga|videoGen:videoGen|RandomGen:random|result[11]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga|videoGen:videoGen|RandomGen:random|result[15]           ;
; 24:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |vga|videoGen:videoGen|registroBarcos:barcosCOM|start_bit[2] ;
; 24:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |vga|videoGen:videoGen|registroBarcos:barcosPl|position[3]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga|videoGen:videoGen|topC[3]                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga|videoGen:videoGen|leftC[5]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_dho ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|registroBarcos:barcosPl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_dho ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:videoGen|RandomGen:random|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:lHoriz" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; left[5..3]  ; Input ; Info     ; Stuck at VCC                ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                ;
; left[2..1]  ; Input ; Info     ; Stuck at GND                ;
; left[9]     ; Input ; Info     ; Stuck at GND                ;
; left[8]     ; Input ; Info     ; Stuck at VCC                ;
; left[0]     ; Input ; Info     ; Stuck at VCC                ;
; right[5..3] ; Input ; Info     ; Stuck at GND                ;
; right[9]    ; Input ; Info     ; Stuck at GND                ;
; right[8]    ; Input ; Info     ; Stuck at VCC                ;
; right[7]    ; Input ; Info     ; Stuck at GND                ;
; right[6]    ; Input ; Info     ; Stuck at VCC                ;
; right[2]    ; Input ; Info     ; Stuck at VCC                ;
; right[1]    ; Input ; Info     ; Stuck at GND                ;
; right[0]    ; Input ; Info     ; Stuck at VCC                ;
; top[8..6]   ; Input ; Info     ; Stuck at VCC                ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                ;
; top[2..1]   ; Input ; Info     ; Stuck at GND                ;
; top[9]      ; Input ; Info     ; Stuck at GND                ;
; top[3]      ; Input ; Info     ; Stuck at VCC                ;
; top[0]      ; Input ; Info     ; Stuck at VCC                ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                ;
; bot[9]      ; Input ; Info     ; Stuck at GND                ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                ;
; bot[2]      ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:wHoriz" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; left[3..2]  ; Input ; Info     ; Stuck at VCC                ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                ;
; left[9]     ; Input ; Info     ; Stuck at GND                ;
; left[8]     ; Input ; Info     ; Stuck at VCC                ;
; left[5]     ; Input ; Info     ; Stuck at VCC                ;
; left[4]     ; Input ; Info     ; Stuck at GND                ;
; right[5..3] ; Input ; Info     ; Stuck at GND                ;
; right[9]    ; Input ; Info     ; Stuck at GND                ;
; right[8]    ; Input ; Info     ; Stuck at VCC                ;
; right[7]    ; Input ; Info     ; Stuck at GND                ;
; right[6]    ; Input ; Info     ; Stuck at VCC                ;
; right[2]    ; Input ; Info     ; Stuck at VCC                ;
; right[1]    ; Input ; Info     ; Stuck at GND                ;
; right[0]    ; Input ; Info     ; Stuck at VCC                ;
; top[8..6]   ; Input ; Info     ; Stuck at VCC                ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                ;
; top[2..1]   ; Input ; Info     ; Stuck at GND                ;
; top[9]      ; Input ; Info     ; Stuck at GND                ;
; top[3]      ; Input ; Info     ; Stuck at VCC                ;
; top[0]      ; Input ; Info     ; Stuck at VCC                ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                ;
; bot[9]      ; Input ; Info     ; Stuck at GND                ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                ;
; bot[2]      ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:iL3" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC             ;
; left[5..2]  ; Input ; Info     ; Stuck at GND             ;
; left[9]     ; Input ; Info     ; Stuck at GND             ;
; left[8]     ; Input ; Info     ; Stuck at VCC             ;
; left[7]     ; Input ; Info     ; Stuck at GND             ;
; left[6]     ; Input ; Info     ; Stuck at VCC             ;
; right[5..3] ; Input ; Info     ; Stuck at GND             ;
; right[9]    ; Input ; Info     ; Stuck at GND             ;
; right[8]    ; Input ; Info     ; Stuck at VCC             ;
; right[7]    ; Input ; Info     ; Stuck at GND             ;
; right[6]    ; Input ; Info     ; Stuck at VCC             ;
; right[2]    ; Input ; Info     ; Stuck at VCC             ;
; right[1]    ; Input ; Info     ; Stuck at GND             ;
; right[0]    ; Input ; Info     ; Stuck at VCC             ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC             ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC             ;
; top[9]      ; Input ; Info     ; Stuck at GND             ;
; top[6]      ; Input ; Info     ; Stuck at GND             ;
; top[5]      ; Input ; Info     ; Stuck at VCC             ;
; top[4]      ; Input ; Info     ; Stuck at GND             ;
; top[1]      ; Input ; Info     ; Stuck at GND             ;
; top[0]      ; Input ; Info     ; Stuck at VCC             ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC             ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC             ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND             ;
; bot[9]      ; Input ; Info     ; Stuck at GND             ;
; bot[3]      ; Input ; Info     ; Stuck at VCC             ;
; bot[2]      ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:iL2R" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; left[5..4]  ; Input ; Info     ; Stuck at VCC              ;
; left[2..0]  ; Input ; Info     ; Stuck at VCC              ;
; left[7..6]  ; Input ; Info     ; Stuck at GND              ;
; left[9]     ; Input ; Info     ; Stuck at GND              ;
; left[8]     ; Input ; Info     ; Stuck at VCC              ;
; left[3]     ; Input ; Info     ; Stuck at GND              ;
; right[5..3] ; Input ; Info     ; Stuck at VCC              ;
; right[7..6] ; Input ; Info     ; Stuck at GND              ;
; right[2..1] ; Input ; Info     ; Stuck at GND              ;
; right[9]    ; Input ; Info     ; Stuck at GND              ;
; right[8]    ; Input ; Info     ; Stuck at VCC              ;
; right[0]    ; Input ; Info     ; Stuck at VCC              ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC              ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC              ;
; top[9]      ; Input ; Info     ; Stuck at GND              ;
; top[6]      ; Input ; Info     ; Stuck at GND              ;
; top[5]      ; Input ; Info     ; Stuck at VCC              ;
; top[4]      ; Input ; Info     ; Stuck at GND              ;
; top[1]      ; Input ; Info     ; Stuck at GND              ;
; top[0]      ; Input ; Info     ; Stuck at VCC              ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC              ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC              ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND              ;
; bot[9]      ; Input ; Info     ; Stuck at GND              ;
; bot[3]      ; Input ; Info     ; Stuck at VCC              ;
; bot[2]      ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:iL2" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; left[5..4]  ; Input ; Info     ; Stuck at VCC             ;
; left[2..0]  ; Input ; Info     ; Stuck at VCC             ;
; left[7..6]  ; Input ; Info     ; Stuck at GND             ;
; left[9]     ; Input ; Info     ; Stuck at GND             ;
; left[8]     ; Input ; Info     ; Stuck at VCC             ;
; left[3]     ; Input ; Info     ; Stuck at GND             ;
; right[5..3] ; Input ; Info     ; Stuck at VCC             ;
; right[7..6] ; Input ; Info     ; Stuck at GND             ;
; right[2..1] ; Input ; Info     ; Stuck at GND             ;
; right[9]    ; Input ; Info     ; Stuck at GND             ;
; right[8]    ; Input ; Info     ; Stuck at VCC             ;
; right[0]    ; Input ; Info     ; Stuck at VCC             ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC             ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC             ;
; top[9]      ; Input ; Info     ; Stuck at GND             ;
; top[6]      ; Input ; Info     ; Stuck at GND             ;
; top[5]      ; Input ; Info     ; Stuck at VCC             ;
; top[4]      ; Input ; Info     ; Stuck at GND             ;
; top[1]      ; Input ; Info     ; Stuck at GND             ;
; top[0]      ; Input ; Info     ; Stuck at VCC             ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC             ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC             ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND             ;
; bot[9]      ; Input ; Info     ; Stuck at GND             ;
; bot[3]      ; Input ; Info     ; Stuck at VCC             ;
; bot[2]      ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:iL" ;
+-------------+-------+----------+-------------------------+
; Port        ; Type  ; Severity ; Details                 ;
+-------------+-------+----------+-------------------------+
; left[3..2]  ; Input ; Info     ; Stuck at VCC            ;
; left[7..6]  ; Input ; Info     ; Stuck at GND            ;
; left[1..0]  ; Input ; Info     ; Stuck at GND            ;
; left[9]     ; Input ; Info     ; Stuck at GND            ;
; left[8]     ; Input ; Info     ; Stuck at VCC            ;
; left[5]     ; Input ; Info     ; Stuck at VCC            ;
; left[4]     ; Input ; Info     ; Stuck at GND            ;
; right[3..1] ; Input ; Info     ; Stuck at VCC            ;
; right[7..6] ; Input ; Info     ; Stuck at GND            ;
; right[9]    ; Input ; Info     ; Stuck at GND            ;
; right[8]    ; Input ; Info     ; Stuck at VCC            ;
; right[5]    ; Input ; Info     ; Stuck at VCC            ;
; right[4]    ; Input ; Info     ; Stuck at GND            ;
; right[0]    ; Input ; Info     ; Stuck at GND            ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC            ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC            ;
; top[9]      ; Input ; Info     ; Stuck at GND            ;
; top[6]      ; Input ; Info     ; Stuck at GND            ;
; top[5]      ; Input ; Info     ; Stuck at VCC            ;
; top[4]      ; Input ; Info     ; Stuck at GND            ;
; top[1]      ; Input ; Info     ; Stuck at GND            ;
; top[0]      ; Input ; Info     ; Stuck at VCC            ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC            ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC            ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND            ;
; bot[9]      ; Input ; Info     ; Stuck at GND            ;
; bot[3]      ; Input ; Info     ; Stuck at VCC            ;
; bot[2]      ; Input ; Info     ; Stuck at GND            ;
+-------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP25"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP24"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP23"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP22"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP21"                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP20"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP19"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP18"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP17"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP16"                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP15"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP14"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP13"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP12"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP11"                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP10"                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP9"                                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP8"                                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP7"                                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP6"                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP5"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP4"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP3"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP2"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boatP1"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boat21" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; left[9..5]  ; Input ; Info     ; Stuck at GND                ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                ;
; left[4]     ; Input ; Info     ; Stuck at VCC                ;
; left[1]     ; Input ; Info     ; Stuck at VCC                ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                ;
; right[9..7] ; Input ; Info     ; Stuck at GND                ;
; right[5..3] ; Input ; Info     ; Stuck at GND                ;
; right[6]    ; Input ; Info     ; Stuck at VCC                ;
; right[0]    ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boat16" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; left[9..5]  ; Input ; Info     ; Stuck at GND                ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                ;
; left[4]     ; Input ; Info     ; Stuck at VCC                ;
; left[1]     ; Input ; Info     ; Stuck at VCC                ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                ;
; right[9..7] ; Input ; Info     ; Stuck at GND                ;
; right[5..3] ; Input ; Info     ; Stuck at GND                ;
; right[6]    ; Input ; Info     ; Stuck at VCC                ;
; right[0]    ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boat11" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; left[9..5]  ; Input ; Info     ; Stuck at GND                ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                ;
; left[4]     ; Input ; Info     ; Stuck at VCC                ;
; left[1]     ; Input ; Info     ; Stuck at VCC                ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                ;
; right[9..7] ; Input ; Info     ; Stuck at GND                ;
; right[5..3] ; Input ; Info     ; Stuck at GND                ;
; right[6]    ; Input ; Info     ; Stuck at VCC                ;
; right[0]    ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boat6" ;
+-------------+-------+----------+----------------------------+
; Port        ; Type  ; Severity ; Details                    ;
+-------------+-------+----------+----------------------------+
; left[9..5]  ; Input ; Info     ; Stuck at GND               ;
; left[3..2]  ; Input ; Info     ; Stuck at GND               ;
; left[4]     ; Input ; Info     ; Stuck at VCC               ;
; left[1]     ; Input ; Info     ; Stuck at VCC               ;
; right[2..1] ; Input ; Info     ; Stuck at VCC               ;
; right[9..7] ; Input ; Info     ; Stuck at GND               ;
; right[5..3] ; Input ; Info     ; Stuck at GND               ;
; right[6]    ; Input ; Info     ; Stuck at VCC               ;
; right[0]    ; Input ; Info     ; Stuck at GND               ;
+-------------+-------+----------+----------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:boat1" ;
+-------------+-------+----------+----------------------------+
; Port        ; Type  ; Severity ; Details                    ;
+-------------+-------+----------+----------------------------+
; left[9..5]  ; Input ; Info     ; Stuck at GND               ;
; left[3..2]  ; Input ; Info     ; Stuck at GND               ;
; left[4]     ; Input ; Info     ; Stuck at VCC               ;
; left[1]     ; Input ; Info     ; Stuck at VCC               ;
; right[2..1] ; Input ; Info     ; Stuck at VCC               ;
; right[9..7] ; Input ; Info     ; Stuck at GND               ;
; right[5..3] ; Input ; Info     ; Stuck at GND               ;
; right[6]    ; Input ; Info     ; Stuck at VCC               ;
; right[0]    ; Input ; Info     ; Stuck at GND               ;
+-------------+-------+----------+----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:squareSel" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; on   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen16"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[5..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen15"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen14"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..6]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..6] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen13"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen12"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen11"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[4..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen10"                                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen9"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen8"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[6..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen7"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen6"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen5"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen4"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..7]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen3"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..7]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[5..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen2"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[3]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|rectgen:rectgen1"                                                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|registroBarcos:barcosPl" ;
+-------------------+-------+----------+--------------------------------+
; Port              ; Type  ; Severity ; Details                        ;
+-------------------+-------+----------+--------------------------------+
; TotalBarcos[1..0] ; Input ; Info     ; Stuck at GND                   ;
; TotalBarcos[2]    ; Input ; Info     ; Stuck at VCC                   ;
+-------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|registroBarcos:barcosCOM" ;
+-------------------+-------+----------+---------------------------------+
; Port              ; Type  ; Severity ; Details                         ;
+-------------------+-------+----------+---------------------------------+
; TotalBarcos[1..0] ; Input ; Info     ; Stuck at GND                    ;
; TotalBarcos[2]    ; Input ; Info     ; Stuck at VCC                    ;
+-------------------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|RandomGen:random"                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; seed[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[11..7]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[23..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[18..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[6..5]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[24]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[21]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[20]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[19]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[12]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[4]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[3]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[2]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[1]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[0]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rand_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:videoGen|slowClock:sc"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_1Hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 233                         ;
;     CLR               ; 30                          ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 17                          ;
;     ENA SCLR          ; 31                          ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 10                          ;
;     plain             ; 122                         ;
; arriav_lcell_comb     ; 1095                        ;
;     arith             ; 143                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 12                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 917                         ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 80                          ;
;         4 data inputs ; 226                         ;
;         5 data inputs ; 250                         ;
;         6 data inputs ; 217                         ;
; boundary_port         ; 38                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Apr 19 01:48:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.sv
    Info (12023): Found entity 1: slowClock File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen_tb.sv
    Info (12023): Found entity 1: videoGen_tb File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrobarcos_tb.sv
    Info (12023): Found entity 1: registroBarcos_tb File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrobarcos.sv
    Info (12023): Found entity 1: registroBarcos File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file randomgen_tb.sv
    Info (12023): Found entity 1: RandomGen_tb File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file randomgen.sv
    Info (12023): Found entity 1: RandomGen File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/chargenrom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at videoGen.sv(134): created implicit net for "iR2R" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 134
Info (12127): Elaborating entity "vga" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 10
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 13
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:videoGen" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(14): object "NumBarco" assigned a value but never read File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 14
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(51): object "offset" assigned a value but never read File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(52): object "done" assigned a value but never read File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 52
Warning (10230): Verilog HDL assignment warning at videoGen.sv(170): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 170
Warning (10230): Verilog HDL assignment warning at videoGen.sv(171): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 171
Warning (10230): Verilog HDL assignment warning at videoGen.sv(175): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 175
Warning (10230): Verilog HDL assignment warning at videoGen.sv(176): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 176
Warning (10230): Verilog HDL assignment warning at videoGen.sv(180): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 180
Warning (10230): Verilog HDL assignment warning at videoGen.sv(181): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 181
Warning (10230): Verilog HDL assignment warning at videoGen.sv(185): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 185
Warning (10230): Verilog HDL assignment warning at videoGen.sv(186): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 186
Warning (10230): Verilog HDL assignment warning at videoGen.sv(192): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 192
Warning (10230): Verilog HDL assignment warning at videoGen.sv(193): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 193
Warning (10230): Verilog HDL assignment warning at videoGen.sv(195): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 195
Warning (10230): Verilog HDL assignment warning at videoGen.sv(196): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 196
Warning (10230): Verilog HDL assignment warning at videoGen.sv(197): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 197
Warning (10230): Verilog HDL assignment warning at videoGen.sv(198): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 198
Warning (10230): Verilog HDL assignment warning at videoGen.sv(200): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 200
Warning (10230): Verilog HDL assignment warning at videoGen.sv(201): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 201
Warning (10230): Verilog HDL assignment warning at videoGen.sv(202): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 202
Warning (10230): Verilog HDL assignment warning at videoGen.sv(203): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 203
Warning (10230): Verilog HDL assignment warning at videoGen.sv(205): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 205
Warning (10230): Verilog HDL assignment warning at videoGen.sv(206): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 206
Warning (10230): Verilog HDL assignment warning at videoGen.sv(207): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 207
Warning (10230): Verilog HDL assignment warning at videoGen.sv(208): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 208
Warning (10230): Verilog HDL assignment warning at videoGen.sv(210): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 210
Warning (10230): Verilog HDL assignment warning at videoGen.sv(211): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 211
Warning (10230): Verilog HDL assignment warning at videoGen.sv(212): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 212
Warning (10230): Verilog HDL assignment warning at videoGen.sv(213): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 213
Warning (10230): Verilog HDL assignment warning at videoGen.sv(217): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 217
Warning (10230): Verilog HDL assignment warning at videoGen.sv(218): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 218
Warning (10230): Verilog HDL assignment warning at videoGen.sv(220): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 220
Warning (10230): Verilog HDL assignment warning at videoGen.sv(221): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 221
Warning (10230): Verilog HDL assignment warning at videoGen.sv(222): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 222
Warning (10230): Verilog HDL assignment warning at videoGen.sv(223): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 223
Warning (10230): Verilog HDL assignment warning at videoGen.sv(225): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 225
Warning (10230): Verilog HDL assignment warning at videoGen.sv(226): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 226
Warning (10230): Verilog HDL assignment warning at videoGen.sv(227): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 227
Warning (10230): Verilog HDL assignment warning at videoGen.sv(228): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 228
Warning (10230): Verilog HDL assignment warning at videoGen.sv(230): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 230
Warning (10230): Verilog HDL assignment warning at videoGen.sv(231): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 231
Warning (10230): Verilog HDL assignment warning at videoGen.sv(232): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 232
Warning (10230): Verilog HDL assignment warning at videoGen.sv(233): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 233
Warning (10230): Verilog HDL assignment warning at videoGen.sv(235): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 235
Warning (10230): Verilog HDL assignment warning at videoGen.sv(236): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 236
Warning (10230): Verilog HDL assignment warning at videoGen.sv(237): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 237
Warning (10230): Verilog HDL assignment warning at videoGen.sv(238): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 238
Warning (10230): Verilog HDL assignment warning at videoGen.sv(242): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 242
Warning (10230): Verilog HDL assignment warning at videoGen.sv(243): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 243
Warning (10230): Verilog HDL assignment warning at videoGen.sv(245): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 245
Warning (10230): Verilog HDL assignment warning at videoGen.sv(246): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 246
Warning (10230): Verilog HDL assignment warning at videoGen.sv(247): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 247
Warning (10230): Verilog HDL assignment warning at videoGen.sv(248): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 248
Warning (10230): Verilog HDL assignment warning at videoGen.sv(250): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 250
Warning (10230): Verilog HDL assignment warning at videoGen.sv(251): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 251
Warning (10230): Verilog HDL assignment warning at videoGen.sv(252): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 252
Warning (10230): Verilog HDL assignment warning at videoGen.sv(253): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 253
Warning (10230): Verilog HDL assignment warning at videoGen.sv(255): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 255
Warning (10230): Verilog HDL assignment warning at videoGen.sv(256): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 256
Warning (10230): Verilog HDL assignment warning at videoGen.sv(257): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 257
Warning (10230): Verilog HDL assignment warning at videoGen.sv(258): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 258
Warning (10230): Verilog HDL assignment warning at videoGen.sv(260): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 260
Warning (10230): Verilog HDL assignment warning at videoGen.sv(261): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 261
Warning (10230): Verilog HDL assignment warning at videoGen.sv(262): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 262
Warning (10230): Verilog HDL assignment warning at videoGen.sv(263): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 263
Warning (10230): Verilog HDL assignment warning at videoGen.sv(267): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 267
Warning (10230): Verilog HDL assignment warning at videoGen.sv(268): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 268
Warning (10230): Verilog HDL assignment warning at videoGen.sv(270): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 270
Warning (10230): Verilog HDL assignment warning at videoGen.sv(271): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 271
Warning (10230): Verilog HDL assignment warning at videoGen.sv(272): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 272
Warning (10230): Verilog HDL assignment warning at videoGen.sv(273): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 273
Warning (10230): Verilog HDL assignment warning at videoGen.sv(275): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 275
Warning (10230): Verilog HDL assignment warning at videoGen.sv(276): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 276
Warning (10230): Verilog HDL assignment warning at videoGen.sv(277): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 277
Warning (10230): Verilog HDL assignment warning at videoGen.sv(278): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 278
Warning (10230): Verilog HDL assignment warning at videoGen.sv(280): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 280
Warning (10230): Verilog HDL assignment warning at videoGen.sv(281): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 281
Warning (10230): Verilog HDL assignment warning at videoGen.sv(282): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 282
Warning (10230): Verilog HDL assignment warning at videoGen.sv(283): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 283
Warning (10230): Verilog HDL assignment warning at videoGen.sv(285): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 285
Warning (10230): Verilog HDL assignment warning at videoGen.sv(286): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 286
Warning (10230): Verilog HDL assignment warning at videoGen.sv(287): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 287
Warning (10230): Verilog HDL assignment warning at videoGen.sv(288): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 288
Warning (10230): Verilog HDL assignment warning at videoGen.sv(340): truncated value with size 32 to match size of target (7) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 340
Warning (10230): Verilog HDL assignment warning at videoGen.sv(342): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 342
Warning (10230): Verilog HDL assignment warning at videoGen.sv(343): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 343
Warning (10230): Verilog HDL assignment warning at videoGen.sv(346): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 346
Warning (10230): Verilog HDL assignment warning at videoGen.sv(347): truncated value with size 32 to match size of target (10) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 347
Info (12128): Elaborating entity "slowClock" for hierarchy "videoGen:videoGen|slowClock:sc" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 24
Warning (10230): Verilog HDL assignment warning at slowClock.sv(15): truncated value with size 32 to match size of target (28) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv Line: 15
Info (12128): Elaborating entity "RandomGen" for hierarchy "videoGen:videoGen|RandomGen:random" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 25
Warning (10855): Verilog HDL warning at RandomGen.sv(13): initial value for variable lfsr should be constant File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 13
Warning (10230): Verilog HDL assignment warning at RandomGen.sv(24): truncated value with size 32 to match size of target (5) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 24
Warning (10230): Verilog HDL assignment warning at RandomGen.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 38
Info (12128): Elaborating entity "registroBarcos" for hierarchy "videoGen:videoGen|registroBarcos:barcosCOM" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at registroBarcos.sv(9): object "end_bit" assigned a value but never read File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 9
Warning (10764): Verilog HDL warning at registroBarcos.sv(36): converting signed shift amount to unsigned File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 36
Warning (10230): Verilog HDL assignment warning at registroBarcos.sv(36): truncated value with size 32 to match size of target (25) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 36
Warning (10230): Verilog HDL assignment warning at registroBarcos.sv(64): truncated value with size 32 to match size of target (3) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 64
Info (12128): Elaborating entity "rectgen" for hierarchy "videoGen:videoGen|rectgen:rectgen1" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 57
Warning (10230): Verilog HDL assignment warning at rectgen.sv(3): truncated value with size 32 to match size of target (1) File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:videoGen|registroBarcos:barcosCOM|Mod0" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:videoGen|registroBarcos:barcosPl|Mod0" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:videoGen|RandomGen:random|Mod0" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 24
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 54
Info (12133): Instantiated megafunction "videoGen:videoGen|registroBarcos:barcosCOM|lpm_divide:Mod0" with the following parameter: File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dho.tdf
    Info (12023): Found entity 1: lpm_divide_dho File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_divide_dho.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "videoGen:videoGen|RandomGen:random|lpm_divide:Mod0" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 24
Info (12133): Instantiated megafunction "videoGen:videoGen|RandomGen:random|lpm_divide:Mod0" with the following parameter: File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 42 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 23
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "moveY" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
    Warning (15610): No output dependent on input pin "dirX" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
    Warning (15610): No output dependent on input pin "dirY" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
    Warning (15610): No output dependent on input pin "lose" File: C:/Users/andres/Documents/TEC/Taller de Diseno Digital/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
Info (21057): Implemented 1185 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1147 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Fri Apr 19 01:49:05 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:34


