Classic Timing Analyzer report for CPU16
Tue Jun 21 01:08:46 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.621 ns                         ; reset                       ; register_A[12]                                                                          ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.578 ns                        ; register_out[3]$latch       ; register_out[3]                                                                         ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.785 ns                        ; reset                       ; program_counter[5]~reg0                                                                 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 85.63 MHz ( period = 11.678 ns ) ; program_address_register[6] ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; program_counter[6]~reg0     ; program_address_register[6]                                                             ; clock      ; clock    ; 143          ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                                                                                         ;            ;          ; 143          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                               ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 85.63 MHz ( period = 11.678 ns )                    ; program_address_register[6]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; program_address_register[7]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg7 ; clock      ; clock    ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 89.86 MHz ( period = 11.128 ns )                    ; register_out[2]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; program_address_register[4]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.134 ns                ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; register_out[10]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg10      ; clock      ; clock    ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; 91.52 MHz ( period = 10.926 ns )                    ; register_out[12]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 91.54 MHz ( period = 10.924 ns )                    ; register_out[11]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A                                     ; 91.61 MHz ( period = 10.916 ns )                    ; register_out[12]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg12      ; clock      ; clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; 91.68 MHz ( period = 10.908 ns )                    ; register_out[14]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 91.79 MHz ( period = 10.894 ns )                    ; register_out[5]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; register_out[9]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg9       ; clock      ; clock    ; None                        ; None                      ; 1.433 ns                ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; register_out[6]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; 91.86 MHz ( period = 10.886 ns )                    ; register_out[8]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg8       ; clock      ; clock    ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; 91.91 MHz ( period = 10.880 ns )                    ; register_out[15]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg15      ; clock      ; clock    ; None                        ; None                      ; 1.427 ns                ;
; N/A                                     ; 91.95 MHz ( period = 10.876 ns )                    ; register_out[3]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.430 ns                ;
; N/A                                     ; 92.01 MHz ( period = 10.868 ns )                    ; register_out[15]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 1.423 ns                ;
; N/A                                     ; 92.03 MHz ( period = 10.866 ns )                    ; register_out[13]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg13      ; clock      ; clock    ; None                        ; None                      ; 1.421 ns                ;
; N/A                                     ; 92.03 MHz ( period = 10.866 ns )                    ; register_out[10]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; register_out[7]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg7       ; clock      ; clock    ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; 92.06 MHz ( period = 10.862 ns )                    ; register_out[11]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg11      ; clock      ; clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 92.08 MHz ( period = 10.860 ns )                    ; register_out[14]$latch                                                             ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg14      ; clock      ; clock    ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; 92.13 MHz ( period = 10.854 ns )                    ; register_out[6]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg6       ; clock      ; clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; register_out[0]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; 92.89 MHz ( period = 10.766 ns )                    ; program_address_register[1]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.124 ns                ;
; N/A                                     ; 93.01 MHz ( period = 10.752 ns )                    ; program_address_register[5]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; program_address_register[4]                                                        ; program_counter[4]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 93.34 MHz ( period = 10.714 ns )                    ; program_address_register[3]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.120 ns                ;
; N/A                                     ; 93.53 MHz ( period = 10.692 ns )                    ; program_address_register[2]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.090 ns                ;
; N/A                                     ; 93.88 MHz ( period = 10.652 ns )                    ; program_address_register[6]                                                        ; program_counter[6]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.929 ns                ;
; N/A                                     ; 96.14 MHz ( period = 10.402 ns )                    ; register_out[2]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg2       ; clock      ; clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; program_address_register[5]                                                        ; program_counter[5]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.939 ns                ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; register_out[1]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 97.16 MHz ( period = 10.292 ns )                    ; register_out[4]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.141 ns                ;
; N/A                                     ; 97.20 MHz ( period = 10.288 ns )                    ; register_out[1]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg1       ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; 97.77 MHz ( period = 10.228 ns )                    ; register_out[13]$latch                                                             ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 1.104 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 97.92 MHz ( period = 10.212 ns )                    ; register_out[0]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg0       ; clock      ; clock    ; None                        ; None                      ; 1.083 ns                ;
; N/A                                     ; 97.92 MHz ( period = 10.212 ns )                    ; register_out[8]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 1.083 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; register_out[5]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg5       ; clock      ; clock    ; None                        ; None                      ; 1.086 ns                ;
; N/A                                     ; 98.17 MHz ( period = 10.186 ns )                    ; register_out[7]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 1.078 ns                ;
; N/A                                     ; 98.21 MHz ( period = 10.182 ns )                    ; register_out[3]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg3       ; clock      ; clock    ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 98.23 MHz ( period = 10.180 ns )                    ; register_out[9]$latch                                                              ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 1.080 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; program_address_register[0]                                                        ; altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 99.98 MHz ( period = 10.002 ns )                    ; program_address_register[1]                                                        ; program_counter[1]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.736 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; program_address_register[3]                                                        ; program_counter[3]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.738 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_B[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_B[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_C[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 102.84 MHz ( period = 9.724 ns )                    ; program_address_register[0]                                                        ; program_counter[0]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.597 ns                ;
; N/A                                     ; 103.18 MHz ( period = 9.692 ns )                    ; program_address_register[2]                                                        ; program_counter[2]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.584 ns                ;
; N/A                                     ; 103.48 MHz ( period = 9.664 ns )                    ; program_address_register[7]                                                        ; program_counter[7]~reg0                                                                 ; clock      ; clock    ; None                        ; None                      ; 0.581 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 103.51 MHz ( period = 9.661 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[1]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_D[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; register_out[4]$latch                                                              ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_datain_reg4       ; clock      ; clock    ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[15]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 106.88 MHz ( period = 9.356 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_B[11]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_D[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.32 MHz ( period = 9.318 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_C[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_A[7]                                                                           ; clock      ; clock    ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.48 MHz ( period = 9.304 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_C[14]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.027 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_D[13]                                                                          ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; register_B[12]                                                                          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; register_B[8]                                                                           ; clock      ; clock    ; None                        ; None                      ; 8.873 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                    ;                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                ;
+------------------------------------------+------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; program_counter[6]~reg0      ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[13]               ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[10]               ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[3]                ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[11]               ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[4]~reg0 ; memory_address_register[4]  ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[4]~reg0      ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[1]~reg0 ; memory_address_register[1]  ; clock      ; clock    ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[6]~reg0 ; memory_address_register[6]  ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[2]~reg0      ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[4]~reg0 ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 1.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[2]~reg0 ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[7]~reg0      ; program_address_register[7] ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[6]                ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[0]~reg0 ; memory_address_register[0]  ; clock      ; clock    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[7]~reg0 ; memory_address_register[7]  ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[3]~reg0 ; memory_address_register[3]  ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[5]~reg0 ; memory_address_register[5]  ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[14]               ; register_out[14]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[7]                ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[9]                ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[6]~reg0 ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[2]                ; register_out[2]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[0]                ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[6]                ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[1]~reg0      ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[5]~reg0      ; program_address_register[5] ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[1]                ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[15]               ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[2]~reg0 ; memory_address_register[2]  ; clock      ; clock    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[3]~reg0      ; program_address_register[3] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[0]~reg0 ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[7] ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[8]                ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[14]               ; register_out[14]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[4]                ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[5]                ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[5]~reg0 ; program_address_register[5] ; clock      ; clock    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[15]               ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[7]~reg0 ; program_address_register[7] ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[4]                ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[15]               ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[5]                ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[1]~reg0 ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[3]~reg0 ; program_address_register[3] ; clock      ; clock    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[12]               ; register_out[12]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[11]               ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[5]                ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[5]                ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[10]               ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[13]               ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[13]               ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[3]                ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[11]               ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[0]                ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[1]                ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[14]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[12]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[3] ; clock      ; clock    ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[2]                ; register_out[2]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[9]                ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[15]               ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[11]               ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[0]                ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[9]                ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[2]                ; register_out[2]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[5] ; clock      ; clock    ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[13]               ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[2]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[1]                ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; program_counter[0]~reg0      ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[9]                ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[3]                ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[5]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[8]                ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[15]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[1]$latch       ; clock      ; clock    ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[11]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[13]$latch      ; clock      ; clock    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[7]                ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.reset_pc               ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 3.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 3.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[7]                ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[9]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[7]                ; register_out[7]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[10]               ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 3.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[6]                ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[9]~reg0 ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[10]               ; register_out[10]$latch      ; clock      ; clock    ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[4]                ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[3]                ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[3]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[2]                ; register_out[2]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[5] ; clock      ; clock    ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[8]                ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 3.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[3] ; clock      ; clock    ; None                       ; None                       ; 3.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[12]               ; register_out[12]$latch      ; clock      ; clock    ; None                       ; None                       ; 3.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[4]                ; register_out[4]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_C[0]                ; register_out[0]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register[8]~reg0 ; program_address_register[7] ; clock      ; clock    ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jump           ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 3.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jump           ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[12]               ; register_out[12]$latch      ; clock      ; clock    ; None                       ; None                       ; 3.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_B[8]                ; register_out[8]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 3.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 3.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[6]                ; register_out[6]$latch       ; clock      ; clock    ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jneg           ; program_address_register[0] ; clock      ; clock    ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jneg           ; program_address_register[2] ; clock      ; clock    ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_D[1]                ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jump           ; program_address_register[4] ; clock      ; clock    ; None                       ; None                       ; 4.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_A[14]               ; register_out[14]$latch      ; clock      ; clock    ; None                       ; None                       ; 3.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jump           ; program_address_register[1] ; clock      ; clock    ; None                       ; None                       ; 3.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.execute_jump           ; program_address_register[6] ; clock      ; clock    ; None                       ; None                       ; 4.141 ns                 ;
+------------------------------------------+------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                            ; To Clock ;
+-------+--------------+------------+-------+-------------------------------+----------+
; N/A   ; None         ; 4.621 ns   ; reset ; register_A[9]                 ; clock    ;
; N/A   ; None         ; 4.621 ns   ; reset ; register_A[10]                ; clock    ;
; N/A   ; None         ; 4.621 ns   ; reset ; register_A[12]                ; clock    ;
; N/A   ; None         ; 4.343 ns   ; reset ; register_B[9]                 ; clock    ;
; N/A   ; None         ; 4.327 ns   ; reset ; register_C[10]                ; clock    ;
; N/A   ; None         ; 4.327 ns   ; reset ; register_C[7]                 ; clock    ;
; N/A   ; None         ; 4.327 ns   ; reset ; register_C[9]                 ; clock    ;
; N/A   ; None         ; 4.312 ns   ; reset ; register_C[5]                 ; clock    ;
; N/A   ; None         ; 4.306 ns   ; reset ; register_B[7]                 ; clock    ;
; N/A   ; None         ; 4.306 ns   ; reset ; register_B[10]                ; clock    ;
; N/A   ; None         ; 4.283 ns   ; reset ; register_A[2]                 ; clock    ;
; N/A   ; None         ; 4.283 ns   ; reset ; register_A[3]                 ; clock    ;
; N/A   ; None         ; 4.283 ns   ; reset ; register_A[4]                 ; clock    ;
; N/A   ; None         ; 4.283 ns   ; reset ; register_A[6]                 ; clock    ;
; N/A   ; None         ; 4.271 ns   ; reset ; register_B[6]                 ; clock    ;
; N/A   ; None         ; 4.070 ns   ; reset ; register_C[4]                 ; clock    ;
; N/A   ; None         ; 4.064 ns   ; reset ; register_B[15]                ; clock    ;
; N/A   ; None         ; 4.061 ns   ; reset ; register_C[13]                ; clock    ;
; N/A   ; None         ; 4.058 ns   ; reset ; register_C[8]                 ; clock    ;
; N/A   ; None         ; 4.025 ns   ; reset ; register_B[5]                 ; clock    ;
; N/A   ; None         ; 4.020 ns   ; reset ; register_B[13]                ; clock    ;
; N/A   ; None         ; 4.019 ns   ; reset ; register_A[15]                ; clock    ;
; N/A   ; None         ; 4.015 ns   ; reset ; register_A[7]                 ; clock    ;
; N/A   ; None         ; 3.999 ns   ; reset ; register_B[3]                 ; clock    ;
; N/A   ; None         ; 3.750 ns   ; reset ; register_C[2]                 ; clock    ;
; N/A   ; None         ; 3.724 ns   ; reset ; register_D[1]                 ; clock    ;
; N/A   ; None         ; 3.714 ns   ; reset ; register_C[6]                 ; clock    ;
; N/A   ; None         ; 3.707 ns   ; reset ; register_D[3]                 ; clock    ;
; N/A   ; None         ; 3.707 ns   ; reset ; register_D[4]                 ; clock    ;
; N/A   ; None         ; 3.707 ns   ; reset ; register_D[5]                 ; clock    ;
; N/A   ; None         ; 3.700 ns   ; reset ; register_B[1]                 ; clock    ;
; N/A   ; None         ; 3.697 ns   ; reset ; register_C[12]                ; clock    ;
; N/A   ; None         ; 3.683 ns   ; reset ; register_C[0]                 ; clock    ;
; N/A   ; None         ; 3.683 ns   ; reset ; register_C[1]                 ; clock    ;
; N/A   ; None         ; 3.683 ns   ; reset ; register_C[3]                 ; clock    ;
; N/A   ; None         ; 3.683 ns   ; reset ; register_C[15]                ; clock    ;
; N/A   ; None         ; 3.676 ns   ; reset ; register_B[0]                 ; clock    ;
; N/A   ; None         ; 3.671 ns   ; reset ; register_D[14]                ; clock    ;
; N/A   ; None         ; 3.670 ns   ; reset ; register_B[8]                 ; clock    ;
; N/A   ; None         ; 3.669 ns   ; reset ; register_D[6]                 ; clock    ;
; N/A   ; None         ; 3.669 ns   ; reset ; register_D[8]                 ; clock    ;
; N/A   ; None         ; 3.669 ns   ; reset ; register_D[9]                 ; clock    ;
; N/A   ; None         ; 3.664 ns   ; reset ; register_D[0]                 ; clock    ;
; N/A   ; None         ; 3.657 ns   ; reset ; register_B[2]                 ; clock    ;
; N/A   ; None         ; 3.657 ns   ; reset ; register_B[4]                 ; clock    ;
; N/A   ; None         ; 3.657 ns   ; reset ; register_B[12]                ; clock    ;
; N/A   ; None         ; 3.657 ns   ; reset ; register_B[14]                ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[0]                 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[1]                 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[5]                 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[8]                 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[11]                ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[13]                ; clock    ;
; N/A   ; None         ; 3.654 ns   ; reset ; register_A[14]                ; clock    ;
; N/A   ; None         ; 3.631 ns   ; reset ; register_D[7]                 ; clock    ;
; N/A   ; None         ; 3.405 ns   ; reset ; register_C[14]                ; clock    ;
; N/A   ; None         ; 3.290 ns   ; reset ; register_D[10]                ; clock    ;
; N/A   ; None         ; 3.290 ns   ; reset ; register_D[11]                ; clock    ;
; N/A   ; None         ; 3.290 ns   ; reset ; register_D[12]                ; clock    ;
; N/A   ; None         ; 3.290 ns   ; reset ; register_D[13]                ; clock    ;
; N/A   ; None         ; 3.147 ns   ; reset ; register_C[11]                ; clock    ;
; N/A   ; None         ; 3.141 ns   ; reset ; register_B[11]                ; clock    ;
; N/A   ; None         ; 2.719 ns   ; reset ; register_D[2]                 ; clock    ;
; N/A   ; None         ; 2.719 ns   ; reset ; register_D[15]                ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[0]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[1]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[2]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[3]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[4]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[5]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[6]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[7]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[8]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[9]~reg0  ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[10]~reg0 ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[11]~reg0 ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[12]~reg0 ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[13]~reg0 ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[14]~reg0 ; clock    ;
; N/A   ; None         ; 1.805 ns   ; reset ; instruction_register[15]~reg0 ; clock    ;
; N/A   ; None         ; 1.609 ns   ; reset ; program_counter[6]~reg0       ; clock    ;
; N/A   ; None         ; 1.609 ns   ; reset ; program_counter[7]~reg0       ; clock    ;
; N/A   ; None         ; 1.280 ns   ; reset ; program_counter[0]~reg0       ; clock    ;
; N/A   ; None         ; 1.280 ns   ; reset ; program_counter[1]~reg0       ; clock    ;
; N/A   ; None         ; 1.280 ns   ; reset ; program_counter[2]~reg0       ; clock    ;
; N/A   ; None         ; 1.033 ns   ; reset ; program_counter[3]~reg0       ; clock    ;
; N/A   ; None         ; 1.033 ns   ; reset ; program_counter[4]~reg0       ; clock    ;
; N/A   ; None         ; 1.033 ns   ; reset ; program_counter[5]~reg0       ; clock    ;
+-------+--------------+------------+-------+-------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                ;
+-------+--------------+------------+------------------------------------------------------------------------------------+------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                               ; To                           ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------+------------------------------+------------+
; N/A   ; None         ; 12.578 ns  ; register_out[3]$latch                                                              ; register_out[3]              ; clock      ;
; N/A   ; None         ; 12.567 ns  ; register_out[9]$latch                                                              ; register_out[9]              ; clock      ;
; N/A   ; None         ; 12.388 ns  ; register_out[14]$latch                                                             ; register_out[14]             ; clock      ;
; N/A   ; None         ; 12.378 ns  ; register_out[11]$latch                                                             ; register_out[11]             ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.238 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[7]  ; clock      ;
; N/A   ; None         ; 12.211 ns  ; register_out[2]$latch                                                              ; register_out[2]              ; clock      ;
; N/A   ; None         ; 12.040 ns  ; register_out[6]$latch                                                              ; register_out[6]              ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.988 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[4]  ; clock      ;
; N/A   ; None         ; 11.981 ns  ; register_out[0]$latch                                                              ; register_out[0]              ; clock      ;
; N/A   ; None         ; 11.970 ns  ; register_out[5]$latch                                                              ; register_out[5]              ; clock      ;
; N/A   ; None         ; 11.965 ns  ; register_out[10]$latch                                                             ; register_out[10]             ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.960 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[12] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.951 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[15] ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.937 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[6]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.936 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[8]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.892 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[5]  ; clock      ;
; N/A   ; None         ; 11.870 ns  ; register_out[1]$latch                                                              ; register_out[1]              ; clock      ;
; N/A   ; None         ; 11.744 ns  ; register_out[8]$latch                                                              ; register_out[8]              ; clock      ;
; N/A   ; None         ; 11.724 ns  ; register_out[13]$latch                                                             ; register_out[13]             ; clock      ;
; N/A   ; None         ; 11.713 ns  ; register_out[15]$latch                                                             ; register_out[15]             ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.675 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[2]  ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.670 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[13] ; clock      ;
; N/A   ; None         ; 11.667 ns  ; register_out[4]$latch                                                              ; register_out[4]              ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.645 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[11] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.578 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[14] ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.530 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[9]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.477 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[3]  ; clock      ;
; N/A   ; None         ; 11.403 ns  ; register_out[12]$latch                                                             ; register_out[12]             ; clock      ;
; N/A   ; None         ; 11.392 ns  ; register_out[7]$latch                                                              ; register_out[7]              ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.330 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[10] ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.304 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[0]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_we_reg       ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg0 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg1 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg2 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg3 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg4 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg5 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg6 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 11.000 ns  ; altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7 ; memory_data_register_out[1]  ; clock      ;
; N/A   ; None         ; 8.474 ns   ; instruction_register[15]~reg0                                                      ; instruction_register[15]     ; clock      ;
; N/A   ; None         ; 8.474 ns   ; program_counter[7]~reg0                                                            ; program_counter[7]           ; clock      ;
; N/A   ; None         ; 8.413 ns   ; instruction_register[13]~reg0                                                      ; instruction_register[13]     ; clock      ;
; N/A   ; None         ; 8.392 ns   ; instruction_register[14]~reg0                                                      ; instruction_register[14]     ; clock      ;
; N/A   ; None         ; 8.365 ns   ; instruction_register[12]~reg0                                                      ; instruction_register[12]     ; clock      ;
; N/A   ; None         ; 8.345 ns   ; instruction_register[11]~reg0                                                      ; instruction_register[11]     ; clock      ;
; N/A   ; None         ; 8.309 ns   ; instruction_register[2]~reg0                                                       ; instruction_register[2]      ; clock      ;
; N/A   ; None         ; 8.284 ns   ; instruction_register[3]~reg0                                                       ; instruction_register[3]      ; clock      ;
; N/A   ; None         ; 8.212 ns   ; program_counter[0]~reg0                                                            ; program_counter[0]           ; clock      ;
; N/A   ; None         ; 8.123 ns   ; instruction_register[6]~reg0                                                       ; instruction_register[6]      ; clock      ;
; N/A   ; None         ; 8.062 ns   ; instruction_register[9]~reg0                                                       ; instruction_register[9]      ; clock      ;
; N/A   ; None         ; 8.029 ns   ; program_counter[5]~reg0                                                            ; program_counter[5]           ; clock      ;
; N/A   ; None         ; 8.027 ns   ; instruction_register[1]~reg0                                                       ; instruction_register[1]      ; clock      ;
; N/A   ; None         ; 8.026 ns   ; program_counter[6]~reg0                                                            ; program_counter[6]           ; clock      ;
; N/A   ; None         ; 8.016 ns   ; instruction_register[5]~reg0                                                       ; instruction_register[5]      ; clock      ;
; N/A   ; None         ; 8.013 ns   ; program_counter[1]~reg0                                                            ; program_counter[1]           ; clock      ;
; N/A   ; None         ; 8.000 ns   ; instruction_register[7]~reg0                                                       ; instruction_register[7]      ; clock      ;
; N/A   ; None         ; 7.989 ns   ; instruction_register[4]~reg0                                                       ; instruction_register[4]      ; clock      ;
; N/A   ; None         ; 7.985 ns   ; program_counter[4]~reg0                                                            ; program_counter[4]           ; clock      ;
; N/A   ; None         ; 7.983 ns   ; instruction_register[8]~reg0                                                       ; instruction_register[8]      ; clock      ;
; N/A   ; None         ; 7.960 ns   ; program_counter[2]~reg0                                                            ; program_counter[2]           ; clock      ;
; N/A   ; None         ; 7.959 ns   ; instruction_register[10]~reg0                                                      ; instruction_register[10]     ; clock      ;
; N/A   ; None         ; 7.924 ns   ; instruction_register[0]~reg0                                                       ; instruction_register[0]      ; clock      ;
; N/A   ; None         ; 7.853 ns   ; program_counter[3]~reg0                                                            ; program_counter[3]           ; clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------+------------------------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                            ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; N/A           ; None        ; -0.785 ns ; reset ; program_counter[3]~reg0       ; clock    ;
; N/A           ; None        ; -0.785 ns ; reset ; program_counter[4]~reg0       ; clock    ;
; N/A           ; None        ; -0.785 ns ; reset ; program_counter[5]~reg0       ; clock    ;
; N/A           ; None        ; -1.032 ns ; reset ; program_counter[0]~reg0       ; clock    ;
; N/A           ; None        ; -1.032 ns ; reset ; program_counter[1]~reg0       ; clock    ;
; N/A           ; None        ; -1.032 ns ; reset ; program_counter[2]~reg0       ; clock    ;
; N/A           ; None        ; -1.361 ns ; reset ; program_counter[6]~reg0       ; clock    ;
; N/A           ; None        ; -1.361 ns ; reset ; program_counter[7]~reg0       ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[0]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[1]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[2]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[3]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[4]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[5]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[6]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[7]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[8]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[9]~reg0  ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[10]~reg0 ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[11]~reg0 ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[12]~reg0 ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[13]~reg0 ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[14]~reg0 ; clock    ;
; N/A           ; None        ; -1.515 ns ; reset ; instruction_register[15]~reg0 ; clock    ;
; N/A           ; None        ; -2.471 ns ; reset ; register_D[2]                 ; clock    ;
; N/A           ; None        ; -2.471 ns ; reset ; register_D[15]                ; clock    ;
; N/A           ; None        ; -2.893 ns ; reset ; register_B[11]                ; clock    ;
; N/A           ; None        ; -2.899 ns ; reset ; register_C[11]                ; clock    ;
; N/A           ; None        ; -3.042 ns ; reset ; register_D[10]                ; clock    ;
; N/A           ; None        ; -3.042 ns ; reset ; register_D[11]                ; clock    ;
; N/A           ; None        ; -3.042 ns ; reset ; register_D[12]                ; clock    ;
; N/A           ; None        ; -3.042 ns ; reset ; register_D[13]                ; clock    ;
; N/A           ; None        ; -3.157 ns ; reset ; register_C[14]                ; clock    ;
; N/A           ; None        ; -3.383 ns ; reset ; register_D[7]                 ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[0]                 ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[1]                 ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[5]                 ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[8]                 ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[11]                ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[13]                ; clock    ;
; N/A           ; None        ; -3.406 ns ; reset ; register_A[14]                ; clock    ;
; N/A           ; None        ; -3.409 ns ; reset ; register_B[2]                 ; clock    ;
; N/A           ; None        ; -3.409 ns ; reset ; register_B[4]                 ; clock    ;
; N/A           ; None        ; -3.409 ns ; reset ; register_B[12]                ; clock    ;
; N/A           ; None        ; -3.409 ns ; reset ; register_B[14]                ; clock    ;
; N/A           ; None        ; -3.416 ns ; reset ; register_D[0]                 ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; register_D[6]                 ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; register_D[8]                 ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; register_D[9]                 ; clock    ;
; N/A           ; None        ; -3.422 ns ; reset ; register_B[8]                 ; clock    ;
; N/A           ; None        ; -3.423 ns ; reset ; register_D[14]                ; clock    ;
; N/A           ; None        ; -3.428 ns ; reset ; register_B[0]                 ; clock    ;
; N/A           ; None        ; -3.435 ns ; reset ; register_C[0]                 ; clock    ;
; N/A           ; None        ; -3.435 ns ; reset ; register_C[1]                 ; clock    ;
; N/A           ; None        ; -3.435 ns ; reset ; register_C[3]                 ; clock    ;
; N/A           ; None        ; -3.435 ns ; reset ; register_C[15]                ; clock    ;
; N/A           ; None        ; -3.449 ns ; reset ; register_C[12]                ; clock    ;
; N/A           ; None        ; -3.452 ns ; reset ; register_B[1]                 ; clock    ;
; N/A           ; None        ; -3.459 ns ; reset ; register_D[3]                 ; clock    ;
; N/A           ; None        ; -3.459 ns ; reset ; register_D[4]                 ; clock    ;
; N/A           ; None        ; -3.459 ns ; reset ; register_D[5]                 ; clock    ;
; N/A           ; None        ; -3.466 ns ; reset ; register_C[6]                 ; clock    ;
; N/A           ; None        ; -3.476 ns ; reset ; register_D[1]                 ; clock    ;
; N/A           ; None        ; -3.502 ns ; reset ; register_C[2]                 ; clock    ;
; N/A           ; None        ; -3.751 ns ; reset ; register_B[3]                 ; clock    ;
; N/A           ; None        ; -3.767 ns ; reset ; register_A[7]                 ; clock    ;
; N/A           ; None        ; -3.771 ns ; reset ; register_A[15]                ; clock    ;
; N/A           ; None        ; -3.772 ns ; reset ; register_B[13]                ; clock    ;
; N/A           ; None        ; -3.777 ns ; reset ; register_B[5]                 ; clock    ;
; N/A           ; None        ; -3.810 ns ; reset ; register_C[8]                 ; clock    ;
; N/A           ; None        ; -3.813 ns ; reset ; register_C[13]                ; clock    ;
; N/A           ; None        ; -3.816 ns ; reset ; register_B[15]                ; clock    ;
; N/A           ; None        ; -3.822 ns ; reset ; register_C[4]                 ; clock    ;
; N/A           ; None        ; -4.023 ns ; reset ; register_B[6]                 ; clock    ;
; N/A           ; None        ; -4.035 ns ; reset ; register_A[2]                 ; clock    ;
; N/A           ; None        ; -4.035 ns ; reset ; register_A[3]                 ; clock    ;
; N/A           ; None        ; -4.035 ns ; reset ; register_A[4]                 ; clock    ;
; N/A           ; None        ; -4.035 ns ; reset ; register_A[6]                 ; clock    ;
; N/A           ; None        ; -4.058 ns ; reset ; register_B[7]                 ; clock    ;
; N/A           ; None        ; -4.058 ns ; reset ; register_B[10]                ; clock    ;
; N/A           ; None        ; -4.064 ns ; reset ; register_C[5]                 ; clock    ;
; N/A           ; None        ; -4.079 ns ; reset ; register_C[10]                ; clock    ;
; N/A           ; None        ; -4.079 ns ; reset ; register_C[7]                 ; clock    ;
; N/A           ; None        ; -4.079 ns ; reset ; register_C[9]                 ; clock    ;
; N/A           ; None        ; -4.095 ns ; reset ; register_B[9]                 ; clock    ;
; N/A           ; None        ; -4.373 ns ; reset ; register_A[9]                 ; clock    ;
; N/A           ; None        ; -4.373 ns ; reset ; register_A[10]                ; clock    ;
; N/A           ; None        ; -4.373 ns ; reset ; register_A[12]                ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 21 01:08:46 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "register_out[0]$latch" is a latch
    Warning: Node "memory_address_register[0]" is a latch
    Warning: Node "memory_address_register[1]" is a latch
    Warning: Node "memory_address_register[2]" is a latch
    Warning: Node "memory_address_register[3]" is a latch
    Warning: Node "memory_address_register[4]" is a latch
    Warning: Node "memory_address_register[5]" is a latch
    Warning: Node "memory_address_register[6]" is a latch
    Warning: Node "memory_address_register[7]" is a latch
    Warning: Node "register_out[1]$latch" is a latch
    Warning: Node "register_out[2]$latch" is a latch
    Warning: Node "register_out[3]$latch" is a latch
    Warning: Node "register_out[4]$latch" is a latch
    Warning: Node "register_out[5]$latch" is a latch
    Warning: Node "register_out[6]$latch" is a latch
    Warning: Node "register_out[7]$latch" is a latch
    Warning: Node "register_out[8]$latch" is a latch
    Warning: Node "register_out[9]$latch" is a latch
    Warning: Node "register_out[10]$latch" is a latch
    Warning: Node "register_out[11]$latch" is a latch
    Warning: Node "register_out[12]$latch" is a latch
    Warning: Node "register_out[13]$latch" is a latch
    Warning: Node "register_out[14]$latch" is a latch
    Warning: Node "register_out[15]$latch" is a latch
    Warning: Node "program_address_register[0]" is a latch
    Warning: Node "program_address_register[1]" is a latch
    Warning: Node "program_address_register[2]" is a latch
    Warning: Node "program_address_register[3]" is a latch
    Warning: Node "program_address_register[4]" is a latch
    Warning: Node "program_address_register[5]" is a latch
    Warning: Node "program_address_register[6]" is a latch
    Warning: Node "program_address_register[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "state.decode" as buffer
    Info: Detected gated clock "WideOr5~2" as buffer
    Info: Detected ripple clock "state.execute_store" as buffer
Info: Clock "clock" has Internal fmax of 85.63 MHz between source register "program_address_register[6]" and destination memory "altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6" (period= 11.678 ns)
    Info: + Longest register to memory delay is 1.446 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register[6]'
        Info: 2: + IC(1.287 ns) + CELL(0.159 ns) = 1.446 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 0.159 ns ( 11.00 % )
        Info: Total interconnect delay = 1.287 ns ( 89.00 % )
    Info: - Smallest clock skew is -4.353 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 2.936 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.925 ns) + CELL(0.747 ns) = 2.936 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6'
            Info: Total cell delay = 1.773 ns ( 60.39 % )
            Info: Total interconnect delay = 1.163 ns ( 39.61 % )
        Info: - Longest clock path from clock "clock" to source register is 7.289 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'
            Info: 3: + IC(0.380 ns) + CELL(0.322 ns) = 3.833 ns; Loc. = LCCOMB_X20_Y14_N10; Fanout = 1; COMB Node = 'WideOr5~2'
            Info: 4: + IC(1.751 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'WideOr5~2clkctrl'
            Info: 5: + IC(1.386 ns) + CELL(0.319 ns) = 7.289 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register[6]'
            Info: Total cell delay = 2.546 ns ( 34.93 % )
            Info: Total interconnect delay = 4.743 ns ( 65.07 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 143 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "program_counter[6]~reg0" and destination pin or register "program_address_register[6]" for clock "clock" (Hold time is 2.762 ns)
    Info: + Largest clock skew is 4.435 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.289 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'
            Info: 3: + IC(0.380 ns) + CELL(0.322 ns) = 3.833 ns; Loc. = LCCOMB_X20_Y14_N10; Fanout = 1; COMB Node = 'WideOr5~2'
            Info: 4: + IC(1.751 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'WideOr5~2clkctrl'
            Info: 5: + IC(1.386 ns) + CELL(0.319 ns) = 7.289 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register[6]'
            Info: Total cell delay = 2.546 ns ( 34.93 % )
            Info: Total interconnect delay = 4.743 ns ( 65.07 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.854 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y14_N25; Fanout = 4; REG Node = 'program_counter[6]~reg0'
            Info: Total cell delay = 1.628 ns ( 57.04 % )
            Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N25; Fanout = 4; REG Node = 'program_counter[6]~reg0'
        Info: 2: + IC(0.388 ns) + CELL(0.544 ns) = 0.932 ns; Loc. = LCCOMB_X16_Y14_N28; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 1.396 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register[6]'
        Info: Total cell delay = 0.722 ns ( 51.72 % )
        Info: Total interconnect delay = 0.674 ns ( 48.28 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "register_A[9]" (data pin = "reset", clock pin = "clock") is 4.621 ns
    Info: + Longest pin to register delay is 7.518 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 4; PIN Node = 'reset'
        Info: 2: + IC(1.272 ns) + CELL(0.450 ns) = 2.748 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'register_D[0]~0'
        Info: 3: + IC(0.304 ns) + CELL(0.521 ns) = 3.573 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 4; COMB Node = 'register_D[0]~1'
        Info: 4: + IC(1.240 ns) + CELL(0.178 ns) = 4.991 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 16; COMB Node = 'register_A[0]~2'
        Info: 5: + IC(1.769 ns) + CELL(0.758 ns) = 7.518 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 6; REG Node = 'register_A[9]'
        Info: Total cell delay = 2.933 ns ( 39.01 % )
        Info: Total interconnect delay = 4.585 ns ( 60.99 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 6; REG Node = 'register_A[9]'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
Info: tco from clock "clock" to destination pin "register_out[3]" through register "register_out[3]$latch" is 12.578 ns
    Info: + Longest clock path from clock "clock" to source register is 6.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'
        Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 5.345 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'state.execute_store~clkctrl'
        Info: 4: + IC(1.380 ns) + CELL(0.178 ns) = 6.903 ns; Loc. = LCCOMB_X20_Y16_N6; Fanout = 3; REG Node = 'register_out[3]$latch'
        Info: Total cell delay = 2.083 ns ( 30.18 % )
        Info: Total interconnect delay = 4.820 ns ( 69.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y16_N6; Fanout = 3; REG Node = 'register_out[3]$latch'
        Info: 2: + IC(2.699 ns) + CELL(2.976 ns) = 5.675 ns; Loc. = PIN_F9; Fanout = 0; PIN Node = 'register_out[3]'
        Info: Total cell delay = 2.976 ns ( 52.44 % )
        Info: Total interconnect delay = 2.699 ns ( 47.56 % )
Info: th for register "program_counter[3]~reg0" (data pin = "reset", clock pin = "clock") is -0.785 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y15_N17; Fanout = 4; REG Node = 'program_counter[3]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.922 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 4; PIN Node = 'reset'
        Info: 2: + IC(1.543 ns) + CELL(0.322 ns) = 2.891 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 8; COMB Node = 'program_counter[0]~0'
        Info: 3: + IC(0.273 ns) + CELL(0.758 ns) = 3.922 ns; Loc. = LCFF_X15_Y15_N17; Fanout = 4; REG Node = 'program_counter[3]~reg0'
        Info: Total cell delay = 2.106 ns ( 53.70 % )
        Info: Total interconnect delay = 1.816 ns ( 46.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue Jun 21 01:08:47 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


