Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 25 20:54:11 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1487)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2435)
5. checking no_input_delay (29)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1487)
---------------------------
 There are 1387 register/latch pins with no clock driven by root clock pin: m_fpga_clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2435)
---------------------------------------------------
 There are 2435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2473          inf        0.000                      0                 2473           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2473 Endpoints
Min Delay          2473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.269ns  (logic 4.923ns (37.100%)  route 8.346ns (62.900%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=1, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1391, routed)        1.540     5.053    clk_gen/CNT0/m_clk
    SLICE_X85Y114        LUT5 (Prop_lut5_I4_O)        0.105     5.158 r  clk_gen/CNT0/m_out_INST_0/O
                         net (fo=1, routed)           4.826     9.984    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    13.269 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.269    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.015ns  (logic 4.844ns (37.218%)  route 8.171ns (62.782%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 f  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           0.956     2.460    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I4_O)        0.119     2.579 f  addr_decode/pc_RAM_addr_INST_0/O
                         net (fo=21, routed)          1.129     3.708    main_ctrl/pc_RAM_addr
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.289     3.997 r  main_ctrl/OPTMODE_CTRL_rst_INST_0_i_3/O
                         net (fo=3, routed)           0.808     4.806    main_ctrl/OPTMODE_CTRL_rst_INST_0_i_3_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I5_O)        0.268     5.074 r  main_ctrl/debug_state[5]_INST_0/O
                         net (fo=1, routed)           4.312     9.385    m_debug_led_OBUF[5]
    C22                  OBUF (Prop_obuf_I_O)         3.630    13.015 r  m_debug_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.015    m_debug_led[5]
    C22                                                               r  m_debug_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.131ns  (logic 4.488ns (36.999%)  route 7.643ns (63.001%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           1.101     2.605    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.105     2.710 r  addr_decode/opt_step1_addr_INST_0/O
                         net (fo=7, routed)           0.584     3.294    main_ctrl/opt_step1_addr
    SLICE_X82Y111        LUT2 (Prop_lut2_I0_O)        0.105     3.399 f  main_ctrl/OPTMODE_CTRL_rst_INST_0_i_2/O
                         net (fo=6, routed)           0.689     4.088    main_ctrl/OPTMODE_CTRL_rst_INST_0_i_2_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.105     4.193 r  main_ctrl/debug_state[3]_INST_0/O
                         net (fo=1, routed)           4.303     8.496    m_debug_led_OBUF[3]
    C24                  OBUF (Prop_obuf_I_O)         3.635    12.131 r  m_debug_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.131    m_debug_led[3]
    C24                                                               r  m_debug_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.984ns  (logic 4.674ns (39.006%)  route 7.309ns (60.994%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           0.956     2.460    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I4_O)        0.105     2.565 r  addr_decode/adr_RAM_addr_INST_0/O
                         net (fo=14, routed)          0.935     3.500    main_ctrl/adr_RAM_addr
    SLICE_X81Y110        LUT3 (Prop_lut3_I0_O)        0.123     3.623 r  main_ctrl/debug_state[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.240     3.863    main_ctrl/debug_state[4]_INST_0_i_1_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I5_O)        0.274     4.137 r  main_ctrl/debug_state[4]_INST_0/O
                         net (fo=1, routed)           4.212     8.349    m_debug_led_OBUF[4]
    C23                  OBUF (Prop_obuf_I_O)         3.634    11.984 r  m_debug_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.984    m_debug_led[4]
    C23                                                               r  m_debug_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 4.136ns (37.319%)  route 6.947ns (62.681%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           1.101     2.605    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.119     2.724 r  addr_decode/reset8254_addr_INST_0/O
                         net (fo=2, routed)           4.880     7.604    m_debug_header_OBUF[4]
    F18                  OBUF (Prop_obuf_I_O)         3.479    11.083 r  m_debug_header_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.083    m_debug_header[4]
    F18                                                               r  m_debug_header[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 4.140ns (37.615%)  route 6.867ns (62.385%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           0.956     2.460    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I4_O)        0.119     2.579 r  addr_decode/pc_RAM_addr_INST_0/O
                         net (fo=21, routed)          4.945     7.524    m_debug_header_OBUF[5]
    F17                  OBUF (Prop_obuf_I_O)         3.483    11.007 r  m_debug_header_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.007    m_debug_header[5]
    F17                                                               r  m_debug_header[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.930ns  (logic 4.121ns (37.705%)  route 6.809ns (62.295%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           1.093     2.597    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y111        LUT5 (Prop_lut5_I4_O)        0.119     2.716 r  addr_decode/opt_step2_addr_INST_0/O
                         net (fo=9, routed)           4.750     7.466    m_debug_header_OBUF[11]
    F19                  OBUF (Prop_obuf_I_O)         3.464    10.930 r  m_debug_header_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.930    m_debug_header[11]
    F19                                                               r  m_debug_header[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 4.115ns (38.171%)  route 6.665ns (61.829%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           0.956     2.460    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I4_O)        0.119     2.579 r  addr_decode/ad_RAM_addr_INST_0/O
                         net (fo=13, routed)          4.743     7.322    m_debug_header_OBUF[8]
    E21                  OBUF (Prop_obuf_I_O)         3.458    10.780 r  m_debug_header_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.780    m_debug_header[8]
    E21                                                               r  m_debug_header[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 3.968ns (36.910%)  route 6.783ns (63.090%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           1.093     2.597    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.105     2.702 r  addr_decode/reset_addr_INST_0/O
                         net (fo=3, routed)           4.724     7.426    m_debug_header_OBUF[3]
    A17                  OBUF (Prop_obuf_I_O)         3.325    10.752 r  m_debug_header_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.752    m_debug_header[3]
    A17                                                               r  m_debug_header[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.667ns  (logic 3.935ns (36.887%)  route 6.732ns (63.113%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  ADDR_LATCH/latched_input_reg[1]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ADDR_LATCH/latched_input_reg[1]/Q
                         net (fo=2, routed)           0.966     1.399    addr_decode/addr_in[1]
    SLICE_X84Y105        LUT6 (Prop_lut6_I5_O)        0.105     1.504 r  addr_decode/reset_addr_INST_0_i_1/O
                         net (fo=9, routed)           0.956     2.460    addr_decode/reset_addr_INST_0_i_1_n_0
    SLICE_X83Y109        LUT5 (Prop_lut5_I4_O)        0.105     2.565 r  addr_decode/da_stop_addr_INST_0/O
                         net (fo=2, routed)           4.810     7.375    m_debug_header_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         3.292    10.667 r  m_debug_header_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.667    m_debug_header[7]
    D18                                                               r  m_debug_header[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.752%)  route 0.064ns (33.248%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/C
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ai/Q
                         net (fo=2, routed)           0.064     0.192    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_0[11]
    SLICE_X73Y90         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/C
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]
    SLICE_X73Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]/C
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]
    SLICE_X73Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][7]/C
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][7]
    SLICE_X73Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/C
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]
    SLICE_X73Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/C
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg_n_0_[0][8]
    SLICE_X71Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[1]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[1]/Q
                         net (fo=1, routed)           0.055     0.219    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_0[1]
    SLICE_X66Y85         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[2]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[2]/Q
                         net (fo=1, routed)           0.055     0.219    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_0[2]
    SLICE_X66Y85         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[3]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[3]/Q
                         net (fo=1, routed)           0.055     0.219    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_0[3]
    SLICE_X66Y85         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.128ns (56.714%)  route 0.098ns (43.286%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[4]/C
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[4]/Q
                         net (fo=1, routed)           0.098     0.226    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_0[4]
    SLICE_X68Y87         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------





