#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Mar  2 14:49:51 2025
# Process ID: 30284
# Current directory: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1
# Command line: vivado.exe -log bd_top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_top_wrapper.tcl
# Log file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/bd_top_wrapper.vds
# Journal file: E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1\vivado.jou
# Running On        :RyuBAI-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19044
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :34281 MB
# Swap memory       :17448 MB
# Total Virtual     :51729 MB
# Available Virtual :17095 MB
#-----------------------------------------------------------
source bd_top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 509.203 ; gain = 199.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramTools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_top_wrapper -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Device 21-9227] Part: xc7a100tfgg484-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.281 ; gain = 446.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_top_wrapper' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/hdl/bd_top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_top' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_uartlite_0_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_uartlite_0_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'bd_top_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:202]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'bd_top_axi_uartlite_0_0' has 22 connections declared, but only 21 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:202]
INFO: [Synth 8-6157] synthesizing module 'bd_top_clk_wiz_1_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_clk_wiz_1_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_mdm_1_riscv_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_mdm_1_riscv_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_mdm_1_riscv_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_mdm_1_riscv_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_microblaze_0_riscv_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_microblaze_0_riscv_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_microblaze_0_riscv_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_microblaze_0_riscv_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_top_microblaze_0_riscv_0' is unconnected for instance 'microblaze_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:242]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'bd_top_microblaze_0_riscv_0' has 52 connections declared, but only 51 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:242]
INFO: [Synth 8-6157] synthesizing module 'bd_top_microblaze_0_axi_periph_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:470]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ISHHTQ' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1022]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_ds_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_ds_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_ds_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_top_auto_ds_0' is unconnected for instance 'auto_ds' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1181]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_top_auto_ds_0' is unconnected for instance 'auto_ds' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1181]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'bd_top_auto_ds_0' has 40 connections declared, but only 38 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1181]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ISHHTQ' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1022]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_TPFCHB' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1222]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_cc_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_cc_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'bd_top_auto_cc_0' is unconnected for instance 'auto_cc' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1519]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'bd_top_auto_cc_0' is unconnected for instance 'auto_cc' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1519]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'bd_top_auto_cc_0' has 74 connections declared, but only 72 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1519]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_us_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_us_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_TPFCHB' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1222]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1VEWJXR' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1958]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_us_1' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_us_1' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1VEWJXR' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1958]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xbar_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xbar_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_microblaze_0_axi_periph_0' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:470]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_YCWIZG' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1724]
INFO: [Synth 8-6157] synthesizing module 'bd_top_dlmb_bram_if_cntlr_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_dlmb_bram_if_cntlr_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_dlmb_v10_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_dlmb_v10_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_top_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1870]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'bd_top_dlmb_v10_0' has 25 connections declared, but only 24 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1870]
INFO: [Synth 8-6157] synthesizing module 'bd_top_ilmb_bram_if_cntlr_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_ilmb_bram_if_cntlr_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_ilmb_v10_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_ilmb_v10_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_top_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1916]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'bd_top_ilmb_v10_0' has 25 connections declared, but only 24 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1916]
INFO: [Synth 8-6157] synthesizing module 'bd_top_lmb_bram_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_lmb_bram_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_top_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1941]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_top_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1941]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'bd_top_lmb_bram_0' has 16 connections declared, but only 14 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1941]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_YCWIZG' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:1724]
INFO: [Synth 8-6157] synthesizing module 'bd_top_mig_7series_0_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_mig_7series_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_mig_7series_0_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_mig_7series_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7071] port 'device_temp' of module 'bd_top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'bd_top_mig_7series_0_0' has 63 connections declared, but only 57 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:394]
INFO: [Synth 8-6157] synthesizing module 'bd_top_rst_clk_wiz_1_100M_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_rst_clk_wiz_1_100M_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_top_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:452]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_top_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:452]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'bd_top_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:452]
INFO: [Synth 8-6157] synthesizing module 'bd_top_rst_mig_7series_0_100M_0' [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_rst_mig_7series_0_100M_0' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/.Xil/Vivado-30284-RyuBAI-PC/realtime/bd_top_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_top_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:461]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_top_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:461]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_top_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:461]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_top_rst_mig_7series_0_100M_0' is unconnected for instance 'rst_mig_7series_0_100M' [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:461]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'bd_top_rst_mig_7series_0_100M_0' has 10 connections declared, but only 6 given [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:461]
INFO: [Synth 8-6155] done synthesizing module 'bd_top' (0#1) [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/synth/bd_top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_wrapper' (0#1) [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/hdl/bd_top_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1VEWJXR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1VEWJXR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m01_couplers_imp_TPFCHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1ISHHTQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1ISHHTQ is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.418 ; gain = 565.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.418 ; gain = 565.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.418 ; gain = 565.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1553.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_v10_0/bd_top_dlmb_v10_0/bd_top_dlmb_v10_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_v10_0/bd_top_dlmb_v10_0/bd_top_dlmb_v10_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_v10_0/bd_top_ilmb_v10_0/bd_top_dlmb_v10_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_v10_0/bd_top_ilmb_v10_0/bd_top_dlmb_v10_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_bram_if_cntlr_0/bd_top_dlmb_bram_if_cntlr_0/bd_top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_bram_if_cntlr_0/bd_top_dlmb_bram_if_cntlr_0/bd_top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_bram_if_cntlr_0/bd_top_ilmb_bram_if_cntlr_0/bd_top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_bram_if_cntlr_0/bd_top_ilmb_bram_if_cntlr_0/bd_top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_lmb_bram_0/bd_top_lmb_bram_0/bd_top_lmb_bram_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_lmb_bram_0/bd_top_lmb_bram_0/bd_top_lmb_bram_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc] for cell 'bd_top_i/clk_wiz_1'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc] for cell 'bd_top_i/clk_wiz_1'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_clk_wiz_1_100M_0/bd_top_rst_clk_wiz_1_100M_0/bd_top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_top_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_clk_wiz_1_100M_0/bd_top_rst_clk_wiz_1_100M_0/bd_top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_top_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_axi_uartlite_0_0/bd_top_axi_uartlite_0_0/bd_top_axi_uartlite_0_0_in_context.xdc] for cell 'bd_top_i/axi_uartlite_0'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_axi_uartlite_0_0/bd_top_axi_uartlite_0_0/bd_top_axi_uartlite_0_0_in_context.xdc] for cell 'bd_top_i/axi_uartlite_0'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_xbar_0/bd_top_xbar_0/bd_top_xbar_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_xbar_0/bd_top_xbar_0/bd_top_xbar_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_1/bd_top_auto_us_1/bd_top_auto_us_1_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_1/bd_top_auto_us_1/bd_top_auto_us_1_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_ds_0/bd_top_auto_ds_0/bd_top_auto_ds_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_ds_0/bd_top_auto_ds_0/bd_top_auto_ds_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_pc_0/bd_top_auto_pc_0/bd_top_auto_pc_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_pc_0/bd_top_auto_pc_0/bd_top_auto_pc_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_0/bd_top_auto_us_0/bd_top_auto_us_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_us'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_0/bd_top_auto_us_0/bd_top_auto_us_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_us'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0/bd_top_auto_cc_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0/bd_top_auto_cc_0_in_context.xdc] for cell 'bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc] for cell 'bd_top_i/mig_7series_0'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc] for cell 'bd_top_i/mig_7series_0'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_mig_7series_0_100M_0/bd_top_rst_mig_7series_0_100M_0/bd_top_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'bd_top_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_mig_7series_0_100M_0/bd_top_rst_mig_7series_0_100M_0/bd_top_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'bd_top_i/rst_mig_7series_0_100M'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mdm_1_riscv_0/bd_top_mdm_1_riscv_0/bd_top_mdm_1_riscv_0_in_context.xdc] for cell 'bd_top_i/mdm_1'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mdm_1_riscv_0/bd_top_mdm_1_riscv_0/bd_top_mdm_1_riscv_0_in_context.xdc] for cell 'bd_top_i/mdm_1'
Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_microblaze_0_riscv_0/bd_top_microblaze_0_riscv_0/bd_top_microblaze_0_riscv_0_in_context.xdc] for cell 'bd_top_i/microblaze_0'
Finished Parsing XDC File [e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_microblaze_0_riscv_0/bd_top_microblaze_0_riscv_0/bd_top_microblaze_0_riscv_0_in_context.xdc] for cell 'bd_top_i/microblaze_0'
Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1568.773 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_top_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i_0. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i_0. (constraint file  e:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_top_i/microblaze_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_top_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_top_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |bd_top_axi_uartlite_0_0         |         1|
|2     |bd_top_clk_wiz_1_0              |         1|
|3     |bd_top_mdm_1_riscv_0            |         1|
|4     |bd_top_microblaze_0_riscv_0     |         1|
|5     |bd_top_xbar_0                   |         1|
|6     |bd_top_auto_ds_0                |         1|
|7     |bd_top_auto_cc_0                |         1|
|8     |bd_top_auto_pc_0                |         1|
|9     |bd_top_auto_us_0                |         1|
|10    |bd_top_auto_us_1                |         1|
|11    |bd_top_mig_7series_0_0          |         1|
|12    |bd_top_rst_clk_wiz_1_100M_0     |         1|
|13    |bd_top_rst_mig_7series_0_100M_0 |         1|
|14    |bd_top_dlmb_bram_if_cntlr_0     |         1|
|15    |bd_top_dlmb_v10_0               |         1|
|16    |bd_top_ilmb_bram_if_cntlr_0     |         1|
|17    |bd_top_ilmb_v10_0               |         1|
|18    |bd_top_lmb_bram_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bd_top_auto_cc                |     1|
|2     |bd_top_auto_ds                |     1|
|3     |bd_top_auto_pc                |     1|
|4     |bd_top_auto_us                |     2|
|6     |bd_top_axi_uartlite_0         |     1|
|7     |bd_top_clk_wiz_1              |     1|
|8     |bd_top_dlmb_bram_if_cntlr     |     1|
|9     |bd_top_dlmb_v10               |     1|
|10    |bd_top_ilmb_bram_if_cntlr     |     1|
|11    |bd_top_ilmb_v10               |     1|
|12    |bd_top_lmb_bram               |     1|
|13    |bd_top_mdm_1_riscv            |     1|
|14    |bd_top_microblaze_0_riscv     |     1|
|15    |bd_top_mig_7series_0          |     1|
|16    |bd_top_rst_clk_wiz_1_100M     |     1|
|17    |bd_top_rst_mig_7series_0_100M |     1|
|18    |bd_top_xbar                   |     1|
|19    |IBUF                          |     2|
|20    |OBUF                          |     2|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1569.586 ; gain = 565.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.586 ; gain = 581.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1569.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7bae52c5
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1569.586 ; gain = 1013.988
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1/bd_top_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_top_wrapper_utilization_synth.rpt -pb bd_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 14:50:27 2025...
