{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1599644687323 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kyogenrv_top 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"kyogenrv_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599644687401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599644687455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599644687455 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 46 0 0 } } { "" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599644687511 ""}  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 46 0 0 } } { "" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599644687511 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1599644687725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599644687732 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599644688069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599644688069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599644688069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599644688069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 18802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599644688091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 18804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599644688091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 18806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599644688091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 18808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599644688091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599644688091 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599644688098 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599644688473 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599644689936 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599644689936 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599644689936 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599644689936 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/riscv/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/riscv/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599644689985 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|waitrequest~3\|combout " "Node \"u0\|kyogenrv_0\|waitrequest~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|krv\|csr\|mepc\[1\]~62\|datac " "Node \"u0\|kyogenrv_0\|krv\|csr\|mepc\[1\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|krv\|csr\|mepc\[1\]~62\|combout " "Node \"u0\|kyogenrv_0\|krv\|csr\|mepc\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|krv\|io_r_imem_dat_req~0\|datac " "Node \"u0\|kyogenrv_0\|krv\|io_r_imem_dat_req~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|krv\|io_r_imem_dat_req~0\|combout " "Node \"u0\|kyogenrv_0\|krv\|io_r_imem_dat_req~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|waitrequest~2\|datad " "Node \"u0\|kyogenrv_0\|waitrequest~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|waitrequest~2\|combout " "Node \"u0\|kyogenrv_0\|waitrequest~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""} { "Warning" "WSTA_SCC_NODE" "u0\|kyogenrv_0\|waitrequest~3\|datad " "Node \"u0\|kyogenrv_0\|waitrequest~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644690022 ""}  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" 38 -1 0 } } { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 357 -1 0 } } { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1012 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1599644690022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CY10_CLK_24M " "Node: CY10_CLK_24M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[0\] CY10_CLK_24M " "Register kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[0\] is being clocked by CY10_CLK_24M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599644690033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599644690033 "|kyogenrv_fpga_top|CY10_CLK_24M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599644690119 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1599644690119 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599644690119 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599644690119 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1599644690119 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599644690142 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644690142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644690142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644690142 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599644690142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CY10_CLK_24M~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Promoted node CY10_CLK_24M~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691109 ""}  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 18789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Promoted node pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691110 ""}  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 81 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691110 ""}  } { { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 8702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 13715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 13729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 9422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599644691110 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 11385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[0\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[0\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[10\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[10\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[11\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[11\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[12\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[12\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[13\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[13\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[14\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[14\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[15\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[15\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[16\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[16\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[17\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[17\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[18\] " "Destination node kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|mem_alu_out\[18\]" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2043 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1599644691110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599644691110 ""}  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_in_d\[2\]  " "Automatically promoted node rst_in_d\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[162\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[162\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 11571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[165\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[165\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 11737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:165:td\|transition_found~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:165:td\|transition_found~0" {  } { { "sld_transition_detector.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_transition_detector.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 13834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:165:td\|previous~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:165:td\|previous~0" {  } { { "sld_transition_detector.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_transition_detector.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 14005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599644691111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599644691111 ""}  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 2788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_in  " "Automatically promoted node rst_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599644691111 ""}  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 2789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599644691111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599644692236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599644692253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599644692254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599644692273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599644692302 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599644692332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599644692332 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599644692350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599644692655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599644692674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599644692674 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by CY10_CLK_24M~inputclkctrl which is OUTCLK output port of Clock control block type node CY10_CLK_24M~inputclkctrl " "Input port INCLK\[0\] of node \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by CY10_CLK_24M~inputclkctrl which is OUTCLK output port of Clock control block type node CY10_CLK_24M~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 95 0 0 } } { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 39 0 0 } } { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1599644692748 ""}  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 95 0 0 } } { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 39 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1599644692748 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1599644693169 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1599644695034 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599644695163 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1599644695182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599644696693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599644698156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599644698316 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599644711879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599644711879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599644713321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599644719105 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599644719105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599644726169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.45 " "Total time spent on timing analysis during the Fitter is 4.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599644726549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599644726622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599644727362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599644727367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599644728418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599644730227 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone 10 LP " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CY10_CLK_24M 3.3-V LVTTL M16 " "Pin CY10_CLK_24M uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CY10_CLK_24M } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CY10_CLK_24M" } } } } { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1599644731080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL J16 " "Pin reset uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/RISCV/kyogenrv/fpga/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1599644731080 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1599644731080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RISCV/kyogenrv/fpga/output_files/kyogenrv_top.fit.smsg " "Generated suppressed messages file C:/RISCV/kyogenrv/fpga/output_files/kyogenrv_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599644731766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5866 " "Peak virtual memory: 5866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599644734046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 09 18:45:34 2020 " "Processing ended: Wed Sep 09 18:45:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599644734046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599644734046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599644734046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599644734046 ""}
