
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013d0 <.init>:
  4013d0:	stp	x29, x30, [sp, #-16]!
  4013d4:	mov	x29, sp
  4013d8:	bl	401ff0 <printf@plt+0x8a0>
  4013dc:	ldp	x29, x30, [sp], #16
  4013e0:	ret

Disassembly of section .plt:

00000000004013f0 <_Znam@plt-0x20>:
  4013f0:	stp	x16, x30, [sp, #-16]!
  4013f4:	adrp	x16, 42d000 <_ZdlPvm@@Base+0x1de48>
  4013f8:	ldr	x17, [x16, #4088]
  4013fc:	add	x16, x16, #0xff8
  401400:	br	x17
  401404:	nop
  401408:	nop
  40140c:	nop

0000000000401410 <_Znam@plt>:
  401410:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16]
  401418:	add	x16, x16, #0x0
  40141c:	br	x17

0000000000401420 <fputs@plt>:
  401420:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #8]
  401428:	add	x16, x16, #0x8
  40142c:	br	x17

0000000000401430 <memcpy@plt>:
  401430:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #16]
  401438:	add	x16, x16, #0x10
  40143c:	br	x17

0000000000401440 <puts@plt>:
  401440:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #24]
  401448:	add	x16, x16, #0x18
  40144c:	br	x17

0000000000401450 <isalnum@plt>:
  401450:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #32]
  401458:	add	x16, x16, #0x20
  40145c:	br	x17

0000000000401460 <strlen@plt>:
  401460:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #40]
  401468:	add	x16, x16, #0x28
  40146c:	br	x17

0000000000401470 <fprintf@plt>:
  401470:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #48]
  401478:	add	x16, x16, #0x30
  40147c:	br	x17

0000000000401480 <putc@plt>:
  401480:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #56]
  401488:	add	x16, x16, #0x38
  40148c:	br	x17

0000000000401490 <islower@plt>:
  401490:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #64]
  401498:	add	x16, x16, #0x40
  40149c:	br	x17

00000000004014a0 <fclose@plt>:
  4014a0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #72]
  4014a8:	add	x16, x16, #0x48
  4014ac:	br	x17

00000000004014b0 <isspace@plt>:
  4014b0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #80]
  4014b8:	add	x16, x16, #0x50
  4014bc:	br	x17

00000000004014c0 <memcmp@plt>:
  4014c0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #88]
  4014c8:	add	x16, x16, #0x58
  4014cc:	br	x17

00000000004014d0 <strtol@plt>:
  4014d0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #96]
  4014d8:	add	x16, x16, #0x60
  4014dc:	br	x17

00000000004014e0 <free@plt>:
  4014e0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #104]
  4014e8:	add	x16, x16, #0x68
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #112]
  4014f8:	add	x16, x16, #0x70
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #120]
  401508:	add	x16, x16, #0x78
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #128]
  401518:	add	x16, x16, #0x80
  40151c:	br	x17

0000000000401520 <strcpy@plt>:
  401520:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #136]
  401528:	add	x16, x16, #0x88
  40152c:	br	x17

0000000000401530 <sprintf@plt>:
  401530:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #144]
  401538:	add	x16, x16, #0x90
  40153c:	br	x17

0000000000401540 <isxdigit@plt>:
  401540:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #152]
  401548:	add	x16, x16, #0x98
  40154c:	br	x17

0000000000401550 <putchar@plt>:
  401550:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #160]
  401558:	add	x16, x16, #0xa0
  40155c:	br	x17

0000000000401560 <__libc_start_main@plt>:
  401560:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #168]
  401568:	add	x16, x16, #0xa8
  40156c:	br	x17

0000000000401570 <memchr@plt>:
  401570:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #176]
  401578:	add	x16, x16, #0xb0
  40157c:	br	x17

0000000000401580 <isgraph@plt>:
  401580:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #184]
  401588:	add	x16, x16, #0xb8
  40158c:	br	x17

0000000000401590 <getc@plt>:
  401590:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #192]
  401598:	add	x16, x16, #0xc0
  40159c:	br	x17

00000000004015a0 <strncmp@plt>:
  4015a0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #200]
  4015a8:	add	x16, x16, #0xc8
  4015ac:	br	x17

00000000004015b0 <isprint@plt>:
  4015b0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #208]
  4015b8:	add	x16, x16, #0xd0
  4015bc:	br	x17

00000000004015c0 <isupper@plt>:
  4015c0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #216]
  4015c8:	add	x16, x16, #0xd8
  4015cc:	br	x17

00000000004015d0 <fputc@plt>:
  4015d0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #224]
  4015d8:	add	x16, x16, #0xe0
  4015dc:	br	x17

00000000004015e0 <__isoc99_sscanf@plt>:
  4015e0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #232]
  4015e8:	add	x16, x16, #0xe8
  4015ec:	br	x17

00000000004015f0 <__cxa_atexit@plt>:
  4015f0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #240]
  4015f8:	add	x16, x16, #0xf0
  4015fc:	br	x17

0000000000401600 <fflush@plt>:
  401600:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #248]
  401608:	add	x16, x16, #0xf8
  40160c:	br	x17

0000000000401610 <isalpha@plt>:
  401610:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #256]
  401618:	add	x16, x16, #0x100
  40161c:	br	x17

0000000000401620 <_ZdaPv@plt>:
  401620:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #264]
  401628:	add	x16, x16, #0x108
  40162c:	br	x17

0000000000401630 <__errno_location@plt>:
  401630:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #272]
  401638:	add	x16, x16, #0x110
  40163c:	br	x17

0000000000401640 <fopen@plt>:
  401640:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #280]
  401648:	add	x16, x16, #0x118
  40164c:	br	x17

0000000000401650 <__cxa_throw_bad_array_new_length@plt>:
  401650:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #288]
  401658:	add	x16, x16, #0x120
  40165c:	br	x17

0000000000401660 <strcmp@plt>:
  401660:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #296]
  401668:	add	x16, x16, #0x128
  40166c:	br	x17

0000000000401670 <write@plt>:
  401670:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #304]
  401678:	add	x16, x16, #0x130
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #312]
  401688:	add	x16, x16, #0x138
  40168c:	br	x17

0000000000401690 <ispunct@plt>:
  401690:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #320]
  401698:	add	x16, x16, #0x140
  40169c:	br	x17

00000000004016a0 <iscntrl@plt>:
  4016a0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #328]
  4016a8:	add	x16, x16, #0x148
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #336]
  4016b8:	add	x16, x16, #0x150
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #344]
  4016c8:	add	x16, x16, #0x158
  4016cc:	br	x17

00000000004016d0 <__gxx_personality_v0@plt>:
  4016d0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #352]
  4016d8:	add	x16, x16, #0x160
  4016dc:	br	x17

00000000004016e0 <exit@plt>:
  4016e0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #360]
  4016e8:	add	x16, x16, #0x168
  4016ec:	br	x17

00000000004016f0 <_Unwind_Resume@plt>:
  4016f0:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #368]
  4016f8:	add	x16, x16, #0x170
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #376]
  401708:	add	x16, x16, #0x178
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #384]
  401718:	add	x16, x16, #0x180
  40171c:	br	x17

0000000000401720 <__cxa_pure_virtual@plt>:
  401720:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #392]
  401728:	add	x16, x16, #0x188
  40172c:	br	x17

0000000000401730 <setbuf@plt>:
  401730:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #400]
  401738:	add	x16, x16, #0x190
  40173c:	br	x17

0000000000401740 <strcat@plt>:
  401740:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #408]
  401748:	add	x16, x16, #0x198
  40174c:	br	x17

0000000000401750 <printf@plt>:
  401750:	adrp	x16, 42e000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #416]
  401758:	add	x16, x16, #0x1a0
  40175c:	br	x17

Disassembly of section .text:

0000000000401760 <_Znwm@@Base-0xd9f8>:
  401760:	stp	x29, x30, [sp, #-144]!
  401764:	mov	x29, sp
  401768:	stp	x21, x22, [sp, #32]
  40176c:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x3260>
  401770:	mov	w22, #0x1                   	// #1
  401774:	stp	x23, x24, [sp, #48]
  401778:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40177c:	adrp	x24, 410000 <_ZdlPvm@@Base+0xe48>
  401780:	stp	x19, x20, [sp, #16]
  401784:	mov	w20, w0
  401788:	mov	x19, x1
  40178c:	ldr	x0, [x1]
  401790:	str	x0, [x21, #640]
  401794:	ldr	x0, [x23, #3488]
  401798:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40179c:	add	x24, x24, #0x848
  4017a0:	add	x1, x1, #0xdd9
  4017a4:	stp	x25, x26, [sp, #64]
  4017a8:	adrp	x25, 410000 <_ZdlPvm@@Base+0xe48>
  4017ac:	add	x25, x25, #0x593
  4017b0:	stp	x27, x28, [sp, #80]
  4017b4:	bl	401730 <setbuf@plt>
  4017b8:	adrp	x26, 410000 <_ZdlPvm@@Base+0xe48>
  4017bc:	add	x0, x26, #0x820
  4017c0:	str	x0, [sp, #104]
  4017c4:	mov	x3, x24
  4017c8:	mov	x2, x25
  4017cc:	mov	x1, x19
  4017d0:	mov	w0, w20
  4017d4:	mov	x4, #0x0                   	// #0
  4017d8:	bl	40ee38 <printf@plt+0xd6e8>
  4017dc:	cmn	w0, #0x1
  4017e0:	b.eq	401b00 <printf@plt+0x3b0>  // b.none
  4017e4:	cmp	w0, #0x76
  4017e8:	b.gt	401854 <printf@plt+0x104>
  4017ec:	cmp	w0, #0x63
  4017f0:	b.gt	40181c <printf@plt+0xcc>
  4017f4:	cmp	w0, #0x3f
  4017f8:	b.eq	401af0 <printf@plt+0x3a0>  // b.none
  4017fc:	sub	w2, w0, #0x43
  401800:	cmp	w2, #0x11
  401804:	b.ls	401840 <printf@plt+0xf0>  // b.plast
  401808:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  40180c:	mov	w0, #0x178                 	// #376
  401810:	add	x1, x1, #0x66f
  401814:	bl	40dbb0 <printf@plt+0xc460>
  401818:	b	4017c4 <printf@plt+0x74>
  40181c:	sub	w0, w0, #0x64
  401820:	cmp	w0, #0x12
  401824:	b.hi	401808 <printf@plt+0xb8>  // b.pmore
  401828:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  40182c:	add	x1, x1, #0x7f8
  401830:	ldrh	w0, [x1, w0, uxtw #1]
  401834:	adr	x1, 401840 <printf@plt+0xf0>
  401838:	add	x0, x1, w0, sxth #2
  40183c:	br	x0
  401840:	ldr	x0, [sp, #104]
  401844:	ldrh	w0, [x0, w2, uxtw #1]
  401848:	adr	x1, 401854 <printf@plt+0x104>
  40184c:	add	x0, x1, w0, sxth #2
  401850:	br	x0
  401854:	cmp	w0, #0x100
  401858:	b.ne	401808 <printf@plt+0xb8>  // b.any
  40185c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401860:	ldr	x0, [x0, #3480]
  401864:	bl	4029a0 <printf@plt+0x1250>
  401868:	b	4018a8 <printf@plt+0x158>
  40186c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401870:	mov	w1, #0x1                   	// #1
  401874:	str	w1, [x0, #3504]
  401878:	b	4017c4 <printf@plt+0x74>
  40187c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401880:	ldr	x1, [x0, #664]
  401884:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401888:	add	x0, x0, #0x270
  40188c:	bl	40f420 <_ZdlPvm@@Base+0x268>
  401890:	b	4017c4 <printf@plt+0x74>
  401894:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401898:	ldr	x1, [x0, #3448]
  40189c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4018a0:	add	x0, x0, #0x5a8
  4018a4:	bl	401750 <printf@plt>
  4018a8:	mov	w0, #0x0                   	// #0
  4018ac:	bl	4016e0 <exit@plt>
  4018b0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  4018b4:	ldr	x0, [x0, #664]
  4018b8:	ldrb	w1, [x0]
  4018bc:	cbz	w1, 4018c8 <printf@plt+0x178>
  4018c0:	ldrb	w0, [x0, #1]
  4018c4:	cbnz	w0, 4018e8 <printf@plt+0x198>
  4018c8:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4018cc:	add	x3, x3, #0x1c8
  4018d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4018d4:	mov	x2, x3
  4018d8:	mov	x1, x3
  4018dc:	add	x0, x0, #0x5c4
  4018e0:	bl	40e2dc <printf@plt+0xcb8c>
  4018e4:	b	4017c4 <printf@plt+0x74>
  4018e8:	adrp	x2, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4018ec:	add	x2, x2, #0xc74
  4018f0:	ldrb	w3, [x2, w1, sxtw]
  4018f4:	cbz	w3, 40191c <printf@plt+0x1cc>
  4018f8:	add	x0, sp, #0x80
  4018fc:	bl	40df40 <printf@plt+0xc7f0>
  401900:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  401904:	add	x3, x3, #0x1c8
  401908:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40190c:	mov	x2, x3
  401910:	add	x1, sp, #0x80
  401914:	add	x0, x0, #0x5e7
  401918:	b	4018e0 <printf@plt+0x190>
  40191c:	ldrb	w2, [x2, w0, sxtw]
  401920:	cbnz	w2, 401938 <printf@plt+0x1e8>
  401924:	adrp	x2, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401928:	add	x2, x2, #0xdac
  40192c:	strb	w1, [x2, #8]
  401930:	strb	w0, [x2, #24]
  401934:	b	4017c4 <printf@plt+0x74>
  401938:	mov	w1, w0
  40193c:	b	4018f8 <printf@plt+0x1a8>
  401940:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401944:	ldr	x0, [x0, #664]
  401948:	bl	405480 <printf@plt+0x3d30>
  40194c:	b	4017c4 <printf@plt+0x74>
  401950:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401954:	adrp	x28, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401958:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  40195c:	add	x1, x1, #0x5fa
  401960:	ldr	x26, [x0, #664]
  401964:	str	x26, [x28, #3168]
  401968:	mov	x0, x26
  40196c:	bl	401660 <strcmp@plt>
  401970:	cbnz	w0, 401990 <printf@plt+0x240>
  401974:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  401978:	add	x0, x0, #0xae
  40197c:	str	x0, [x28, #3168]
  401980:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401984:	mov	w1, #0x1                   	// #1
  401988:	str	w1, [x0, #3528]
  40198c:	b	4017c4 <printf@plt+0x74>
  401990:	adrp	x27, 410000 <_ZdlPvm@@Base+0xe48>
  401994:	add	x27, x27, #0x602
  401998:	mov	x1, x27
  40199c:	mov	x0, x26
  4019a0:	bl	401660 <strcmp@plt>
  4019a4:	cbnz	w0, 4019bc <printf@plt+0x26c>
  4019a8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019ac:	mov	w1, #0x1                   	// #1
  4019b0:	str	w1, [x0, #3500]
  4019b4:	mov	w22, #0x0                   	// #0
  4019b8:	b	4017c4 <printf@plt+0x74>
  4019bc:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  4019c0:	mov	x0, x26
  4019c4:	add	x1, x1, #0x609
  4019c8:	bl	401660 <strcmp@plt>
  4019cc:	cbnz	w0, 4017c4 <printf@plt+0x74>
  4019d0:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019d4:	add	x2, x1, #0xdac
  4019d8:	mov	w0, #0x1                   	// #1
  4019dc:	str	x27, [x28, #3168]
  4019e0:	str	w0, [x1, #3500]
  4019e4:	str	w0, [x2, #32]
  4019e8:	b	4019b4 <printf@plt+0x264>
  4019ec:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x3260>
  4019f0:	ldr	x0, [x27, #664]
  4019f4:	bl	405364 <printf@plt+0x3c14>
  4019f8:	cbnz	w0, 4017c4 <printf@plt+0x74>
  4019fc:	ldr	x1, [x27, #664]
  401a00:	add	x0, sp, #0x80
  401a04:	bl	40defc <printf@plt+0xc7ac>
  401a08:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  401a0c:	add	x3, x3, #0x1c8
  401a10:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401a14:	mov	x2, x3
  401a18:	add	x1, sp, #0x80
  401a1c:	add	x0, x0, #0x616
  401a20:	b	4018e0 <printf@plt+0x190>
  401a24:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x3260>
  401a28:	add	x2, sp, #0x70
  401a2c:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  401a30:	add	x1, x1, #0x628
  401a34:	ldr	x0, [x27, #664]
  401a38:	bl	4015e0 <__isoc99_sscanf@plt>
  401a3c:	cmp	w0, #0x1
  401a40:	b.ne	401a7c <printf@plt+0x32c>  // b.any
  401a44:	ldr	w0, [sp, #112]
  401a48:	bl	40542c <printf@plt+0x3cdc>
  401a4c:	b	4017c4 <printf@plt+0x74>
  401a50:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x3260>
  401a54:	add	x2, sp, #0x70
  401a58:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  401a5c:	add	x1, x1, #0x628
  401a60:	ldr	x0, [x27, #664]
  401a64:	bl	4015e0 <__isoc99_sscanf@plt>
  401a68:	cmp	w0, #0x1
  401a6c:	b.ne	401a7c <printf@plt+0x32c>  // b.any
  401a70:	ldr	w0, [sp, #112]
  401a74:	bl	405658 <printf@plt+0x3f08>
  401a78:	b	4017c4 <printf@plt+0x74>
  401a7c:	ldr	x1, [x27, #664]
  401a80:	add	x0, sp, #0x80
  401a84:	bl	40defc <printf@plt+0xc7ac>
  401a88:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  401a8c:	add	x3, x3, #0x1c8
  401a90:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401a94:	mov	x2, x3
  401a98:	add	x1, sp, #0x80
  401a9c:	add	x0, x0, #0x62b
  401aa0:	b	4018e0 <printf@plt+0x190>
  401aa4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401aa8:	mov	w1, #0x1                   	// #1
  401aac:	str	w1, [x0, #3536]
  401ab0:	b	4017c4 <printf@plt+0x74>
  401ab4:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  401ab8:	add	x3, x3, #0x1c8
  401abc:	mov	x1, x3
  401ac0:	mov	x2, x3
  401ac4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401ac8:	add	x0, x0, #0x639
  401acc:	bl	40e2f4 <printf@plt+0xcba4>
  401ad0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ad4:	mov	w1, #0x1                   	// #1
  401ad8:	str	w1, [x0, #3540]
  401adc:	b	4017c4 <printf@plt+0x74>
  401ae0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ae4:	mov	w1, #0x1                   	// #1
  401ae8:	str	w1, [x0, #3520]
  401aec:	b	4017c4 <printf@plt+0x74>
  401af0:	ldr	x0, [x23, #3488]
  401af4:	bl	4029a0 <printf@plt+0x1250>
  401af8:	mov	w0, #0x1                   	// #1
  401afc:	b	4018ac <printf@plt+0x15c>
  401b00:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b04:	ldr	x0, [x23, #3168]
  401b08:	bl	403234 <printf@plt+0x1ae4>
  401b0c:	bl	4082d4 <printf@plt+0x6b84>
  401b10:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401b14:	add	x0, x0, #0x688
  401b18:	bl	401440 <puts@plt>
  401b1c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b20:	ldr	w0, [x0, #3500]
  401b24:	cbnz	w0, 401b60 <printf@plt+0x410>
  401b28:	ldr	x2, [x21, #640]
  401b2c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401b30:	ldr	x1, [x23, #3168]
  401b34:	add	x0, x0, #0x6a8
  401b38:	bl	401750 <printf@plt>
  401b3c:	ldr	x1, [x23, #3168]
  401b40:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401b44:	ldr	x2, [x21, #640]
  401b48:	add	x0, x0, #0x705
  401b4c:	bl	401750 <printf@plt>
  401b50:	ldr	x1, [x23, #3168]
  401b54:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401b58:	add	x0, x0, #0x75b
  401b5c:	bl	401750 <printf@plt>
  401b60:	cbz	w22, 401b9c <printf@plt+0x44c>
  401b64:	add	x2, sp, #0x80
  401b68:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  401b6c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401b70:	add	x1, x1, #0x7be
  401b74:	add	x0, x0, #0x270
  401b78:	bl	40f504 <_ZdlPvm@@Base+0x34c>
  401b7c:	mov	x21, x0
  401b80:	cbz	x0, 401b9c <printf@plt+0x44c>
  401b84:	ldr	x1, [sp, #128]
  401b88:	bl	40227c <printf@plt+0xb2c>
  401b8c:	mov	x0, x21
  401b90:	bl	4014a0 <fclose@plt>
  401b94:	ldr	x0, [sp, #128]
  401b98:	bl	4014e0 <free@plt>
  401b9c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ba0:	adrp	x22, 411000 <_ZdlPvm@@Base+0x1e48>
  401ba4:	add	x22, x22, #0x3ce
  401ba8:	ldr	w21, [x0, #3176]
  401bac:	cmp	w21, w20
  401bb0:	b.lt	401c10 <printf@plt+0x4c0>  // b.tstop
  401bb4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bb8:	mov	x1, x22
  401bbc:	ldr	x0, [x0, #3472]
  401bc0:	bl	40227c <printf@plt+0xb2c>
  401bc4:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bc8:	ldr	x0, [x19, #3480]
  401bcc:	bl	401700 <ferror@plt>
  401bd0:	cbz	w0, 401cc0 <printf@plt+0x570>
  401bd4:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  401bd8:	add	x3, x3, #0x1c8
  401bdc:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401be0:	mov	x2, x3
  401be4:	mov	x1, x3
  401be8:	add	x0, x0, #0x7d8
  401bec:	bl	40e30c <printf@plt+0xcbbc>
  401bf0:	mov	w0, #0x0                   	// #0
  401bf4:	ldp	x19, x20, [sp, #16]
  401bf8:	ldp	x21, x22, [sp, #32]
  401bfc:	ldp	x23, x24, [sp, #48]
  401c00:	ldp	x25, x26, [sp, #64]
  401c04:	ldp	x27, x28, [sp, #80]
  401c08:	ldp	x29, x30, [sp], #144
  401c0c:	ret
  401c10:	adrp	x25, 411000 <_ZdlPvm@@Base+0x1e48>
  401c14:	sxtw	x21, w21
  401c18:	add	x25, x25, #0x77
  401c1c:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x3260>
  401c20:	ldr	x23, [x19, x21, lsl #3]
  401c24:	mov	x1, x22
  401c28:	mov	x0, x23
  401c2c:	bl	401660 <strcmp@plt>
  401c30:	cbnz	w0, 401c54 <printf@plt+0x504>
  401c34:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401c38:	mov	x1, x22
  401c3c:	ldr	x0, [x0, #3472]
  401c40:	bl	40227c <printf@plt+0xb2c>
  401c44:	add	x21, x21, #0x1
  401c48:	cmp	w20, w21
  401c4c:	b.gt	401c20 <printf@plt+0x4d0>
  401c50:	b	401bc4 <printf@plt+0x474>
  401c54:	bl	401630 <__errno_location@plt>
  401c58:	mov	x24, x0
  401c5c:	mov	x1, x25
  401c60:	mov	x0, x23
  401c64:	str	wzr, [x24]
  401c68:	bl	401640 <fopen@plt>
  401c6c:	mov	x23, x0
  401c70:	ldr	x1, [x19, x21, lsl #3]
  401c74:	cbnz	x0, 401cb0 <printf@plt+0x560>
  401c78:	add	x0, sp, #0x70
  401c7c:	bl	40defc <printf@plt+0xc7ac>
  401c80:	ldr	w0, [x24]
  401c84:	bl	401510 <strerror@plt>
  401c88:	mov	x1, x0
  401c8c:	add	x0, sp, #0x80
  401c90:	bl	40defc <printf@plt+0xc7ac>
  401c94:	add	x3, x26, #0x1c8
  401c98:	add	x2, sp, #0x80
  401c9c:	add	x1, sp, #0x70
  401ca0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  401ca4:	add	x0, x0, #0x7c4
  401ca8:	bl	40e30c <printf@plt+0xcbbc>
  401cac:	b	401c44 <printf@plt+0x4f4>
  401cb0:	bl	40227c <printf@plt+0xb2c>
  401cb4:	mov	x0, x23
  401cb8:	bl	4014a0 <fclose@plt>
  401cbc:	b	401c44 <printf@plt+0x4f4>
  401cc0:	ldr	x0, [x19, #3480]
  401cc4:	bl	401600 <fflush@plt>
  401cc8:	tbz	w0, #31, 401bf0 <printf@plt+0x4a0>
  401ccc:	b	401bd4 <printf@plt+0x484>
  401cd0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401cd4:	add	x0, x0, #0xdac
  401cd8:	add	x0, x0, #0x2c
  401cdc:	b	40dcb8 <printf@plt+0xc568>
  401ce0:	stp	x29, x30, [sp, #-48]!
  401ce4:	mov	x29, sp
  401ce8:	stp	x19, x20, [sp, #16]
  401cec:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  401cf0:	add	x20, x20, #0xde0
  401cf4:	add	x19, x20, #0x40
  401cf8:	add	x0, x20, #0x72
  401cfc:	stp	x21, x22, [sp, #32]
  401d00:	bl	40dcb8 <printf@plt+0xc568>
  401d04:	mov	x0, x19
  401d08:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  401d0c:	bl	402e48 <printf@plt+0x16f8>
  401d10:	add	x21, x21, #0x1b0
  401d14:	mov	x1, x19
  401d18:	mov	x2, x21
  401d1c:	add	x19, x20, #0x60
  401d20:	adrp	x0, 402000 <printf@plt+0x8b0>
  401d24:	add	x0, x0, #0xb2c
  401d28:	bl	4015f0 <__cxa_atexit@plt>
  401d2c:	mov	x22, #0x3                   	// #3
  401d30:	mov	x0, x19
  401d34:	bl	40fa38 <_ZdlPvm@@Base+0x880>
  401d38:	mov	x1, x19
  401d3c:	mov	x19, x20
  401d40:	mov	x2, x21
  401d44:	adrp	x0, 40f000 <printf@plt+0xd8b0>
  401d48:	add	x0, x0, #0xb4c
  401d4c:	bl	4015f0 <__cxa_atexit@plt>
  401d50:	mov	x0, x19
  401d54:	bl	40fa38 <_ZdlPvm@@Base+0x880>
  401d58:	sub	x22, x22, #0x1
  401d5c:	add	x19, x19, #0x10
  401d60:	cmn	x22, #0x1
  401d64:	b.ne	401d50 <printf@plt+0x600>  // b.any
  401d68:	mov	x2, x21
  401d6c:	mov	x1, #0x0                   	// #0
  401d70:	ldp	x19, x20, [sp, #16]
  401d74:	adrp	x0, 402000 <printf@plt+0x8b0>
  401d78:	ldp	x21, x22, [sp, #32]
  401d7c:	add	x0, x0, #0xc68
  401d80:	ldp	x29, x30, [sp], #48
  401d84:	b	4015f0 <__cxa_atexit@plt>
  401d88:	mov	x19, #0x3                   	// #3
  401d8c:	sub	x19, x19, x22
  401d90:	mov	x21, x0
  401d94:	add	x19, x20, x19, lsl #4
  401d98:	cmp	x19, x20
  401d9c:	b.eq	401db0 <printf@plt+0x660>  // b.none
  401da0:	sub	x19, x19, #0x10
  401da4:	mov	x0, x19
  401da8:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  401dac:	b	401d98 <printf@plt+0x648>
  401db0:	mov	x0, x21
  401db4:	bl	4016f0 <_Unwind_Resume@plt>
  401db8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  401dbc:	add	x0, x0, #0xe58
  401dc0:	add	x0, x0, #0x30
  401dc4:	b	40dcb8 <printf@plt+0xc568>
  401dc8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  401dcc:	add	x0, x0, #0xe94
  401dd0:	b	40dcb8 <printf@plt+0xc568>
  401dd4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  401dd8:	add	x0, x0, #0xe95
  401ddc:	b	40dcb8 <printf@plt+0xc568>
  401de0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  401de4:	add	x0, x0, #0xe96
  401de8:	b	40dcb8 <printf@plt+0xc568>
  401dec:	stp	x29, x30, [sp, #-32]!
  401df0:	mov	x29, sp
  401df4:	str	x19, [sp, #16]
  401df8:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  401dfc:	add	x19, x19, #0xe98
  401e00:	add	x0, x19, #0x810
  401e04:	bl	40dcb8 <printf@plt+0xc568>
  401e08:	mov	x0, x19
  401e0c:	mov	x1, #0x100                 	// #256
  401e10:	stp	wzr, wzr, [x0]
  401e14:	subs	x1, x1, #0x1
  401e18:	add	x0, x0, #0x8
  401e1c:	b.ne	401e10 <printf@plt+0x6c0>  // b.any
  401e20:	add	x19, x19, #0x800
  401e24:	mov	x0, x19
  401e28:	bl	407d84 <printf@plt+0x6634>
  401e2c:	mov	x1, x19
  401e30:	adrp	x2, 42e000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x19, [sp, #16]
  401e38:	add	x2, x2, #0x1b0
  401e3c:	ldp	x29, x30, [sp], #32
  401e40:	adrp	x0, 407000 <printf@plt+0x58b0>
  401e44:	add	x0, x0, #0x8c4
  401e48:	b	4015f0 <__cxa_atexit@plt>
  401e4c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e50:	add	x0, x0, #0x6a9
  401e54:	b	40dcb8 <printf@plt+0xc568>
  401e58:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e5c:	add	x0, x0, #0x6aa
  401e60:	b	40dcb8 <printf@plt+0xc568>
  401e64:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e68:	add	x0, x0, #0x6ab
  401e6c:	b	40dcb8 <printf@plt+0xc568>
  401e70:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e74:	add	x0, x0, #0x6ac
  401e78:	b	40dcb8 <printf@plt+0xc568>
  401e7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e80:	add	x0, x0, #0x6ad
  401e84:	b	40dcb8 <printf@plt+0xc568>
  401e88:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e8c:	add	x0, x0, #0x6ae
  401e90:	b	40dcb8 <printf@plt+0xc568>
  401e94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401e98:	add	x0, x0, #0x6af
  401e9c:	b	40dcb8 <printf@plt+0xc568>
  401ea0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  401ea4:	add	x0, x0, #0x6c0
  401ea8:	add	x0, x0, #0xb04
  401eac:	b	40dcb8 <printf@plt+0xc568>
  401eb0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401eb4:	add	x0, x0, #0x1c5
  401eb8:	b	40ded4 <printf@plt+0xc784>
  401ebc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401ec0:	str	wzr, [x0, #456]
  401ec4:	ret
  401ec8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  401ecc:	add	x0, x0, #0x24a
  401ed0:	b	40dcb8 <printf@plt+0xc568>
  401ed4:	stp	x29, x30, [sp, #-64]!
  401ed8:	mov	w4, #0x1                   	// #1
  401edc:	mov	w3, w4
  401ee0:	mov	x29, sp
  401ee4:	stp	x19, x20, [sp, #16]
  401ee8:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x3260>
  401eec:	add	x19, x19, #0x250
  401ef0:	stp	x21, x22, [sp, #32]
  401ef4:	adrp	x22, 417000 <_ZdlPvm@@Base+0x7e48>
  401ef8:	add	x22, x22, #0x67d
  401efc:	stp	x23, x24, [sp, #48]
  401f00:	adrp	x23, 417000 <_ZdlPvm@@Base+0x7e48>
  401f04:	add	x23, x23, #0x62c
  401f08:	mov	x2, x23
  401f0c:	mov	x1, x22
  401f10:	mov	x0, x19
  401f14:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  401f18:	bl	40f288 <_ZdlPvm@@Base+0xd0>
  401f1c:	add	x21, x21, #0x1b0
  401f20:	adrp	x20, 40f000 <printf@plt+0xd8b0>
  401f24:	add	x20, x20, #0x410
  401f28:	mov	x2, x21
  401f2c:	mov	x1, x19
  401f30:	mov	x0, x20
  401f34:	bl	4015f0 <__cxa_atexit@plt>
  401f38:	add	x24, x19, #0x10
  401f3c:	mov	w4, #0x0                   	// #0
  401f40:	mov	w3, #0x1                   	// #1
  401f44:	mov	x2, x23
  401f48:	mov	x1, x22
  401f4c:	mov	x0, x24
  401f50:	bl	40f288 <_ZdlPvm@@Base+0xd0>
  401f54:	add	x19, x19, #0x20
  401f58:	mov	x2, x21
  401f5c:	mov	x1, x24
  401f60:	mov	x0, x20
  401f64:	bl	4015f0 <__cxa_atexit@plt>
  401f68:	mov	x2, x23
  401f6c:	mov	x1, x22
  401f70:	mov	x0, x19
  401f74:	mov	w4, #0x0                   	// #0
  401f78:	mov	w3, #0x0                   	// #0
  401f7c:	bl	40f288 <_ZdlPvm@@Base+0xd0>
  401f80:	mov	x2, x21
  401f84:	mov	x1, x19
  401f88:	mov	x0, x20
  401f8c:	ldp	x19, x20, [sp, #16]
  401f90:	ldp	x21, x22, [sp, #32]
  401f94:	ldp	x23, x24, [sp, #48]
  401f98:	ldp	x29, x30, [sp], #64
  401f9c:	b	4015f0 <__cxa_atexit@plt>
  401fa0:	mov	x29, #0x0                   	// #0
  401fa4:	mov	x30, #0x0                   	// #0
  401fa8:	mov	x5, x0
  401fac:	ldr	x1, [sp]
  401fb0:	add	x2, sp, #0x8
  401fb4:	mov	x6, sp
  401fb8:	movz	x0, #0x0, lsl #48
  401fbc:	movk	x0, #0x0, lsl #32
  401fc0:	movk	x0, #0x40, lsl #16
  401fc4:	movk	x0, #0x1760
  401fc8:	movz	x3, #0x0, lsl #48
  401fcc:	movk	x3, #0x0, lsl #32
  401fd0:	movk	x3, #0x41, lsl #16
  401fd4:	movk	x3, #0x3e8
  401fd8:	movz	x4, #0x0, lsl #48
  401fdc:	movk	x4, #0x0, lsl #32
  401fe0:	movk	x4, #0x41, lsl #16
  401fe4:	movk	x4, #0x468
  401fe8:	bl	401560 <__libc_start_main@plt>
  401fec:	bl	4016b0 <abort@plt>
  401ff0:	adrp	x0, 42d000 <_ZdlPvm@@Base+0x1de48>
  401ff4:	ldr	x0, [x0, #4064]
  401ff8:	cbz	x0, 402000 <printf@plt+0x8b0>
  401ffc:	b	401710 <__gmon_start__@plt>
  402000:	ret
  402004:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402008:	add	x1, x0, #0xd90
  40200c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402010:	add	x0, x0, #0xd90
  402014:	cmp	x1, x0
  402018:	b.eq	402044 <printf@plt+0x8f4>  // b.none
  40201c:	sub	sp, sp, #0x10
  402020:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  402024:	ldr	x1, [x1, #1160]
  402028:	str	x1, [sp, #8]
  40202c:	cbz	x1, 40203c <printf@plt+0x8ec>
  402030:	mov	x16, x1
  402034:	add	sp, sp, #0x10
  402038:	br	x16
  40203c:	add	sp, sp, #0x10
  402040:	ret
  402044:	ret
  402048:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40204c:	add	x1, x0, #0xd90
  402050:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402054:	add	x0, x0, #0xd90
  402058:	sub	x1, x1, x0
  40205c:	mov	x2, #0x2                   	// #2
  402060:	asr	x1, x1, #3
  402064:	sdiv	x1, x1, x2
  402068:	cbz	x1, 402094 <printf@plt+0x944>
  40206c:	sub	sp, sp, #0x10
  402070:	adrp	x2, 410000 <_ZdlPvm@@Base+0xe48>
  402074:	ldr	x2, [x2, #1168]
  402078:	str	x2, [sp, #8]
  40207c:	cbz	x2, 40208c <printf@plt+0x93c>
  402080:	mov	x16, x2
  402084:	add	sp, sp, #0x10
  402088:	br	x16
  40208c:	add	sp, sp, #0x10
  402090:	ret
  402094:	ret
  402098:	stp	x29, x30, [sp, #-32]!
  40209c:	mov	x29, sp
  4020a0:	str	x19, [sp, #16]
  4020a4:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020a8:	ldrb	w0, [x19, #3496]
  4020ac:	cbnz	w0, 4020bc <printf@plt+0x96c>
  4020b0:	bl	402004 <printf@plt+0x8b4>
  4020b4:	mov	w0, #0x1                   	// #1
  4020b8:	strb	w0, [x19, #3496]
  4020bc:	ldr	x19, [sp, #16]
  4020c0:	ldp	x29, x30, [sp], #32
  4020c4:	ret
  4020c8:	b	402048 <printf@plt+0x8f8>
  4020cc:	ldrb	w3, [x0]
  4020d0:	cbz	w3, 4021b4 <printf@plt+0xa64>
  4020d4:	cmp	w3, w1
  4020d8:	b.eq	4021b8 <printf@plt+0xa68>  // b.none
  4020dc:	add	x2, x0, #0x1
  4020e0:	cmp	w3, #0x5c
  4020e4:	b.ne	402160 <printf@plt+0xa10>  // b.any
  4020e8:	ldrb	w3, [x0, #1]
  4020ec:	cmp	w3, #0x5c
  4020f0:	b.eq	402160 <printf@plt+0xa10>  // b.none
  4020f4:	b.hi	40210c <printf@plt+0x9bc>  // b.pmore
  4020f8:	cbz	w3, 402160 <printf@plt+0xa10>
  4020fc:	cmp	w3, #0x2a
  402100:	b.eq	402128 <printf@plt+0x9d8>  // b.none
  402104:	add	x2, x0, #0x2
  402108:	b	402160 <printf@plt+0xa10>
  40210c:	cmp	w3, #0x6b
  402110:	b.eq	402128 <printf@plt+0x9d8>  // b.none
  402114:	b.hi	402150 <printf@plt+0xa00>  // b.pmore
  402118:	sub	w3, w3, #0x66
  40211c:	and	w3, w3, #0xff
  402120:	cmp	w3, #0x1
  402124:	b.hi	402104 <printf@plt+0x9b4>  // b.pmore
  402128:	ldrb	w3, [x0, #2]
  40212c:	add	x2, x0, #0x2
  402130:	cmp	w3, #0x5b
  402134:	b.eq	402198 <printf@plt+0xa48>  // b.none
  402138:	b.hi	402158 <printf@plt+0xa08>  // b.pmore
  40213c:	cbz	w3, 402160 <printf@plt+0xa10>
  402140:	cmp	w3, #0x28
  402144:	b.eq	402168 <printf@plt+0xa18>  // b.none
  402148:	add	x2, x0, #0x3
  40214c:	b	402160 <printf@plt+0xa10>
  402150:	cmp	w3, #0x6e
  402154:	b	402100 <printf@plt+0x9b0>
  402158:	cmp	w3, #0x5c
  40215c:	b.ne	402148 <printf@plt+0x9f8>  // b.any
  402160:	mov	x0, x2
  402164:	b	4020cc <printf@plt+0x97c>
  402168:	ldrb	w3, [x0, #3]
  40216c:	add	x2, x0, #0x3
  402170:	cmp	w3, #0x5c
  402174:	b.eq	402160 <printf@plt+0xa10>  // b.none
  402178:	cbz	w3, 402160 <printf@plt+0xa10>
  40217c:	ldrb	w3, [x0, #4]
  402180:	add	x2, x0, #0x4
  402184:	cmp	w3, #0x5c
  402188:	b.eq	402160 <printf@plt+0xa10>  // b.none
  40218c:	cbz	w3, 402160 <printf@plt+0xa10>
  402190:	add	x2, x0, #0x5
  402194:	b	402160 <printf@plt+0xa10>
  402198:	mov	x3, x2
  40219c:	ldrb	w0, [x2, #1]!
  4021a0:	cbz	w0, 402160 <printf@plt+0xa10>
  4021a4:	cmp	w0, #0x5d
  4021a8:	b.ne	402198 <printf@plt+0xa48>  // b.any
  4021ac:	add	x2, x3, #0x2
  4021b0:	b	402160 <printf@plt+0xa10>
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	ret
  4021bc:	stp	x29, x30, [sp, #-80]!
  4021c0:	mov	x29, sp
  4021c4:	stp	x21, x22, [sp, #32]
  4021c8:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x3260>
  4021cc:	add	x21, x21, #0x1c8
  4021d0:	str	x23, [sp, #48]
  4021d4:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4021d8:	add	x23, x23, #0xc74
  4021dc:	mov	x22, x0
  4021e0:	mov	x0, x1
  4021e4:	stp	x19, x20, [sp, #16]
  4021e8:	mov	x20, x1
  4021ec:	bl	410118 <_ZdlPvm@@Base+0xf60>
  4021f0:	mov	x0, x22
  4021f4:	bl	401590 <getc@plt>
  4021f8:	mov	w19, w0
  4021fc:	cmn	w0, #0x1
  402200:	b.eq	40223c <printf@plt+0xaec>  // b.none
  402204:	tbnz	w0, #31, 40226c <printf@plt+0xb1c>
  402208:	ldrb	w0, [x23, w0, sxtw]
  40220c:	cbz	w0, 40226c <printf@plt+0xb1c>
  402210:	mov	w1, w19
  402214:	add	x0, sp, #0x40
  402218:	bl	40df20 <printf@plt+0xc7d0>
  40221c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402220:	mov	x3, x21
  402224:	mov	x2, x21
  402228:	add	x1, sp, #0x40
  40222c:	add	x0, x0, #0x4b4
  402230:	bl	40e2dc <printf@plt+0xcb8c>
  402234:	cmp	w19, #0xa
  402238:	b.ne	4021f0 <printf@plt+0xaa0>  // b.any
  40223c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x3260>
  402240:	ldp	x21, x22, [sp, #32]
  402244:	ldr	w0, [x1, #588]
  402248:	ldr	x23, [sp, #48]
  40224c:	add	w0, w0, #0x1
  402250:	str	w0, [x1, #588]
  402254:	ldr	w0, [x20, #8]
  402258:	ldp	x19, x20, [sp, #16]
  40225c:	cmp	w0, #0x0
  402260:	cset	w0, gt
  402264:	ldp	x29, x30, [sp], #80
  402268:	ret
  40226c:	mov	w1, w19
  402270:	mov	x0, x20
  402274:	bl	4029fc <printf@plt+0x12ac>
  402278:	b	402234 <printf@plt+0xae4>
  40227c:	stp	x29, x30, [sp, #-192]!
  402280:	mov	x29, sp
  402284:	stp	x19, x20, [sp, #16]
  402288:	mov	x19, x1
  40228c:	stp	x21, x22, [sp, #32]
  402290:	stp	x23, x24, [sp, #48]
  402294:	stp	x25, x26, [sp, #64]
  402298:	mov	x25, x0
  40229c:	add	x0, sp, #0x60
  4022a0:	str	x27, [sp, #80]
  4022a4:	bl	40fa38 <_ZdlPvm@@Base+0x880>
  4022a8:	add	x0, sp, #0x70
  4022ac:	bl	40fa38 <_ZdlPvm@@Base+0x880>
  4022b0:	mov	x1, x19
  4022b4:	add	x0, sp, #0x80
  4022b8:	bl	40fab0 <_ZdlPvm@@Base+0x8f8>
  4022bc:	add	x0, sp, #0x80
  4022c0:	mov	w1, #0x0                   	// #0
  4022c4:	bl	4029fc <printf@plt+0x12ac>
  4022c8:	add	x0, sp, #0x80
  4022cc:	bl	40f128 <printf@plt+0xd9d8>
  4022d0:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022d4:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x3260>
  4022d8:	ldr	x1, [sp, #128]
  4022dc:	str	x1, [x24, #480]
  4022e0:	ldr	w0, [x23, #3500]
  4022e4:	cbnz	w0, 4022f4 <printf@plt+0xba4>
  4022e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4022ec:	add	x0, x0, #0x4d6
  4022f0:	bl	401750 <printf@plt>
  4022f4:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x3260>
  4022f8:	str	wzr, [x22, #588]
  4022fc:	add	x1, sp, #0x60
  402300:	mov	x0, x25
  402304:	bl	4021bc <printf@plt+0xa6c>
  402308:	cbz	w0, 402930 <printf@plt+0x11e0>
  40230c:	ldr	w0, [sp, #104]
  402310:	cmp	w0, #0x3
  402314:	b.le	4023bc <printf@plt+0xc6c>
  402318:	add	x0, sp, #0x60
  40231c:	mov	w1, #0x0                   	// #0
  402320:	bl	4029b4 <printf@plt+0x1264>
  402324:	ldrb	w0, [x0]
  402328:	cmp	w0, #0x2e
  40232c:	b.ne	4023b0 <printf@plt+0xc60>  // b.any
  402330:	add	x0, sp, #0x60
  402334:	mov	w1, #0x1                   	// #1
  402338:	bl	4029b4 <printf@plt+0x1264>
  40233c:	ldrb	w0, [x0]
  402340:	cmp	w0, #0x6c
  402344:	b.ne	4023b0 <printf@plt+0xc60>  // b.any
  402348:	add	x0, sp, #0x60
  40234c:	mov	w1, #0x2                   	// #2
  402350:	bl	4029b4 <printf@plt+0x1264>
  402354:	ldrb	w0, [x0]
  402358:	cmp	w0, #0x66
  40235c:	b.ne	4023b0 <printf@plt+0xc60>  // b.any
  402360:	add	x0, sp, #0x60
  402364:	mov	w1, #0x3                   	// #3
  402368:	bl	4029b4 <printf@plt+0x1264>
  40236c:	ldrb	w0, [x0]
  402370:	cmp	w0, #0x20
  402374:	b.ne	40238c <printf@plt+0xc3c>  // b.any
  402378:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40237c:	ldr	x1, [x0, #3480]
  402380:	add	x0, sp, #0x60
  402384:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  402388:	b	4023d4 <printf@plt+0xc84>
  40238c:	add	x0, sp, #0x60
  402390:	mov	w1, #0x3                   	// #3
  402394:	bl	4029b4 <printf@plt+0x1264>
  402398:	ldrb	w0, [x0]
  40239c:	cmp	w0, #0xa
  4023a0:	b.eq	402378 <printf@plt+0xc28>  // b.none
  4023a4:	add	x0, x23, #0xdac
  4023a8:	ldr	w0, [x0, #4]
  4023ac:	cbnz	w0, 402378 <printf@plt+0xc28>
  4023b0:	ldr	w0, [sp, #104]
  4023b4:	cmp	w0, #0x3
  4023b8:	b.gt	402400 <printf@plt+0xcb0>
  4023bc:	add	x26, x23, #0xdac
  4023c0:	ldrb	w1, [x26, #8]
  4023c4:	cbnz	w1, 40269c <printf@plt+0xf4c>
  4023c8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4023cc:	ldr	x1, [x0, #3480]
  4023d0:	b	402690 <printf@plt+0xf40>
  4023d4:	add	x0, sp, #0x60
  4023d8:	mov	w1, #0x0                   	// #0
  4023dc:	bl	4029fc <printf@plt+0x12ac>
  4023e0:	ldr	x0, [sp, #96]
  4023e4:	add	x0, x0, #0x3
  4023e8:	bl	40efbc <printf@plt+0xd86c>
  4023ec:	cbz	w0, 4022fc <printf@plt+0xbac>
  4023f0:	ldr	w0, [x22, #588]
  4023f4:	sub	w0, w0, #0x1
  4023f8:	str	w0, [x22, #588]
  4023fc:	b	4022fc <printf@plt+0xbac>
  402400:	add	x0, sp, #0x60
  402404:	mov	w1, #0x0                   	// #0
  402408:	bl	4029b4 <printf@plt+0x1264>
  40240c:	ldrb	w0, [x0]
  402410:	cmp	w0, #0x2e
  402414:	b.ne	4023bc <printf@plt+0xc6c>  // b.any
  402418:	add	x0, sp, #0x60
  40241c:	mov	w1, #0x1                   	// #1
  402420:	bl	4029b4 <printf@plt+0x1264>
  402424:	ldrb	w0, [x0]
  402428:	cmp	w0, #0x45
  40242c:	b.ne	4023bc <printf@plt+0xc6c>  // b.any
  402430:	add	x0, sp, #0x60
  402434:	mov	w1, #0x2                   	// #2
  402438:	bl	4029b4 <printf@plt+0x1264>
  40243c:	ldrb	w0, [x0]
  402440:	cmp	w0, #0x51
  402444:	b.ne	4023bc <printf@plt+0xc6c>  // b.any
  402448:	add	x0, sp, #0x60
  40244c:	mov	w1, #0x3                   	// #3
  402450:	bl	4029b4 <printf@plt+0x1264>
  402454:	ldrb	w0, [x0]
  402458:	cmp	w0, #0x20
  40245c:	b.ne	402474 <printf@plt+0xd24>  // b.any
  402460:	adrp	x27, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402464:	add	x0, sp, #0x60
  402468:	ldr	x1, [x27, #3480]
  40246c:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  402470:	b	40249c <printf@plt+0xd4c>
  402474:	add	x0, sp, #0x60
  402478:	mov	w1, #0x3                   	// #3
  40247c:	bl	4029b4 <printf@plt+0x1264>
  402480:	ldrb	w0, [x0]
  402484:	cmp	w0, #0xa
  402488:	b.eq	402460 <printf@plt+0xd10>  // b.none
  40248c:	add	x0, x23, #0xdac
  402490:	ldr	w0, [x0, #4]
  402494:	cbz	w0, 4023bc <printf@plt+0xc6c>
  402498:	b	402460 <printf@plt+0xd10>
  40249c:	ldr	w21, [x22, #588]
  4024a0:	add	x0, sp, #0x70
  4024a4:	add	w21, w21, #0x1
  4024a8:	bl	410118 <_ZdlPvm@@Base+0xf60>
  4024ac:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x3260>
  4024b0:	adrp	x26, 410000 <_ZdlPvm@@Base+0xe48>
  4024b4:	add	x20, x20, #0x1c8
  4024b8:	add	x26, x26, #0x4e0
  4024bc:	add	x1, sp, #0x60
  4024c0:	mov	x0, x25
  4024c4:	bl	4021bc <printf@plt+0xa6c>
  4024c8:	cbnz	w0, 4024e0 <printf@plt+0xd90>
  4024cc:	mov	x3, x20
  4024d0:	mov	x2, x20
  4024d4:	mov	x1, x20
  4024d8:	mov	x0, x26
  4024dc:	bl	40e30c <printf@plt+0xcbbc>
  4024e0:	ldr	w0, [sp, #104]
  4024e4:	cmp	w0, #0x2
  4024e8:	b.le	40260c <printf@plt+0xebc>
  4024ec:	add	x0, sp, #0x60
  4024f0:	mov	w1, #0x0                   	// #0
  4024f4:	bl	4029b4 <printf@plt+0x1264>
  4024f8:	ldrb	w0, [x0]
  4024fc:	cmp	w0, #0x2e
  402500:	b.ne	40260c <printf@plt+0xebc>  // b.any
  402504:	add	x0, sp, #0x60
  402508:	mov	w1, #0x1                   	// #1
  40250c:	bl	4029b4 <printf@plt+0x1264>
  402510:	ldrb	w0, [x0]
  402514:	cmp	w0, #0x45
  402518:	b.ne	40260c <printf@plt+0xebc>  // b.any
  40251c:	add	x0, sp, #0x60
  402520:	mov	w1, #0x2                   	// #2
  402524:	bl	4029b4 <printf@plt+0x1264>
  402528:	ldrb	w0, [x0]
  40252c:	cmp	w0, #0x4e
  402530:	b.ne	402590 <printf@plt+0xe40>  // b.any
  402534:	ldr	w0, [sp, #104]
  402538:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40253c:	add	x19, x19, #0xdac
  402540:	cmp	w0, #0x3
  402544:	b.ne	402558 <printf@plt+0xe08>  // b.any
  402548:	add	x0, sp, #0x70
  40254c:	mov	w1, #0x0                   	// #0
  402550:	bl	4029fc <printf@plt+0x12ac>
  402554:	b	40261c <printf@plt+0xecc>
  402558:	add	x0, sp, #0x60
  40255c:	mov	w1, #0x3                   	// #3
  402560:	bl	4029b4 <printf@plt+0x1264>
  402564:	ldrb	w0, [x0]
  402568:	cmp	w0, #0x20
  40256c:	b.eq	402548 <printf@plt+0xdf8>  // b.none
  402570:	add	x0, sp, #0x60
  402574:	mov	w1, #0x3                   	// #3
  402578:	bl	4029b4 <printf@plt+0x1264>
  40257c:	ldrb	w0, [x0]
  402580:	cmp	w0, #0xa
  402584:	b.eq	402548 <printf@plt+0xdf8>  // b.none
  402588:	ldr	w0, [x19, #4]
  40258c:	cbnz	w0, 402548 <printf@plt+0xdf8>
  402590:	add	x0, sp, #0x60
  402594:	mov	w1, #0x2                   	// #2
  402598:	bl	4029b4 <printf@plt+0x1264>
  40259c:	ldrb	w0, [x0]
  4025a0:	cmp	w0, #0x51
  4025a4:	b.ne	40260c <printf@plt+0xebc>  // b.any
  4025a8:	ldr	w0, [sp, #104]
  4025ac:	cmp	w0, #0x3
  4025b0:	b.le	40260c <printf@plt+0xebc>
  4025b4:	add	x0, sp, #0x60
  4025b8:	mov	w1, #0x3                   	// #3
  4025bc:	bl	4029b4 <printf@plt+0x1264>
  4025c0:	ldrb	w0, [x0]
  4025c4:	cmp	w0, #0x20
  4025c8:	b.ne	4025e8 <printf@plt+0xe98>  // b.any
  4025cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4025d0:	mov	x3, x20
  4025d4:	mov	x2, x20
  4025d8:	mov	x1, x20
  4025dc:	add	x0, x0, #0x4f7
  4025e0:	bl	40e30c <printf@plt+0xcbbc>
  4025e4:	b	40260c <printf@plt+0xebc>
  4025e8:	add	x0, sp, #0x60
  4025ec:	mov	w1, #0x3                   	// #3
  4025f0:	bl	4029b4 <printf@plt+0x1264>
  4025f4:	ldrb	w0, [x0]
  4025f8:	cmp	w0, #0xa
  4025fc:	b.eq	4025cc <printf@plt+0xe7c>  // b.none
  402600:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402604:	ldr	w0, [x0, #3504]
  402608:	cbnz	w0, 4025cc <printf@plt+0xe7c>
  40260c:	add	x1, sp, #0x60
  402610:	add	x0, sp, #0x70
  402614:	bl	40fd6c <_ZdlPvm@@Base+0xbb4>
  402618:	b	4024bc <printf@plt+0xd6c>
  40261c:	bl	405534 <printf@plt+0x3de4>
  402620:	ldr	x1, [x24, #480]
  402624:	mov	w2, w21
  402628:	ldr	x0, [sp, #112]
  40262c:	bl	403978 <printf@plt+0x2228>
  402630:	stp	wzr, wzr, [x19, #12]
  402634:	bl	40d2d4 <printf@plt+0xbb84>
  402638:	bl	4055ac <printf@plt+0x3e5c>
  40263c:	ldr	w0, [x19, #12]
  402640:	cbz	w0, 402674 <printf@plt+0xf24>
  402644:	ldr	w0, [x19]
  402648:	cmp	w0, #0x1
  40264c:	b.ne	40265c <printf@plt+0xf0c>  // b.any
  402650:	mov	w0, #0xa                   	// #10
  402654:	bl	401550 <putchar@plt>
  402658:	b	402674 <printf@plt+0xf24>
  40265c:	ldr	w1, [x22, #588]
  402660:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402664:	add	x0, x0, #0x502
  402668:	sub	w1, w1, #0x1
  40266c:	bl	401750 <printf@plt>
  402670:	bl	405574 <printf@plt+0x3e24>
  402674:	ldr	w0, [x19]
  402678:	cbnz	w0, 40268c <printf@plt+0xf3c>
  40267c:	ldr	w1, [x22, #588]
  402680:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402684:	add	x0, x0, #0x502
  402688:	bl	401750 <printf@plt>
  40268c:	ldr	x1, [x27, #3480]
  402690:	add	x0, sp, #0x60
  402694:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  402698:	b	4022fc <printf@plt+0xbac>
  40269c:	add	x0, sp, #0x60
  4026a0:	bl	410120 <_ZdlPvm@@Base+0xf68>
  4026a4:	tbnz	w0, #31, 4023c8 <printf@plt+0xc78>
  4026a8:	add	x0, sp, #0x60
  4026ac:	mov	w1, #0x0                   	// #0
  4026b0:	bl	4029fc <printf@plt+0x12ac>
  4026b4:	add	x0, sp, #0x60
  4026b8:	mov	w1, #0x0                   	// #0
  4026bc:	bl	4029b4 <printf@plt+0x1264>
  4026c0:	ldrb	w1, [x26, #8]
  4026c4:	mov	x19, x0
  4026c8:	bl	4020cc <printf@plt+0x97c>
  4026cc:	mov	x21, x0
  4026d0:	cbnz	x0, 4026e8 <printf@plt+0xf98>
  4026d4:	ldr	w1, [sp, #104]
  4026d8:	add	x0, sp, #0x60
  4026dc:	sub	w1, w1, #0x1
  4026e0:	bl	4100bc <_ZdlPvm@@Base+0xf04>
  4026e4:	b	4023c8 <printf@plt+0xc78>
  4026e8:	bl	405534 <printf@plt+0x3de4>
  4026ec:	mov	w0, #0x1                   	// #1
  4026f0:	str	w0, [x26, #16]
  4026f4:	ldr	w0, [x26, #20]
  4026f8:	add	x20, x21, #0x1
  4026fc:	cbz	w0, 40275c <printf@plt+0x100c>
  402700:	ldrb	w27, [x26, #24]
  402704:	mov	x0, x20
  402708:	mov	w1, w27
  40270c:	bl	4014f0 <strchr@plt>
  402710:	cbnz	x0, 40275c <printf@plt+0x100c>
  402714:	mov	w1, w27
  402718:	add	x0, sp, #0xb0
  40271c:	bl	40df40 <printf@plt+0xc7f0>
  402720:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  402724:	add	x3, x3, #0x1c8
  402728:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40272c:	mov	x2, x3
  402730:	add	x1, sp, #0xb0
  402734:	add	x0, x0, #0x50a
  402738:	bl	40e2dc <printf@plt+0xcb8c>
  40273c:	mov	x0, x20
  402740:	mov	w1, #0xa                   	// #10
  402744:	bl	4014f0 <strchr@plt>
  402748:	cbz	x0, 402750 <printf@plt+0x1000>
  40274c:	strb	wzr, [x0]
  402750:	mov	x0, x19
  402754:	bl	4055c8 <printf@plt+0x3e78>
  402758:	b	4028f0 <printf@plt+0x11a0>
  40275c:	ldr	w27, [x22, #588]
  402760:	mov	x0, x19
  402764:	strb	wzr, [x21]
  402768:	bl	4055c8 <printf@plt+0x3e78>
  40276c:	add	x0, sp, #0x70
  402770:	bl	410118 <_ZdlPvm@@Base+0xf60>
  402774:	adrp	x21, 410000 <_ZdlPvm@@Base+0xe48>
  402778:	add	x21, x21, #0x517
  40277c:	ldrb	w1, [x26, #24]
  402780:	mov	x0, x20
  402784:	bl	4014f0 <strchr@plt>
  402788:	mov	x19, x0
  40278c:	cbz	x0, 4027cc <printf@plt+0x107c>
  402790:	strb	wzr, [x0]
  402794:	mov	x1, x20
  402798:	add	x0, sp, #0x70
  40279c:	bl	40fcf0 <_ZdlPvm@@Base+0xb38>
  4027a0:	add	x19, x19, #0x1
  4027a4:	add	x0, sp, #0x70
  4027a8:	mov	w1, #0x0                   	// #0
  4027ac:	bl	4029fc <printf@plt+0x12ac>
  4027b0:	ldr	w0, [x26]
  4027b4:	cbz	w0, 402840 <printf@plt+0x10f0>
  4027b8:	ldr	x1, [x24, #480]
  4027bc:	mov	w2, w27
  4027c0:	ldr	x0, [sp, #112]
  4027c4:	bl	403978 <printf@plt+0x2228>
  4027c8:	b	40286c <printf@plt+0x111c>
  4027cc:	mov	x1, x20
  4027d0:	add	x0, sp, #0x70
  4027d4:	bl	40fcf0 <_ZdlPvm@@Base+0xb38>
  4027d8:	add	x1, sp, #0x60
  4027dc:	mov	x0, x25
  4027e0:	bl	4021bc <printf@plt+0xa6c>
  4027e4:	cbnz	w0, 402820 <printf@plt+0x10d0>
  4027e8:	ldrb	w1, [x26, #8]
  4027ec:	add	x0, sp, #0xb0
  4027f0:	bl	40df40 <printf@plt+0xc7f0>
  4027f4:	mov	w1, w27
  4027f8:	add	x0, sp, #0xa0
  4027fc:	bl	40df20 <printf@plt+0xc7d0>
  402800:	ldrb	w1, [x26, #24]
  402804:	add	x0, sp, #0x90
  402808:	bl	40df40 <printf@plt+0xc7f0>
  40280c:	add	x3, sp, #0x90
  402810:	add	x2, sp, #0xa0
  402814:	add	x1, sp, #0xb0
  402818:	mov	x0, x21
  40281c:	bl	40e30c <printf@plt+0xcbbc>
  402820:	add	x0, sp, #0x60
  402824:	mov	w1, #0x0                   	// #0
  402828:	bl	4029fc <printf@plt+0x12ac>
  40282c:	add	x0, sp, #0x60
  402830:	mov	w1, #0x0                   	// #0
  402834:	bl	4029b4 <printf@plt+0x1264>
  402838:	mov	x20, x0
  40283c:	b	40277c <printf@plt+0x102c>
  402840:	ldr	w0, [x26, #28]
  402844:	cbz	w0, 4027b8 <printf@plt+0x1068>
  402848:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  40284c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402850:	add	x1, x1, #0x596
  402854:	add	x0, x0, #0x546
  402858:	bl	401750 <printf@plt>
  40285c:	bl	40ee70 <printf@plt+0xd720>
  402860:	mov	w0, #0xa                   	// #10
  402864:	bl	401550 <putchar@plt>
  402868:	b	4027b8 <printf@plt+0x1068>
  40286c:	bl	40d2d4 <printf@plt+0xbb84>
  402870:	ldr	w0, [x26]
  402874:	cbnz	w0, 4028a0 <printf@plt+0x1150>
  402878:	ldr	w0, [x26, #28]
  40287c:	cbz	w0, 4028b4 <printf@plt+0x1164>
  402880:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  402884:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402888:	add	x1, x1, #0x596
  40288c:	add	x0, x0, #0x546
  402890:	bl	401750 <printf@plt>
  402894:	bl	40eec4 <printf@plt+0xd774>
  402898:	mov	w0, #0xa                   	// #10
  40289c:	bl	401550 <putchar@plt>
  4028a0:	ldr	w0, [x26]
  4028a4:	cmp	w0, #0x1
  4028a8:	b.ne	4028b4 <printf@plt+0x1164>  // b.any
  4028ac:	mov	w0, #0xa                   	// #10
  4028b0:	bl	401550 <putchar@plt>
  4028b4:	ldr	w0, [x26, #32]
  4028b8:	cbz	w0, 4028d0 <printf@plt+0x1180>
  4028bc:	ldrb	w0, [x19]
  4028c0:	cmp	w0, #0x20
  4028c4:	b.ne	4028d0 <printf@plt+0x1180>  // b.any
  4028c8:	add	x19, x19, #0x1
  4028cc:	b	4028bc <printf@plt+0x116c>
  4028d0:	ldrb	w1, [x26, #8]
  4028d4:	mov	x0, x19
  4028d8:	bl	4020cc <printf@plt+0x97c>
  4028dc:	mov	x21, x0
  4028e0:	cbnz	x0, 4026f4 <printf@plt+0xfa4>
  4028e4:	mov	x0, x19
  4028e8:	mov	w1, #0xa                   	// #10
  4028ec:	b	402744 <printf@plt+0xff4>
  4028f0:	bl	4055ac <printf@plt+0x3e5c>
  4028f4:	ldr	w0, [x23, #3500]
  4028f8:	cbnz	w0, 40290c <printf@plt+0x11bc>
  4028fc:	ldr	w1, [x22, #588]
  402900:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402904:	add	x0, x0, #0x502
  402908:	bl	401750 <printf@plt>
  40290c:	bl	405574 <printf@plt+0x3e24>
  402910:	ldr	w0, [x23, #3500]
  402914:	cbnz	w0, 4022fc <printf@plt+0xbac>
  402918:	ldr	w1, [x22, #588]
  40291c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  402920:	add	x0, x0, #0x502
  402924:	add	w1, w1, #0x1
  402928:	bl	401750 <printf@plt>
  40292c:	b	4022fc <printf@plt+0xbac>
  402930:	add	x0, sp, #0x80
  402934:	str	xzr, [x24, #480]
  402938:	str	wzr, [x22, #588]
  40293c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402940:	add	x0, sp, #0x70
  402944:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402948:	add	x0, sp, #0x60
  40294c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402950:	ldp	x19, x20, [sp, #16]
  402954:	ldp	x21, x22, [sp, #32]
  402958:	ldp	x23, x24, [sp, #48]
  40295c:	ldp	x25, x26, [sp, #64]
  402960:	ldr	x27, [sp, #80]
  402964:	ldp	x29, x30, [sp], #192
  402968:	ret
  40296c:	mov	x19, x0
  402970:	add	x0, sp, #0x80
  402974:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402978:	add	x0, sp, #0x70
  40297c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402980:	add	x0, sp, #0x60
  402984:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402988:	mov	x0, x19
  40298c:	bl	4016f0 <_Unwind_Resume@plt>
  402990:	mov	x19, x0
  402994:	b	402978 <printf@plt+0x1228>
  402998:	mov	x19, x0
  40299c:	b	402980 <printf@plt+0x1230>
  4029a0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x3260>
  4029a4:	ldr	x2, [x1, #640]
  4029a8:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  4029ac:	add	x1, x1, #0x54f
  4029b0:	b	401470 <fprintf@plt>
  4029b4:	stp	x29, x30, [sp, #-32]!
  4029b8:	mov	x29, sp
  4029bc:	stp	x19, x20, [sp, #16]
  4029c0:	mov	x20, x0
  4029c4:	mov	w19, w1
  4029c8:	tbnz	w1, #31, 4029d8 <printf@plt+0x1288>
  4029cc:	ldr	w0, [x0, #8]
  4029d0:	cmp	w0, w1
  4029d4:	b.gt	4029e8 <printf@plt+0x1298>
  4029d8:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  4029dc:	mov	w0, #0x62                  	// #98
  4029e0:	add	x1, x1, #0x498
  4029e4:	bl	40dbb0 <printf@plt+0xc460>
  4029e8:	ldr	x0, [x20]
  4029ec:	add	x0, x0, w19, sxtw
  4029f0:	ldp	x19, x20, [sp, #16]
  4029f4:	ldp	x29, x30, [sp], #32
  4029f8:	ret
  4029fc:	stp	x29, x30, [sp, #-32]!
  402a00:	mov	x29, sp
  402a04:	stp	x19, x20, [sp, #16]
  402a08:	and	w20, w1, #0xff
  402a0c:	mov	x19, x0
  402a10:	ldp	w2, w1, [x0, #8]
  402a14:	cmp	w2, w1
  402a18:	b.lt	402a20 <printf@plt+0x12d0>  // b.tstop
  402a1c:	bl	40fcbc <_ZdlPvm@@Base+0xb04>
  402a20:	ldr	w0, [x19, #8]
  402a24:	ldr	x2, [x19]
  402a28:	add	w1, w0, #0x1
  402a2c:	str	w1, [x19, #8]
  402a30:	strb	w20, [x2, w0, sxtw]
  402a34:	mov	x0, x19
  402a38:	ldp	x19, x20, [sp, #16]
  402a3c:	ldp	x29, x30, [sp], #32
  402a40:	ret
  402a44:	mov	w0, #0x0                   	// #0
  402a48:	ret
  402a4c:	ldr	x3, [x0, #24]
  402a50:	ldr	w0, [x0, #32]
  402a54:	str	x3, [x1]
  402a58:	str	w0, [x2]
  402a5c:	mov	w0, #0x1                   	// #1
  402a60:	ret
  402a64:	ldr	x1, [x0, #24]
  402a68:	cbz	x1, 402a84 <printf@plt+0x1334>
  402a6c:	ldrb	w2, [x1]
  402a70:	cbz	w2, 402a84 <printf@plt+0x1334>
  402a74:	add	x2, x1, #0x1
  402a78:	str	x2, [x0, #24]
  402a7c:	ldrb	w0, [x1]
  402a80:	ret
  402a84:	mov	w0, #0xffffffff            	// #-1
  402a88:	b	402a80 <printf@plt+0x1330>
  402a8c:	ldr	x0, [x0, #24]
  402a90:	cbz	x0, 402aa4 <printf@plt+0x1354>
  402a94:	ldrb	w0, [x0]
  402a98:	cmp	w0, #0x0
  402a9c:	csinv	w0, w0, wzr, ne  // ne = any
  402aa0:	ret
  402aa4:	mov	w0, #0xffffffff            	// #-1
  402aa8:	b	402aa0 <printf@plt+0x1350>
  402aac:	mov	x3, x0
  402ab0:	stp	x29, x30, [sp, #-16]!
  402ab4:	mov	x29, sp
  402ab8:	bl	402a64 <printf@plt+0x1314>
  402abc:	cmp	w0, #0xa
  402ac0:	b.ne	402ad0 <printf@plt+0x1380>  // b.any
  402ac4:	ldr	w1, [x3, #40]
  402ac8:	add	w1, w1, #0x1
  402acc:	str	w1, [x3, #40]
  402ad0:	ldp	x29, x30, [sp], #16
  402ad4:	ret
  402ad8:	ldr	x3, [x0, #32]
  402adc:	ldr	w0, [x0, #40]
  402ae0:	str	x3, [x1]
  402ae4:	str	w0, [x2]
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	ret
  402af0:	ldr	x0, [x0, #16]
  402af4:	b	4014e0 <free@plt>
  402af8:	stp	x29, x30, [sp, #-32]!
  402afc:	mov	x29, sp
  402b00:	str	x19, [sp, #16]
  402b04:	mov	x19, x0
  402b08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  402b0c:	add	x0, x0, #0x390
  402b10:	str	x0, [x19]
  402b14:	ldr	x0, [x19, #32]
  402b18:	bl	4014e0 <free@plt>
  402b1c:	mov	x0, x19
  402b20:	ldr	x19, [sp, #16]
  402b24:	ldp	x29, x30, [sp], #32
  402b28:	b	402af0 <printf@plt+0x13a0>
  402b2c:	stp	x29, x30, [sp, #-32]!
  402b30:	mov	x29, sp
  402b34:	stp	x19, x20, [sp, #16]
  402b38:	mov	x20, x0
  402b3c:	mov	w19, #0x0                   	// #0
  402b40:	ldr	w1, [x20, #8]
  402b44:	ldr	x0, [x20]
  402b48:	cmp	w1, w19
  402b4c:	b.ls	402b64 <printf@plt+0x1414>  // b.plast
  402b50:	ubfiz	x1, x19, #4, #32
  402b54:	add	w19, w19, #0x1
  402b58:	ldr	x0, [x0, x1]
  402b5c:	bl	4014e0 <free@plt>
  402b60:	b	402b40 <printf@plt+0x13f0>
  402b64:	cbz	x0, 402b74 <printf@plt+0x1424>
  402b68:	ldp	x19, x20, [sp, #16]
  402b6c:	ldp	x29, x30, [sp], #32
  402b70:	b	401620 <_ZdaPv@plt>
  402b74:	ldp	x19, x20, [sp, #16]
  402b78:	ldp	x29, x30, [sp], #32
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-48]!
  402b84:	mov	x29, sp
  402b88:	stp	x19, x20, [sp, #16]
  402b8c:	mov	x19, x0
  402b90:	mov	x20, #0x0                   	// #0
  402b94:	str	x21, [sp, #32]
  402b98:	mov	x21, x19
  402b9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  402ba0:	add	x0, x0, #0x3c8
  402ba4:	str	x0, [x21], #48
  402ba8:	ldr	w0, [x19, #40]
  402bac:	cmp	w0, w20
  402bb0:	b.le	402bc8 <printf@plt+0x1478>
  402bb4:	ldr	x0, [x21, x20, lsl #3]
  402bb8:	cbz	x0, 402bc0 <printf@plt+0x1470>
  402bbc:	bl	401620 <_ZdaPv@plt>
  402bc0:	add	x20, x20, #0x1
  402bc4:	b	402ba8 <printf@plt+0x1458>
  402bc8:	ldr	x0, [x19, #16]
  402bcc:	cbz	x0, 402be0 <printf@plt+0x1490>
  402bd0:	ldp	x19, x20, [sp, #16]
  402bd4:	ldr	x21, [sp, #32]
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	b	401620 <_ZdaPv@plt>
  402be0:	ldp	x19, x20, [sp, #16]
  402be4:	ldr	x21, [sp, #32]
  402be8:	ldp	x29, x30, [sp], #48
  402bec:	ret
  402bf0:	stp	x29, x30, [sp, #-32]!
  402bf4:	mov	x29, sp
  402bf8:	str	x19, [sp, #16]
  402bfc:	mov	x19, x0
  402c00:	bl	402af0 <printf@plt+0x13a0>
  402c04:	mov	x0, x19
  402c08:	mov	x1, #0x20                  	// #32
  402c0c:	ldr	x19, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #32
  402c14:	b	40f1b8 <_ZdlPvm@@Base>
  402c18:	stp	x29, x30, [sp, #-32]!
  402c1c:	mov	x29, sp
  402c20:	str	x19, [sp, #16]
  402c24:	mov	x19, x0
  402c28:	bl	402af8 <printf@plt+0x13a8>
  402c2c:	mov	x0, x19
  402c30:	mov	x1, #0x30                  	// #48
  402c34:	ldr	x19, [sp, #16]
  402c38:	ldp	x29, x30, [sp], #32
  402c3c:	b	40f1b8 <_ZdlPvm@@Base>
  402c40:	stp	x29, x30, [sp, #-32]!
  402c44:	mov	x29, sp
  402c48:	str	x19, [sp, #16]
  402c4c:	mov	x19, x0
  402c50:	bl	402b80 <printf@plt+0x1430>
  402c54:	mov	x0, x19
  402c58:	mov	x1, #0x78                  	// #120
  402c5c:	ldr	x19, [sp, #16]
  402c60:	ldp	x29, x30, [sp], #32
  402c64:	b	40f1b8 <_ZdlPvm@@Base>
  402c68:	stp	x29, x30, [sp, #-32]!
  402c6c:	mov	x29, sp
  402c70:	stp	x19, x20, [sp, #16]
  402c74:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  402c78:	add	x20, x20, #0xde0
  402c7c:	mov	x19, #0x3                   	// #3
  402c80:	add	x0, x20, x19, lsl #4
  402c84:	sub	x19, x19, #0x1
  402c88:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  402c8c:	cmn	x19, #0x1
  402c90:	b.ne	402c80 <printf@plt+0x1530>  // b.any
  402c94:	ldp	x19, x20, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #32
  402c9c:	ret
  402ca0:	stp	x29, x30, [sp, #-32]!
  402ca4:	mov	x29, sp
  402ca8:	str	x19, [sp, #16]
  402cac:	mov	x19, x0
  402cb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  402cb4:	add	x0, x0, #0x320
  402cb8:	str	x0, [x19]
  402cbc:	ldr	x0, [x19, #24]
  402cc0:	cbz	x0, 402cc8 <printf@plt+0x1578>
  402cc4:	bl	401620 <_ZdaPv@plt>
  402cc8:	ldr	x0, [x19, #16]
  402ccc:	bl	4014a0 <fclose@plt>
  402cd0:	add	x0, x19, #0x28
  402cd4:	ldr	x19, [sp, #16]
  402cd8:	ldp	x29, x30, [sp], #32
  402cdc:	b	40fb4c <_ZdlPvm@@Base+0x994>
  402ce0:	stp	x29, x30, [sp, #-32]!
  402ce4:	mov	x29, sp
  402ce8:	str	x19, [sp, #16]
  402cec:	mov	x19, x0
  402cf0:	bl	402ca0 <printf@plt+0x1550>
  402cf4:	mov	x0, x19
  402cf8:	mov	x1, #0x40                  	// #64
  402cfc:	ldr	x19, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	b	40f1b8 <_ZdlPvm@@Base>
  402d08:	ldr	x1, [x0, #32]
  402d0c:	cbz	x1, 402d2c <printf@plt+0x15dc>
  402d10:	ldrb	w2, [x1]
  402d14:	cbz	w2, 402d28 <printf@plt+0x15d8>
  402d18:	add	x2, x1, #0x1
  402d1c:	str	x2, [x0, #32]
  402d20:	ldrb	w0, [x1]
  402d24:	b	402d38 <printf@plt+0x15e8>
  402d28:	str	xzr, [x0, #32]
  402d2c:	ldr	x1, [x0, #24]
  402d30:	cbnz	x1, 402d3c <printf@plt+0x15ec>
  402d34:	mov	w0, #0xffffffff            	// #-1
  402d38:	ret
  402d3c:	ldr	x1, [x0, #24]
  402d40:	ldrb	w3, [x1]
  402d44:	sub	w2, w3, #0xe
  402d48:	and	w2, w2, #0xff
  402d4c:	cmp	w2, #0x8
  402d50:	b.hi	402d88 <printf@plt+0x1638>  // b.pmore
  402d54:	add	x2, x1, #0x1
  402d58:	str	x2, [x0, #24]
  402d5c:	ldr	w2, [x0, #40]
  402d60:	ldrb	w1, [x1]
  402d64:	sub	w1, w1, #0xe
  402d68:	cmp	w1, w2
  402d6c:	b.ge	402d3c <printf@plt+0x15ec>  // b.tcont
  402d70:	add	x1, x0, w1, sxtw #3
  402d74:	ldr	x1, [x1, #48]
  402d78:	cbz	x1, 402d3c <printf@plt+0x15ec>
  402d7c:	ldrb	w2, [x1]
  402d80:	cbz	w2, 402d3c <printf@plt+0x15ec>
  402d84:	b	402d18 <printf@plt+0x15c8>
  402d88:	cbz	w3, 402d34 <printf@plt+0x15e4>
  402d8c:	add	x2, x1, #0x1
  402d90:	str	x2, [x0, #24]
  402d94:	b	402d20 <printf@plt+0x15d0>
  402d98:	mov	x1, x0
  402d9c:	ldr	x0, [x0, #32]
  402da0:	cbz	x0, 402db0 <printf@plt+0x1660>
  402da4:	ldrb	w0, [x0]
  402da8:	cbnz	w0, 402dbc <printf@plt+0x166c>
  402dac:	str	xzr, [x1, #32]
  402db0:	ldr	x0, [x1, #24]
  402db4:	cbnz	x0, 402dc0 <printf@plt+0x1670>
  402db8:	mov	w0, #0xffffffff            	// #-1
  402dbc:	ret
  402dc0:	ldr	x2, [x1, #24]
  402dc4:	ldrb	w0, [x2]
  402dc8:	sub	w3, w0, #0xe
  402dcc:	and	w3, w3, #0xff
  402dd0:	cmp	w3, #0x8
  402dd4:	b.hi	402e14 <printf@plt+0x16c4>  // b.pmore
  402dd8:	add	x0, x2, #0x1
  402ddc:	str	x0, [x1, #24]
  402de0:	ldrb	w0, [x2]
  402de4:	ldr	w2, [x1, #40]
  402de8:	sub	w0, w0, #0xe
  402dec:	cmp	w0, w2
  402df0:	b.ge	402dc0 <printf@plt+0x1670>  // b.tcont
  402df4:	add	x0, x1, w0, sxtw #3
  402df8:	ldr	x0, [x0, #48]
  402dfc:	cbz	x0, 402dc0 <printf@plt+0x1670>
  402e00:	ldrb	w2, [x0]
  402e04:	cbz	w2, 402dc0 <printf@plt+0x1670>
  402e08:	str	x0, [x1, #32]
  402e0c:	ldrb	w0, [x0]
  402e10:	b	402dbc <printf@plt+0x166c>
  402e14:	cbnz	w0, 402dbc <printf@plt+0x166c>
  402e18:	b	402db8 <printf@plt+0x1668>
  402e1c:	mov	w1, #0x1                   	// #1
  402e20:	strh	w1, [x0]
  402e24:	str	xzr, [x0, #8]
  402e28:	ret
  402e2c:	ldrb	w1, [x0]
  402e30:	cbz	w1, 402e3c <printf@plt+0x16ec>
  402e34:	ldr	x0, [x0, #8]
  402e38:	b	4014e0 <free@plt>
  402e3c:	ret
  402e40:	stp	xzr, xzr, [x0]
  402e44:	ret
  402e48:	stp	x29, x30, [sp, #-32]!
  402e4c:	mov	x29, sp
  402e50:	str	x19, [sp, #16]
  402e54:	mov	x19, x0
  402e58:	mov	w0, #0x11                  	// #17
  402e5c:	str	w0, [x19, #8]
  402e60:	mov	x0, #0x110                 	// #272
  402e64:	bl	401410 <_Znam@plt>
  402e68:	mov	x1, x0
  402e6c:	add	x2, x0, #0x110
  402e70:	stp	xzr, xzr, [x1]
  402e74:	add	x1, x1, #0x10
  402e78:	cmp	x2, x1
  402e7c:	b.ne	402e70 <printf@plt+0x1720>  // b.any
  402e80:	str	x0, [x19]
  402e84:	str	wzr, [x19, #12]
  402e88:	ldr	x19, [sp, #16]
  402e8c:	ldp	x29, x30, [sp], #32
  402e90:	ret
  402e94:	stp	x29, x30, [sp, #-96]!
  402e98:	mov	x29, sp
  402e9c:	stp	x19, x20, [sp, #16]
  402ea0:	mov	x20, x0
  402ea4:	stp	x21, x22, [sp, #32]
  402ea8:	mov	x22, x1
  402eac:	mov	x21, x2
  402eb0:	stp	x23, x24, [sp, #48]
  402eb4:	stp	x25, x26, [sp, #64]
  402eb8:	stp	x27, x28, [sp, #80]
  402ebc:	cbnz	x1, 402ed0 <printf@plt+0x1780>
  402ec0:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  402ec4:	mov	w0, #0x36                  	// #54
  402ec8:	add	x1, x1, #0x8a8
  402ecc:	bl	40dbb0 <printf@plt+0xc460>
  402ed0:	mov	x0, x22
  402ed4:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  402ed8:	ldr	w25, [x20, #8]
  402edc:	mov	x23, x0
  402ee0:	ldr	x24, [x20]
  402ee4:	mov	w0, w25
  402ee8:	sub	w27, w25, #0x1
  402eec:	udiv	x19, x23, x0
  402ef0:	msub	w19, w19, w0, w23
  402ef4:	ubfiz	x0, x19, #4, #32
  402ef8:	add	x28, x24, x0
  402efc:	ldr	x26, [x24, x0]
  402f00:	cbz	x26, 402f4c <printf@plt+0x17fc>
  402f04:	mov	x1, x22
  402f08:	mov	x0, x26
  402f0c:	bl	401660 <strcmp@plt>
  402f10:	cbnz	w0, 402f3c <printf@plt+0x17ec>
  402f14:	str	x21, [x28, #8]
  402f18:	mov	x21, x26
  402f1c:	mov	x0, x21
  402f20:	ldp	x19, x20, [sp, #16]
  402f24:	ldp	x21, x22, [sp, #32]
  402f28:	ldp	x23, x24, [sp, #48]
  402f2c:	ldp	x25, x26, [sp, #64]
  402f30:	ldp	x27, x28, [sp, #80]
  402f34:	ldp	x29, x30, [sp], #96
  402f38:	ret
  402f3c:	sub	w0, w19, #0x1
  402f40:	cmp	w19, #0x0
  402f44:	csel	w19, w0, w27, ne  // ne = any
  402f48:	b	402ef4 <printf@plt+0x17a4>
  402f4c:	cbz	x21, 402f1c <printf@plt+0x17cc>
  402f50:	ldr	w0, [x20, #12]
  402f54:	cmp	w25, w0, lsl #2
  402f58:	b.hi	403050 <printf@plt+0x1900>  // b.pmore
  402f5c:	mov	w0, w25
  402f60:	bl	40f220 <_ZdlPvm@@Base+0x68>
  402f64:	str	w0, [x20, #8]
  402f68:	ubfiz	x19, x0, #4, #32
  402f6c:	mov	x0, x19
  402f70:	bl	401410 <_Znam@plt>
  402f74:	add	x19, x0, x19
  402f78:	mov	x1, x0
  402f7c:	cmp	x1, x19
  402f80:	b.eq	402f90 <printf@plt+0x1840>  // b.none
  402f84:	stp	xzr, xzr, [x1]
  402f88:	add	x1, x1, #0x10
  402f8c:	b	402f7c <printf@plt+0x182c>
  402f90:	mov	x19, x24
  402f94:	add	x25, x24, w25, uxtw #4
  402f98:	str	x0, [x20]
  402f9c:	cmp	x25, x19
  402fa0:	b.eq	403010 <printf@plt+0x18c0>  // b.none
  402fa4:	ldr	x0, [x19]
  402fa8:	cbz	x0, 402fb8 <printf@plt+0x1868>
  402fac:	ldr	x1, [x19, #8]
  402fb0:	cbnz	x1, 402fc0 <printf@plt+0x1870>
  402fb4:	bl	4014e0 <free@plt>
  402fb8:	add	x19, x19, #0x10
  402fbc:	b	402f9c <printf@plt+0x184c>
  402fc0:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  402fc4:	ldr	w2, [x20, #8]
  402fc8:	mov	w3, w2
  402fcc:	sub	w2, w2, #0x1
  402fd0:	udiv	x1, x0, x3
  402fd4:	msub	w0, w1, w3, w0
  402fd8:	ldr	x3, [x20]
  402fdc:	ubfiz	x4, x0, #4, #32
  402fe0:	add	x1, x3, x4
  402fe4:	ldr	x4, [x3, x4]
  402fe8:	cbz	x4, 402ffc <printf@plt+0x18ac>
  402fec:	sub	w1, w0, #0x1
  402ff0:	cmp	w0, #0x0
  402ff4:	csel	w0, w1, w2, ne  // ne = any
  402ff8:	b	402fdc <printf@plt+0x188c>
  402ffc:	ldr	x0, [x19]
  403000:	str	x0, [x1]
  403004:	ldr	x0, [x19, #8]
  403008:	str	x0, [x1, #8]
  40300c:	b	402fb8 <printf@plt+0x1868>
  403010:	ldr	w0, [x20, #8]
  403014:	ldr	x2, [x20]
  403018:	mov	w1, w0
  40301c:	sub	w0, w0, #0x1
  403020:	udiv	x19, x23, x1
  403024:	msub	w19, w19, w1, w23
  403028:	ubfiz	x1, x19, #4, #32
  40302c:	ldr	x1, [x2, x1]
  403030:	cbz	x1, 403044 <printf@plt+0x18f4>
  403034:	sub	w1, w19, #0x1
  403038:	cmp	w19, #0x0
  40303c:	csel	w19, w1, w0, ne  // ne = any
  403040:	b	403028 <printf@plt+0x18d8>
  403044:	cbz	x24, 403050 <printf@plt+0x1900>
  403048:	mov	x0, x24
  40304c:	bl	401620 <_ZdaPv@plt>
  403050:	mov	x0, x22
  403054:	bl	401460 <strlen@plt>
  403058:	add	x0, x0, #0x1
  40305c:	bl	401680 <malloc@plt>
  403060:	mov	x1, x22
  403064:	mov	x23, x0
  403068:	bl	401520 <strcpy@plt>
  40306c:	ubfiz	x19, x19, #4, #32
  403070:	ldr	x0, [x20]
  403074:	add	x1, x0, x19
  403078:	str	x23, [x0, x19]
  40307c:	ldr	w0, [x20, #12]
  403080:	str	x21, [x1, #8]
  403084:	mov	x21, x23
  403088:	add	w0, w0, #0x1
  40308c:	str	w0, [x20, #12]
  403090:	b	402f1c <printf@plt+0x17cc>
  403094:	stp	x29, x30, [sp, #-64]!
  403098:	mov	x29, sp
  40309c:	stp	x19, x20, [sp, #16]
  4030a0:	mov	x20, x1
  4030a4:	stp	x21, x22, [sp, #32]
  4030a8:	mov	x21, x0
  4030ac:	str	x23, [sp, #48]
  4030b0:	cbnz	x1, 4030c4 <printf@plt+0x1974>
  4030b4:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  4030b8:	mov	w0, #0x36                  	// #54
  4030bc:	add	x1, x1, #0x8a8
  4030c0:	bl	40dbb0 <printf@plt+0xc460>
  4030c4:	mov	x0, x20
  4030c8:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  4030cc:	ldr	w1, [x21, #8]
  4030d0:	ldr	x22, [x21]
  4030d4:	mov	w2, w1
  4030d8:	sub	w21, w1, #0x1
  4030dc:	udiv	x19, x0, x2
  4030e0:	msub	w19, w19, w2, w0
  4030e4:	ubfiz	x0, x19, #4, #32
  4030e8:	add	x23, x22, x0
  4030ec:	ldr	x0, [x22, x0]
  4030f0:	cbz	x0, 403104 <printf@plt+0x19b4>
  4030f4:	mov	x1, x20
  4030f8:	bl	401660 <strcmp@plt>
  4030fc:	cbnz	w0, 403118 <printf@plt+0x19c8>
  403100:	ldr	x0, [x23, #8]
  403104:	ldp	x19, x20, [sp, #16]
  403108:	ldp	x21, x22, [sp, #32]
  40310c:	ldr	x23, [sp, #48]
  403110:	ldp	x29, x30, [sp], #64
  403114:	ret
  403118:	sub	w0, w19, #0x1
  40311c:	cmp	w19, #0x0
  403120:	csel	w19, w0, w21, ne  // ne = any
  403124:	b	4030e4 <printf@plt+0x1994>
  403128:	stp	x29, x30, [sp, #-80]!
  40312c:	mov	x29, sp
  403130:	stp	x23, x24, [sp, #48]
  403134:	ldr	x23, [x1]
  403138:	stp	x19, x20, [sp, #16]
  40313c:	mov	x20, x0
  403140:	stp	x21, x22, [sp, #32]
  403144:	mov	x22, x1
  403148:	str	x25, [sp, #64]
  40314c:	cbnz	x23, 403160 <printf@plt+0x1a10>
  403150:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  403154:	mov	w0, #0x36                  	// #54
  403158:	add	x1, x1, #0x8a8
  40315c:	bl	40dbb0 <printf@plt+0xc460>
  403160:	mov	x0, x23
  403164:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  403168:	ldr	w2, [x20, #8]
  40316c:	ldr	x24, [x20]
  403170:	mov	w1, w2
  403174:	sub	w21, w2, #0x1
  403178:	udiv	x19, x0, x1
  40317c:	msub	w19, w19, w1, w0
  403180:	ubfiz	x0, x19, #4, #32
  403184:	add	x25, x24, x0
  403188:	ldr	x20, [x24, x0]
  40318c:	cbz	x20, 4031a8 <printf@plt+0x1a58>
  403190:	mov	x1, x23
  403194:	mov	x0, x20
  403198:	bl	401660 <strcmp@plt>
  40319c:	cbnz	w0, 4031c4 <printf@plt+0x1a74>
  4031a0:	str	x20, [x22]
  4031a4:	ldr	x20, [x25, #8]
  4031a8:	mov	x0, x20
  4031ac:	ldp	x19, x20, [sp, #16]
  4031b0:	ldp	x21, x22, [sp, #32]
  4031b4:	ldp	x23, x24, [sp, #48]
  4031b8:	ldr	x25, [sp, #64]
  4031bc:	ldp	x29, x30, [sp], #80
  4031c0:	ret
  4031c4:	sub	w0, w19, #0x1
  4031c8:	cmp	w19, #0x0
  4031cc:	csel	w19, w0, w21, ne  // ne = any
  4031d0:	b	403180 <printf@plt+0x1a30>
  4031d4:	str	x1, [x0]
  4031d8:	str	wzr, [x0, #8]
  4031dc:	ret
  4031e0:	ldr	x3, [x0]
  4031e4:	ldr	w6, [x3, #8]
  4031e8:	ldr	x4, [x3]
  4031ec:	ldr	w3, [x0, #8]
  4031f0:	cmp	w3, w6
  4031f4:	b.cs	40322c <printf@plt+0x1adc>  // b.hs, b.nlast
  4031f8:	ubfiz	x5, x3, #4, #32
  4031fc:	add	w3, w3, #0x1
  403200:	add	x7, x4, x5
  403204:	ldr	x5, [x4, x5]
  403208:	cbz	x5, 403224 <printf@plt+0x1ad4>
  40320c:	str	x5, [x1]
  403210:	ldr	x1, [x7, #8]
  403214:	str	x1, [x2]
  403218:	str	w3, [x0, #8]
  40321c:	mov	w0, #0x1                   	// #1
  403220:	ret
  403224:	str	w3, [x0, #8]
  403228:	b	4031ec <printf@plt+0x1a9c>
  40322c:	mov	w0, #0x0                   	// #0
  403230:	b	403220 <printf@plt+0x1ad0>
  403234:	stp	x29, x30, [sp, #-80]!
  403238:	mov	x29, sp
  40323c:	stp	x19, x20, [sp, #16]
  403240:	adrp	x20, 411000 <_ZdlPvm@@Base+0x1e48>
  403244:	add	x20, x20, #0x5a8
  403248:	stp	x21, x22, [sp, #32]
  40324c:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x1260>
  403250:	add	x21, x21, #0xde0
  403254:	mov	x22, x0
  403258:	mov	x19, x20
  40325c:	stp	x23, x24, [sp, #48]
  403260:	add	x23, x21, #0x40
  403264:	mov	w24, #0x39                  	// #57
  403268:	stp	x25, x26, [sp, #64]
  40326c:	mov	x25, #0x1                   	// #1
  403270:	mov	x0, #0x18                  	// #24
  403274:	bl	401410 <_Znam@plt>
  403278:	str	xzr, [x0, #16]
  40327c:	add	x2, x0, #0x8
  403280:	str	x25, [x0]
  403284:	strh	wzr, [x0, #8]
  403288:	ldr	w0, [x20, #8]
  40328c:	ldr	x1, [x20], #16
  403290:	str	w0, [x2, #8]
  403294:	mov	x0, x23
  403298:	bl	402e94 <printf@plt+0x1744>
  40329c:	subs	w24, w24, #0x1
  4032a0:	b.ne	403270 <printf@plt+0x1b20>  // b.any
  4032a4:	add	x24, x19, #0x390
  4032a8:	mov	w26, #0x73                  	// #115
  4032ac:	mov	x25, #0x1                   	// #1
  4032b0:	mov	x0, #0x18                  	// #24
  4032b4:	bl	401410 <_Znam@plt>
  4032b8:	mov	x20, x0
  4032bc:	ldr	x0, [x24, #8]
  4032c0:	str	x25, [x20]
  4032c4:	strh	w25, [x20, #8]!
  4032c8:	str	xzr, [x20, #8]
  4032cc:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4032d0:	strb	w25, [x20, #1]
  4032d4:	ldr	x1, [x24], #16
  4032d8:	str	x0, [x20, #8]
  4032dc:	mov	x2, x20
  4032e0:	mov	x0, x23
  4032e4:	bl	402e94 <printf@plt+0x1744>
  4032e8:	subs	w26, w26, #0x1
  4032ec:	b.ne	4032b0 <printf@plt+0x1b60>  // b.any
  4032f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4032f4:	ldr	w0, [x0, #3500]
  4032f8:	cbnz	w0, 403398 <printf@plt+0x1c48>
  4032fc:	add	x19, x19, #0xac0
  403300:	mov	w24, #0x10                  	// #16
  403304:	mov	x25, #0x1                   	// #1
  403308:	mov	x0, #0x18                  	// #24
  40330c:	bl	401410 <_Znam@plt>
  403310:	mov	x20, x0
  403314:	ldr	x0, [x19, #8]
  403318:	str	x25, [x20]
  40331c:	strh	w25, [x20, #8]!
  403320:	str	xzr, [x20, #8]
  403324:	bl	410354 <_ZdlPvm@@Base+0x119c>
  403328:	strb	w25, [x20, #1]
  40332c:	ldr	x1, [x19], #16
  403330:	str	x0, [x20, #8]
  403334:	mov	x2, x20
  403338:	mov	x0, x23
  40333c:	bl	402e94 <printf@plt+0x1744>
  403340:	subs	w24, w24, #0x1
  403344:	b.ne	403308 <printf@plt+0x1bb8>  // b.any
  403348:	mov	x0, #0x18                  	// #24
  40334c:	bl	401410 <_Znam@plt>
  403350:	mov	x19, x0
  403354:	mov	x0, #0x1                   	// #1
  403358:	str	x0, [x19]
  40335c:	strh	w0, [x19, #8]!
  403360:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403364:	add	x0, x0, #0x91b
  403368:	str	xzr, [x19, #8]
  40336c:	bl	410354 <_ZdlPvm@@Base+0x119c>
  403370:	ldp	x23, x24, [sp, #48]
  403374:	mov	x2, x19
  403378:	ldp	x25, x26, [sp, #64]
  40337c:	str	x0, [x19, #8]
  403380:	mov	x1, x22
  403384:	add	x0, x21, #0x40
  403388:	ldp	x19, x20, [sp, #16]
  40338c:	ldp	x21, x22, [sp, #32]
  403390:	ldp	x29, x30, [sp], #80
  403394:	b	402e94 <printf@plt+0x1744>
  403398:	cmp	w0, #0x1
  40339c:	b.ne	403348 <printf@plt+0x1bf8>  // b.any
  4033a0:	add	x19, x19, #0xbc0
  4033a4:	mov	x24, #0x1                   	// #1
  4033a8:	mov	x0, #0x18                  	// #24
  4033ac:	bl	401410 <_Znam@plt>
  4033b0:	mov	x20, x0
  4033b4:	add	w26, w26, #0x1
  4033b8:	ldr	x0, [x19, #8]
  4033bc:	str	x24, [x20]
  4033c0:	strh	w24, [x20, #8]!
  4033c4:	str	xzr, [x20, #8]
  4033c8:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4033cc:	strb	w24, [x20, #1]
  4033d0:	ldr	x1, [x19], #16
  4033d4:	str	x0, [x20, #8]
  4033d8:	mov	x2, x20
  4033dc:	mov	x0, x23
  4033e0:	bl	402e94 <printf@plt+0x1744>
  4033e4:	cmp	w26, #0xb
  4033e8:	b.ne	4033a8 <printf@plt+0x1c58>  // b.any
  4033ec:	b	403348 <printf@plt+0x1bf8>
  4033f0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2e48>
  4033f4:	add	x2, x2, #0x2e8
  4033f8:	stp	x2, x1, [x0]
  4033fc:	ret
  403400:	ret
  403404:	mov	x1, #0x10                  	// #16
  403408:	b	40f1b8 <_ZdlPvm@@Base>
  40340c:	stp	x29, x30, [sp, #-48]!
  403410:	mov	x29, sp
  403414:	stp	x19, x20, [sp, #16]
  403418:	mov	x19, x0
  40341c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  403420:	stp	x21, x22, [sp, #32]
  403424:	add	x0, x0, #0x320
  403428:	add	x22, x19, #0x28
  40342c:	stp	x0, x3, [x19]
  403430:	mov	x21, x1
  403434:	mov	x20, x2
  403438:	str	wzr, [x19, #32]
  40343c:	mov	x0, x22
  403440:	bl	40fa38 <_ZdlPvm@@Base+0x880>
  403444:	str	x21, [x19, #16]
  403448:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40344c:	add	x0, x0, #0x8cd
  403450:	str	x0, [x19, #56]
  403454:	mov	x0, x20
  403458:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40345c:	ldp	x21, x22, [sp, #32]
  403460:	str	x0, [x19, #24]
  403464:	ldp	x19, x20, [sp, #16]
  403468:	ldp	x29, x30, [sp], #48
  40346c:	ret
  403470:	mov	x19, x0
  403474:	mov	x0, x22
  403478:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40347c:	mov	x0, x19
  403480:	bl	4016f0 <_Unwind_Resume@plt>
  403484:	stp	x29, x30, [sp, #-32]!
  403488:	mov	x29, sp
  40348c:	str	x19, [sp, #16]
  403490:	mov	x19, x0
  403494:	mov	x0, x1
  403498:	str	x2, [x19, #8]
  40349c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2e48>
  4034a0:	add	x2, x2, #0x358
  4034a4:	str	x2, [x19]
  4034a8:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4034ac:	stp	x0, x0, [x19, #16]
  4034b0:	ldr	x19, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #32
  4034b8:	ret
  4034bc:	stp	x29, x30, [sp, #-48]!
  4034c0:	mov	x29, sp
  4034c4:	stp	x19, x20, [sp, #16]
  4034c8:	mov	x19, x0
  4034cc:	mov	x20, x2
  4034d0:	mov	x2, x4
  4034d4:	str	x21, [sp, #32]
  4034d8:	mov	w21, w3
  4034dc:	bl	403484 <printf@plt+0x1d34>
  4034e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4034e4:	add	x0, x0, #0x390
  4034e8:	str	x0, [x19]
  4034ec:	mov	x0, x20
  4034f0:	str	w21, [x19, #40]
  4034f4:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4034f8:	ldr	x21, [sp, #32]
  4034fc:	str	x0, [x19, #32]
  403500:	ldp	x19, x20, [sp, #16]
  403504:	ldp	x29, x30, [sp], #48
  403508:	ret
  40350c:	mov	x20, x0
  403510:	mov	x0, x19
  403514:	bl	402af0 <printf@plt+0x13a0>
  403518:	mov	x0, x20
  40351c:	bl	4016f0 <_Unwind_Resume@plt>
  403520:	stp	x29, x30, [sp, #-32]!
  403524:	mov	x29, sp
  403528:	str	x19, [sp, #16]
  40352c:	mov	x19, x0
  403530:	mov	x0, x1
  403534:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  403538:	add	x1, x1, #0x3c8
  40353c:	stp	x1, x4, [x19]
  403540:	add	x1, x19, #0x30
  403544:	mov	x4, #0x0                   	// #0
  403548:	str	xzr, [x19, #32]
  40354c:	str	w2, [x19, #40]
  403550:	cmp	w2, w4
  403554:	b.le	403568 <printf@plt+0x1e18>
  403558:	ldr	x5, [x3, x4, lsl #3]
  40355c:	str	x5, [x1, x4, lsl #3]
  403560:	add	x4, x4, #0x1
  403564:	b	403550 <printf@plt+0x1e00>
  403568:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40356c:	stp	x0, x0, [x19, #16]
  403570:	mov	w2, #0x0                   	// #0
  403574:	mov	w1, #0x0                   	// #0
  403578:	ldrb	w3, [x0, w1, sxtw]
  40357c:	sxtw	x4, w1
  403580:	sxtw	x5, w2
  403584:	add	x6, x0, w2, sxtw
  403588:	cbz	w3, 4035d8 <printf@plt+0x1e88>
  40358c:	cmp	w3, #0x24
  403590:	b.ne	4035d0 <printf@plt+0x1e80>  // b.any
  403594:	add	x4, x0, x4
  403598:	ldrb	w6, [x4, #1]
  40359c:	sub	w4, w6, #0x30
  4035a0:	and	w4, w4, #0xff
  4035a4:	cmp	w4, #0x9
  4035a8:	b.hi	4035d0 <printf@plt+0x1e80>  // b.pmore
  4035ac:	cmp	w6, #0x30
  4035b0:	b.eq	4035c8 <printf@plt+0x1e78>  // b.none
  4035b4:	add	w1, w1, #0x1
  4035b8:	add	w2, w2, #0x1
  4035bc:	ldrb	w3, [x0, w1, sxtw]
  4035c0:	sub	w3, w3, #0x23
  4035c4:	strb	w3, [x0, x5]
  4035c8:	add	w1, w1, #0x1
  4035cc:	b	403578 <printf@plt+0x1e28>
  4035d0:	add	w2, w2, #0x1
  4035d4:	b	4035c4 <printf@plt+0x1e74>
  4035d8:	strb	wzr, [x6]
  4035dc:	ldr	x19, [sp, #16]
  4035e0:	ldp	x29, x30, [sp], #32
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-32]!
  4035ec:	mov	x29, sp
  4035f0:	str	x19, [sp, #16]
  4035f4:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4035f8:	add	x19, x19, #0xde0
  4035fc:	ldr	x0, [x19, #80]
  403600:	cbz	x0, 403640 <printf@plt+0x1ef0>
  403604:	ldr	x1, [x0]
  403608:	ldr	x1, [x1, #16]
  40360c:	blr	x1
  403610:	cmn	w0, #0x1
  403614:	b.ne	403634 <printf@plt+0x1ee4>  // b.any
  403618:	ldr	x0, [x19, #80]
  40361c:	ldr	x1, [x0, #8]
  403620:	str	x1, [x19, #80]
  403624:	ldr	x1, [x0]
  403628:	ldr	x1, [x1, #8]
  40362c:	blr	x1
  403630:	mov	w0, #0xa                   	// #10
  403634:	ldr	x19, [sp, #16]
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	mov	w0, #0xffffffff            	// #-1
  403644:	b	403634 <printf@plt+0x1ee4>
  403648:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  40364c:	ldr	x0, [x0, #3632]
  403650:	cbz	x0, 40367c <printf@plt+0x1f2c>
  403654:	stp	x29, x30, [sp, #-16]!
  403658:	mov	x29, sp
  40365c:	ldr	x1, [x0]
  403660:	ldr	x1, [x1, #24]
  403664:	blr	x1
  403668:	cmn	w0, #0x1
  40366c:	b.ne	403674 <printf@plt+0x1f24>  // b.any
  403670:	mov	w0, #0xa                   	// #10
  403674:	ldp	x29, x30, [sp], #16
  403678:	ret
  40367c:	mov	w0, #0xffffffff            	// #-1
  403680:	ret
  403684:	stp	x29, x30, [sp, #-48]!
  403688:	mov	x29, sp
  40368c:	stp	x19, x20, [sp, #16]
  403690:	mov	x20, x0
  403694:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  403698:	str	x21, [sp, #32]
  40369c:	mov	x21, x1
  4036a0:	ldr	x19, [x0, #3632]
  4036a4:	cbz	x19, 4036cc <printf@plt+0x1f7c>
  4036a8:	ldr	x0, [x19]
  4036ac:	mov	x2, x21
  4036b0:	mov	x1, x20
  4036b4:	ldr	x3, [x0, #32]
  4036b8:	mov	x0, x19
  4036bc:	blr	x3
  4036c0:	cbnz	w0, 4036e0 <printf@plt+0x1f90>
  4036c4:	ldr	x19, [x19, #8]
  4036c8:	b	4036a4 <printf@plt+0x1f54>
  4036cc:	mov	w0, #0x0                   	// #0
  4036d0:	ldp	x19, x20, [sp, #16]
  4036d4:	ldr	x21, [sp, #32]
  4036d8:	ldp	x29, x30, [sp], #48
  4036dc:	ret
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	b	4036d0 <printf@plt+0x1f80>
  4036e8:	stp	x29, x30, [sp, #-32]!
  4036ec:	mov	x29, sp
  4036f0:	stp	x19, x20, [sp, #16]
  4036f4:	adrp	x20, 410000 <_ZdlPvm@@Base+0xe48>
  4036f8:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4036fc:	add	x20, x20, #0x8cd
  403700:	add	x19, x19, #0xde0
  403704:	mov	x1, x20
  403708:	mov	x0, x19
  40370c:	bl	40fbb0 <_ZdlPvm@@Base+0x9f8>
  403710:	mov	x1, x20
  403714:	add	x0, x19, #0x10
  403718:	bl	40fbb0 <_ZdlPvm@@Base+0x9f8>
  40371c:	mov	x1, x20
  403720:	add	x0, x19, #0x20
  403724:	bl	40fbb0 <_ZdlPvm@@Base+0x9f8>
  403728:	mov	x1, x20
  40372c:	add	x0, x19, #0x30
  403730:	bl	40fbb0 <_ZdlPvm@@Base+0x9f8>
  403734:	str	wzr, [x19, #88]
  403738:	ldp	x19, x20, [sp, #16]
  40373c:	ldp	x29, x30, [sp], #32
  403740:	ret
  403744:	stp	x29, x30, [sp, #-64]!
  403748:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40374c:	add	x0, x0, #0x8c0
  403750:	mov	x29, sp
  403754:	stp	x19, x20, [sp, #16]
  403758:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40375c:	ldr	x1, [x20, #3488]
  403760:	stp	x21, x22, [sp, #32]
  403764:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x1260>
  403768:	add	x22, x22, #0xde0
  40376c:	str	x23, [sp, #48]
  403770:	ldr	w19, [x22, #88]
  403774:	bl	401420 <fputs@plt>
  403778:	add	w0, w19, #0x1
  40377c:	add	x23, x20, #0xda0
  403780:	negs	w21, w0
  403784:	and	w0, w0, #0x3
  403788:	and	w21, w21, #0x3
  40378c:	add	x19, x22, w19, sxtw #4
  403790:	csneg	w21, w0, w21, mi  // mi = first
  403794:	ldr	w0, [x22, #88]
  403798:	ldr	x1, [x20, #3488]
  40379c:	cmp	w0, w21
  4037a0:	b.ne	4037e8 <printf@plt+0x2098>  // b.any
  4037a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4037a8:	add	x0, x0, #0x8ce
  4037ac:	bl	401420 <fputs@plt>
  4037b0:	ldr	x1, [x23]
  4037b4:	mov	x0, x19
  4037b8:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  4037bc:	ldr	x1, [x23]
  4037c0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4037c4:	add	x0, x0, #0x8d3
  4037c8:	bl	401420 <fputs@plt>
  4037cc:	ldr	x1, [x23]
  4037d0:	mov	w0, #0xa                   	// #10
  4037d4:	ldp	x19, x20, [sp, #16]
  4037d8:	ldp	x21, x22, [sp, #32]
  4037dc:	ldr	x23, [sp, #48]
  4037e0:	ldp	x29, x30, [sp], #64
  4037e4:	b	401480 <putc@plt>
  4037e8:	ldr	w0, [x19, #8]
  4037ec:	cmp	w0, #0x0
  4037f0:	b.le	403808 <printf@plt+0x20b8>
  4037f4:	mov	x0, x19
  4037f8:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  4037fc:	ldr	x1, [x20, #3488]
  403800:	mov	w0, #0x20                  	// #32
  403804:	bl	401480 <putc@plt>
  403808:	mov	w19, w21
  40380c:	b	403778 <printf@plt+0x2028>
  403810:	stp	x29, x30, [sp, #-32]!
  403814:	mov	x1, x0
  403818:	mov	x29, sp
  40381c:	str	x19, [sp, #16]
  403820:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  403824:	add	x19, x19, #0xde0
  403828:	ldrsw	x2, [x19, #88]
  40382c:	add	x0, x19, x2, lsl #4
  403830:	bl	40fb5c <_ZdlPvm@@Base+0x9a4>
  403834:	ldr	w0, [x19, #88]
  403838:	add	w0, w0, #0x1
  40383c:	negs	w1, w0
  403840:	and	w0, w0, #0x3
  403844:	and	w1, w1, #0x3
  403848:	csneg	w0, w0, w1, mi  // mi = first
  40384c:	str	w0, [x19, #88]
  403850:	ldr	x19, [sp, #16]
  403854:	ldp	x29, x30, [sp], #32
  403858:	ret
  40385c:	stp	x29, x30, [sp, #-32]!
  403860:	mov	w1, w0
  403864:	mov	x29, sp
  403868:	str	x19, [sp, #16]
  40386c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  403870:	add	x19, x19, #0xde0
  403874:	ldrsw	x2, [x19, #88]
  403878:	add	x0, x19, x2, lsl #4
  40387c:	bl	40fc2c <_ZdlPvm@@Base+0xa74>
  403880:	ldr	w0, [x19, #88]
  403884:	add	w0, w0, #0x1
  403888:	negs	w1, w0
  40388c:	and	w0, w0, #0x3
  403890:	and	w1, w1, #0x3
  403894:	csneg	w0, w0, w1, mi  // mi = first
  403898:	str	w0, [x19, #88]
  40389c:	ldr	x19, [sp, #16]
  4038a0:	ldp	x29, x30, [sp], #32
  4038a4:	ret
  4038a8:	stp	x29, x30, [sp, #-64]!
  4038ac:	mov	w1, #0x22                  	// #34
  4038b0:	mov	x29, sp
  4038b4:	stp	x19, x20, [sp, #16]
  4038b8:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4038bc:	add	x19, x19, #0xde0
  4038c0:	str	x23, [sp, #48]
  4038c4:	adrp	x23, 410000 <_ZdlPvm@@Base+0xe48>
  4038c8:	add	x23, x23, #0x8d8
  4038cc:	stp	x21, x22, [sp, #32]
  4038d0:	ldrsw	x20, [x19, #88]
  4038d4:	mov	w21, #0x0                   	// #0
  4038d8:	mov	x22, x0
  4038dc:	add	x20, x19, x20, lsl #4
  4038e0:	mov	x0, x20
  4038e4:	bl	40fc2c <_ZdlPvm@@Base+0xa74>
  4038e8:	ldr	w0, [x22, #8]
  4038ec:	cmp	w21, w0
  4038f0:	b.ge	40393c <printf@plt+0x21ec>  // b.tcont
  4038f4:	mov	w1, w21
  4038f8:	mov	x0, x22
  4038fc:	bl	404e48 <printf@plt+0x36f8>
  403900:	and	w0, w0, #0xff
  403904:	cmp	w0, #0x22
  403908:	b.ne	403920 <printf@plt+0x21d0>  // b.any
  40390c:	mov	x1, x23
  403910:	mov	x0, x20
  403914:	bl	40fcf0 <_ZdlPvm@@Base+0xb38>
  403918:	add	w21, w21, #0x1
  40391c:	b	4038e8 <printf@plt+0x2198>
  403920:	mov	w1, w21
  403924:	mov	x0, x22
  403928:	bl	404e48 <printf@plt+0x36f8>
  40392c:	mov	w1, w0
  403930:	mov	x0, x20
  403934:	bl	4029fc <printf@plt+0x12ac>
  403938:	b	403918 <printf@plt+0x21c8>
  40393c:	mov	x0, x20
  403940:	mov	w1, #0x22                  	// #34
  403944:	bl	4029fc <printf@plt+0x12ac>
  403948:	ldr	w0, [x19, #88]
  40394c:	ldp	x21, x22, [sp, #32]
  403950:	add	w0, w0, #0x1
  403954:	negs	w1, w0
  403958:	and	w0, w0, #0x3
  40395c:	and	w1, w1, #0x3
  403960:	csneg	w0, w0, w1, mi  // mi = first
  403964:	str	w0, [x19, #88]
  403968:	ldp	x19, x20, [sp, #16]
  40396c:	ldr	x23, [sp, #48]
  403970:	ldp	x29, x30, [sp], #64
  403974:	ret
  403978:	stp	x29, x30, [sp, #-64]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  403988:	add	x19, x19, #0xde0
  40398c:	stp	x21, x22, [sp, #32]
  403990:	mov	x21, x0
  403994:	mov	x22, x1
  403998:	str	x23, [sp, #48]
  40399c:	mov	w23, w2
  4039a0:	ldr	x0, [x19, #80]
  4039a4:	cbz	x0, 4039c0 <printf@plt+0x2270>
  4039a8:	ldr	x1, [x0, #8]
  4039ac:	str	x1, [x19, #80]
  4039b0:	ldr	x1, [x0]
  4039b4:	ldr	x1, [x1, #8]
  4039b8:	blr	x1
  4039bc:	b	4039a0 <printf@plt+0x2250>
  4039c0:	mov	x0, #0x30                  	// #48
  4039c4:	bl	40f158 <_Znwm@@Base>
  4039c8:	mov	w3, w23
  4039cc:	mov	x20, x0
  4039d0:	mov	x2, x22
  4039d4:	mov	x1, x21
  4039d8:	mov	x4, #0x0                   	// #0
  4039dc:	bl	4034bc <printf@plt+0x1d6c>
  4039e0:	ldp	x21, x22, [sp, #32]
  4039e4:	ldr	x23, [sp, #48]
  4039e8:	str	x20, [x19, #80]
  4039ec:	ldp	x19, x20, [sp, #16]
  4039f0:	ldp	x29, x30, [sp], #64
  4039f4:	b	4036e8 <printf@plt+0x1f98>
  4039f8:	mov	x1, #0x30                  	// #48
  4039fc:	mov	x19, x0
  403a00:	mov	x0, x20
  403a04:	bl	40f1b8 <_ZdlPvm@@Base>
  403a08:	mov	x0, x19
  403a0c:	bl	4016f0 <_Unwind_Resume@plt>
  403a10:	stp	x29, x30, [sp, #-96]!
  403a14:	mov	x29, sp
  403a18:	add	x1, sp, #0x34
  403a1c:	add	x0, sp, #0x38
  403a20:	stp	x19, x20, [sp, #16]
  403a24:	stp	x21, x22, [sp, #32]
  403a28:	bl	403684 <printf@plt+0x1f34>
  403a2c:	mov	w22, w0
  403a30:	bl	4035e8 <printf@plt+0x1e98>
  403a34:	mov	w19, w0
  403a38:	cmp	w19, #0x20
  403a3c:	sub	w0, w0, #0x9
  403a40:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403a44:	b.ls	403a30 <printf@plt+0x22e0>  // b.plast
  403a48:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  403a4c:	add	x20, x20, #0xde0
  403a50:	add	x21, x20, #0x60
  403a54:	mov	x0, x21
  403a58:	bl	410118 <_ZdlPvm@@Base+0xf60>
  403a5c:	cmn	w19, #0x1
  403a60:	b.ne	403adc <printf@plt+0x238c>  // b.any
  403a64:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  403a68:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403a6c:	add	x3, x3, #0x1c8
  403a70:	add	x0, x0, #0x8db
  403a74:	cbz	w22, 403aa0 <printf@plt+0x2350>
  403a78:	mov	x2, x0
  403a7c:	ldr	w1, [sp, #52]
  403a80:	ldr	x0, [sp, #56]
  403a84:	mov	x5, x3
  403a88:	mov	x4, x3
  403a8c:	bl	40e324 <printf@plt+0xcbd4>
  403a90:	ldp	x19, x20, [sp, #16]
  403a94:	ldp	x21, x22, [sp, #32]
  403a98:	ldp	x29, x30, [sp], #96
  403a9c:	ret
  403aa0:	mov	x2, x3
  403aa4:	mov	x1, x3
  403aa8:	bl	40e2dc <printf@plt+0xcb8c>
  403aac:	b	403a90 <printf@plt+0x2340>
  403ab0:	mov	x2, x3
  403ab4:	mov	x1, x3
  403ab8:	bl	40e2dc <printf@plt+0xcb8c>
  403abc:	b	403b18 <printf@plt+0x23c8>
  403ac0:	add	x0, sp, #0x50
  403ac4:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  403ac8:	b	403a90 <printf@plt+0x2340>
  403acc:	cmp	w19, w0
  403ad0:	b.eq	403b40 <printf@plt+0x23f0>  // b.none
  403ad4:	mov	x0, x21
  403ad8:	bl	4029fc <printf@plt+0x12ac>
  403adc:	bl	4035e8 <printf@plt+0x1e98>
  403ae0:	mov	w1, w0
  403ae4:	cmn	w0, #0x1
  403ae8:	b.ne	403acc <printf@plt+0x237c>  // b.any
  403aec:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  403af0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403af4:	add	x3, x3, #0x1c8
  403af8:	add	x0, x0, #0x8db
  403afc:	cbz	w22, 403ab0 <printf@plt+0x2360>
  403b00:	mov	x2, x0
  403b04:	ldr	w1, [sp, #52]
  403b08:	ldr	x0, [sp, #56]
  403b0c:	mov	x5, x3
  403b10:	mov	x4, x3
  403b14:	bl	40e324 <printf@plt+0xcbd4>
  403b18:	ldr	w4, [x20, #104]
  403b1c:	add	x1, sp, #0x40
  403b20:	ldr	x3, [x20, #96]
  403b24:	mov	w2, #0x1                   	// #1
  403b28:	add	x0, sp, #0x50
  403b2c:	strb	w19, [sp, #64]
  403b30:	bl	40fe58 <_ZdlPvm@@Base+0xca0>
  403b34:	add	x0, sp, #0x50
  403b38:	bl	403810 <printf@plt+0x20c0>
  403b3c:	b	403ac0 <printf@plt+0x2370>
  403b40:	ldr	w4, [x20, #104]
  403b44:	and	w19, w19, #0xff
  403b48:	ldr	x3, [x20, #96]
  403b4c:	add	x1, sp, #0x50
  403b50:	add	x0, sp, #0x40
  403b54:	mov	w2, #0x1                   	// #1
  403b58:	strb	w19, [sp, #80]
  403b5c:	bl	40fe58 <_ZdlPvm@@Base+0xca0>
  403b60:	strb	w19, [sp, #51]
  403b64:	ldr	w2, [sp, #72]
  403b68:	add	x3, sp, #0x33
  403b6c:	ldr	x1, [sp, #64]
  403b70:	add	x0, sp, #0x50
  403b74:	mov	w4, #0x1                   	// #1
  403b78:	bl	40fe58 <_ZdlPvm@@Base+0xca0>
  403b7c:	add	x0, sp, #0x50
  403b80:	bl	403810 <printf@plt+0x20c0>
  403b84:	add	x0, sp, #0x50
  403b88:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  403b8c:	add	x0, sp, #0x40
  403b90:	b	403ac4 <printf@plt+0x2374>
  403b94:	mov	x19, x0
  403b98:	add	x0, sp, #0x50
  403b9c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  403ba0:	mov	x0, x19
  403ba4:	bl	4016f0 <_Unwind_Resume@plt>
  403ba8:	mov	x19, x0
  403bac:	add	x0, sp, #0x50
  403bb0:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  403bb4:	add	x0, sp, #0x40
  403bb8:	b	403b9c <printf@plt+0x244c>
  403bbc:	mov	x19, x0
  403bc0:	b	403bb4 <printf@plt+0x2464>
  403bc4:	stp	x29, x30, [sp, #-64]!
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	mov	x19, x0
  403bd4:	mov	x20, x1
  403bd8:	add	x0, sp, #0x38
  403bdc:	add	x1, sp, #0x34
  403be0:	stp	x21, x22, [sp, #32]
  403be4:	mov	x21, x2
  403be8:	mov	x22, x3
  403bec:	bl	403684 <printf@plt+0x1f34>
  403bf0:	cbnz	w0, 403c18 <printf@plt+0x24c8>
  403bf4:	mov	x3, x22
  403bf8:	mov	x2, x21
  403bfc:	mov	x1, x20
  403c00:	mov	x0, x19
  403c04:	bl	40e2dc <printf@plt+0xcb8c>
  403c08:	ldp	x19, x20, [sp, #16]
  403c0c:	ldp	x21, x22, [sp, #32]
  403c10:	ldp	x29, x30, [sp], #64
  403c14:	ret
  403c18:	ldr	w1, [sp, #52]
  403c1c:	mov	x5, x22
  403c20:	ldr	x0, [sp, #56]
  403c24:	mov	x4, x21
  403c28:	mov	x3, x20
  403c2c:	mov	x2, x19
  403c30:	bl	40e324 <printf@plt+0xcbd4>
  403c34:	b	403c08 <printf@plt+0x24b8>
  403c38:	stp	x29, x30, [sp, #-80]!
  403c3c:	mov	x29, sp
  403c40:	stp	x19, x20, [sp, #16]
  403c44:	mov	x20, x0
  403c48:	str	x23, [sp, #48]
  403c4c:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403c50:	add	x23, x23, #0xc74
  403c54:	stp	x21, x22, [sp, #32]
  403c58:	add	x21, x20, #0x28
  403c5c:	mov	x0, x21
  403c60:	bl	410118 <_ZdlPvm@@Base+0xf60>
  403c64:	ldr	w0, [x20, #32]
  403c68:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x3260>
  403c6c:	add	x22, x22, #0x1c8
  403c70:	add	w0, w0, #0x1
  403c74:	str	w0, [x20, #32]
  403c78:	ldr	x0, [x20, #16]
  403c7c:	bl	401590 <getc@plt>
  403c80:	mov	w19, w0
  403c84:	cmp	w0, #0xd
  403c88:	b.ne	403cc4 <printf@plt+0x2574>  // b.any
  403c8c:	ldr	x0, [x20, #16]
  403c90:	bl	401590 <getc@plt>
  403c94:	mov	w19, w0
  403c98:	cmp	w0, #0xa
  403c9c:	b.eq	403cec <printf@plt+0x259c>  // b.none
  403ca0:	add	x0, sp, #0x40
  403ca4:	mov	w1, #0xd                   	// #13
  403ca8:	bl	40df40 <printf@plt+0xc7f0>
  403cac:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403cb0:	mov	x3, x22
  403cb4:	mov	x2, x22
  403cb8:	add	x1, sp, #0x40
  403cbc:	add	x0, x0, #0x8fd
  403cc0:	bl	403bc4 <printf@plt+0x2474>
  403cc4:	cmn	w19, #0x1
  403cc8:	b.ne	403ce8 <printf@plt+0x2598>  // b.any
  403ccc:	ldr	w0, [x20, #48]
  403cd0:	cbnz	w0, 403d34 <printf@plt+0x25e4>
  403cd4:	ldp	x19, x20, [sp, #16]
  403cd8:	ldp	x21, x22, [sp, #32]
  403cdc:	ldr	x23, [sp, #48]
  403ce0:	ldp	x29, x30, [sp], #80
  403ce4:	ret
  403ce8:	tbnz	w19, #31, 403d1c <printf@plt+0x25cc>
  403cec:	ldrb	w0, [x23, w19, sxtw]
  403cf0:	cbz	w0, 403d1c <printf@plt+0x25cc>
  403cf4:	mov	w1, w19
  403cf8:	add	x0, sp, #0x40
  403cfc:	bl	40df20 <printf@plt+0xc7d0>
  403d00:	mov	x3, x22
  403d04:	mov	x2, x22
  403d08:	add	x1, sp, #0x40
  403d0c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403d10:	add	x0, x0, #0x8fd
  403d14:	bl	403bc4 <printf@plt+0x2474>
  403d18:	b	403c78 <printf@plt+0x2528>
  403d1c:	mov	w1, w19
  403d20:	mov	x0, x21
  403d24:	bl	4029fc <printf@plt+0x12ac>
  403d28:	cmp	w19, #0xa
  403d2c:	b.ne	403c78 <printf@plt+0x2528>  // b.any
  403d30:	b	403ccc <printf@plt+0x257c>
  403d34:	cmp	w0, #0x2
  403d38:	b.gt	403d58 <printf@plt+0x2608>
  403d3c:	mov	x0, x21
  403d40:	mov	w1, #0x0                   	// #0
  403d44:	bl	4029fc <printf@plt+0x12ac>
  403d48:	ldr	x0, [x20, #40]
  403d4c:	str	x0, [x20, #56]
  403d50:	mov	w0, #0x1                   	// #1
  403d54:	b	403cd4 <printf@plt+0x2584>
  403d58:	mov	x0, x21
  403d5c:	mov	w1, #0x0                   	// #0
  403d60:	bl	4029b4 <printf@plt+0x1264>
  403d64:	ldrb	w0, [x0]
  403d68:	cmp	w0, #0x2e
  403d6c:	b.ne	403d3c <printf@plt+0x25ec>  // b.any
  403d70:	mov	x0, x21
  403d74:	mov	w1, #0x1                   	// #1
  403d78:	bl	4029b4 <printf@plt+0x1264>
  403d7c:	ldrb	w0, [x0]
  403d80:	cmp	w0, #0x45
  403d84:	b.ne	403d3c <printf@plt+0x25ec>  // b.any
  403d88:	mov	x0, x21
  403d8c:	mov	w1, #0x2                   	// #2
  403d90:	bl	4029b4 <printf@plt+0x1264>
  403d94:	ldrb	w0, [x0]
  403d98:	cmp	w0, #0x51
  403d9c:	b.ne	403dec <printf@plt+0x269c>  // b.any
  403da0:	ldr	w0, [x20, #48]
  403da4:	cmp	w0, #0x3
  403da8:	b.eq	403c58 <printf@plt+0x2508>  // b.none
  403dac:	mov	x0, x21
  403db0:	mov	w1, #0x3                   	// #3
  403db4:	bl	4029b4 <printf@plt+0x1264>
  403db8:	ldrb	w0, [x0]
  403dbc:	cmp	w0, #0x20
  403dc0:	b.eq	403c58 <printf@plt+0x2508>  // b.none
  403dc4:	mov	x0, x21
  403dc8:	mov	w1, #0x3                   	// #3
  403dcc:	bl	4029b4 <printf@plt+0x1264>
  403dd0:	ldrb	w0, [x0]
  403dd4:	cmp	w0, #0xa
  403dd8:	b.eq	403c58 <printf@plt+0x2508>  // b.none
  403ddc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403de0:	ldr	w0, [x0, #3504]
  403de4:	cbnz	w0, 403c58 <printf@plt+0x2508>
  403de8:	b	403d3c <printf@plt+0x25ec>
  403dec:	mov	x0, x21
  403df0:	mov	w1, #0x2                   	// #2
  403df4:	bl	4029b4 <printf@plt+0x1264>
  403df8:	ldrb	w0, [x0]
  403dfc:	cmp	w0, #0x4e
  403e00:	b.eq	403da0 <printf@plt+0x2650>  // b.none
  403e04:	b	403d3c <printf@plt+0x25ec>
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	mov	x29, sp
  403e10:	ldr	x1, [x0, #56]
  403e14:	str	x19, [sp, #16]
  403e18:	mov	x19, x0
  403e1c:	ldrb	w1, [x1]
  403e20:	cbz	w1, 403e40 <printf@plt+0x26f0>
  403e24:	ldr	x0, [x19, #56]
  403e28:	add	x1, x0, #0x1
  403e2c:	str	x1, [x19, #56]
  403e30:	ldrb	w0, [x0]
  403e34:	ldr	x19, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #32
  403e3c:	ret
  403e40:	bl	403c38 <printf@plt+0x24e8>
  403e44:	cbnz	w0, 403e24 <printf@plt+0x26d4>
  403e48:	mov	w0, #0xffffffff            	// #-1
  403e4c:	b	403e34 <printf@plt+0x26e4>
  403e50:	stp	x29, x30, [sp, #-32]!
  403e54:	mov	x29, sp
  403e58:	ldr	x1, [x0, #56]
  403e5c:	str	x19, [sp, #16]
  403e60:	mov	x19, x0
  403e64:	ldrb	w1, [x1]
  403e68:	cbz	w1, 403e80 <printf@plt+0x2730>
  403e6c:	ldr	x0, [x19, #56]
  403e70:	ldrb	w0, [x0]
  403e74:	ldr	x19, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #32
  403e7c:	ret
  403e80:	bl	403c38 <printf@plt+0x24e8>
  403e84:	cbnz	w0, 403e6c <printf@plt+0x271c>
  403e88:	mov	w0, #0xffffffff            	// #-1
  403e8c:	b	403e74 <printf@plt+0x2724>
  403e90:	stp	x29, x30, [sp, #-192]!
  403e94:	mov	x29, sp
  403e98:	stp	x23, x24, [sp, #48]
  403e9c:	add	x24, sp, #0x78
  403ea0:	mov	x23, x0
  403ea4:	mov	x0, #0x0                   	// #0
  403ea8:	stp	x19, x20, [sp, #16]
  403eac:	stp	x21, x22, [sp, #32]
  403eb0:	stp	x25, x26, [sp, #64]
  403eb4:	stp	x27, x28, [sp, #80]
  403eb8:	str	xzr, [x24, x0, lsl #3]
  403ebc:	add	x0, x0, #0x1
  403ec0:	cmp	x0, #0x9
  403ec4:	b.ne	403eb8 <printf@plt+0x2768>  // b.any
  403ec8:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  403ecc:	add	x20, x20, #0xde0
  403ed0:	add	x22, x20, #0x60
  403ed4:	mov	x21, #0x0                   	// #0
  403ed8:	mov	x26, x22
  403edc:	mov	w25, w21
  403ee0:	mov	x0, x22
  403ee4:	mov	w27, #0x0                   	// #0
  403ee8:	mov	w28, #0x29                  	// #41
  403eec:	str	w21, [sp, #108]
  403ef0:	bl	410118 <_ZdlPvm@@Base+0xf60>
  403ef4:	bl	4035e8 <printf@plt+0x1e98>
  403ef8:	mov	w19, w0
  403efc:	cmn	w0, #0x1
  403f00:	b.ne	403f44 <printf@plt+0x27f4>  // b.any
  403f04:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  403f08:	add	x3, x3, #0x1c8
  403f0c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  403f10:	mov	x2, x3
  403f14:	mov	x1, x3
  403f18:	add	x0, x0, #0x91d
  403f1c:	bl	403bc4 <printf@plt+0x2474>
  403f20:	mov	x0, #0x78                  	// #120
  403f24:	bl	40f158 <_Znwm@@Base>
  403f28:	ldr	x4, [x20, #80]
  403f2c:	mov	x19, x0
  403f30:	mov	x3, x24
  403f34:	mov	w2, w25
  403f38:	mov	x1, x23
  403f3c:	bl	403520 <printf@plt+0x1dd0>
  403f40:	b	403fbc <printf@plt+0x286c>
  403f44:	cbnz	w27, 403f90 <printf@plt+0x2840>
  403f48:	cmp	w0, #0x2c
  403f4c:	ccmp	w0, w28, #0x4, ne  // ne = any
  403f50:	b.ne	403f90 <printf@plt+0x2840>  // b.any
  403f54:	ldr	w0, [x26, #8]
  403f58:	cmp	w0, #0x0
  403f5c:	b.le	403f78 <printf@plt+0x2828>
  403f60:	mov	w1, #0x0                   	// #0
  403f64:	mov	x0, x22
  403f68:	bl	4029fc <printf@plt+0x12ac>
  403f6c:	ldr	x0, [x26]
  403f70:	bl	410354 <_ZdlPvm@@Base+0x119c>
  403f74:	str	x0, [x24, x21, lsl #3]
  403f78:	ldr	w0, [sp, #108]
  403f7c:	add	x21, x21, #0x1
  403f80:	cmp	w19, #0x29
  403f84:	add	w25, w0, #0x1
  403f88:	b.ne	403edc <printf@plt+0x278c>  // b.any
  403f8c:	b	403f20 <printf@plt+0x27d0>
  403f90:	mov	w1, w19
  403f94:	mov	x0, x22
  403f98:	bl	4029fc <printf@plt+0x12ac>
  403f9c:	cmp	w19, #0x28
  403fa0:	b.ne	403fac <printf@plt+0x285c>  // b.any
  403fa4:	add	w27, w27, #0x1
  403fa8:	b	403ef4 <printf@plt+0x27a4>
  403fac:	cmp	w19, #0x29
  403fb0:	cset	w0, eq  // eq = none
  403fb4:	sub	w27, w27, w0
  403fb8:	b	403ef4 <printf@plt+0x27a4>
  403fbc:	ldp	x21, x22, [sp, #32]
  403fc0:	ldp	x23, x24, [sp, #48]
  403fc4:	ldp	x25, x26, [sp, #64]
  403fc8:	ldp	x27, x28, [sp, #80]
  403fcc:	str	x19, [x20, #80]
  403fd0:	ldp	x19, x20, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #192
  403fd8:	ret
  403fdc:	mov	x1, #0x78                  	// #120
  403fe0:	mov	x20, x0
  403fe4:	mov	x0, x19
  403fe8:	bl	40f1b8 <_ZdlPvm@@Base>
  403fec:	mov	x0, x20
  403ff0:	bl	4016f0 <_Unwind_Resume@plt>
  403ff4:	stp	x29, x30, [sp, #-96]!
  403ff8:	mov	x29, sp
  403ffc:	stp	x21, x22, [sp, #32]
  404000:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x1260>
  404004:	add	x21, x21, #0xde0
  404008:	stp	x19, x20, [sp, #16]
  40400c:	add	x20, x21, #0x60
  404010:	stp	x23, x24, [sp, #48]
  404014:	mov	x24, #0x100000001           	// #4294967297
  404018:	mov	w23, w0
  40401c:	movk	x24, #0xa000, lsl #16
  404020:	stp	x25, x26, [sp, #64]
  404024:	bl	4035e8 <printf@plt+0x1e98>
  404028:	cmp	w0, #0x20
  40402c:	mov	w19, w0
  404030:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404034:	b.eq	404024 <printf@plt+0x28d4>  // b.none
  404038:	cmp	w0, #0x22
  40403c:	b.eq	40414c <printf@plt+0x29fc>  // b.none
  404040:	b.gt	4040e4 <printf@plt+0x2994>
  404044:	cmn	w0, #0x1
  404048:	b.eq	40410c <printf@plt+0x29bc>  // b.none
  40404c:	cmp	w0, #0x9
  404050:	b.eq	404100 <printf@plt+0x29b0>  // b.none
  404054:	add	x22, x21, #0x60
  404058:	mov	x0, x22
  40405c:	bl	410118 <_ZdlPvm@@Base+0xf60>
  404060:	cmp	w19, #0x5c
  404064:	b.eq	404208 <printf@plt+0x2ab8>  // b.none
  404068:	mov	x0, x22
  40406c:	mov	w22, #0x0                   	// #0
  404070:	mov	w1, w19
  404074:	bl	4029fc <printf@plt+0x12ac>
  404078:	mov	x26, #0xc01                 	// #3073
  40407c:	mov	x25, #0x1                   	// #1
  404080:	movk	x26, #0xa, lsl #32
  404084:	bl	403648 <printf@plt+0x1ef8>
  404088:	mov	w19, w0
  40408c:	cmp	w23, #0x0
  404090:	eor	w0, w22, #0x1
  404094:	csel	w0, w0, wzr, ne  // ne = any
  404098:	cbz	w0, 404228 <printf@plt+0x2ad8>
  40409c:	cmp	w19, #0x28
  4040a0:	b.ne	40432c <printf@plt+0x2bdc>  // b.any
  4040a4:	mov	w1, #0x0                   	// #0
  4040a8:	mov	x0, x20
  4040ac:	bl	4029fc <printf@plt+0x12ac>
  4040b0:	ldr	x1, [x20]
  4040b4:	add	x0, x21, #0x40
  4040b8:	bl	403094 <printf@plt+0x1944>
  4040bc:	mov	x22, x0
  4040c0:	cbz	x0, 404210 <printf@plt+0x2ac0>
  4040c4:	ldrb	w0, [x0]
  4040c8:	cbz	w0, 404210 <printf@plt+0x2ac0>
  4040cc:	ldrb	w0, [x22, #1]
  4040d0:	cbnz	w0, 404210 <printf@plt+0x2ac0>
  4040d4:	bl	4035e8 <printf@plt+0x1e98>
  4040d8:	ldr	x0, [x22, #8]
  4040dc:	bl	403e90 <printf@plt+0x2740>
  4040e0:	b	404024 <printf@plt+0x28d4>
  4040e4:	sub	w1, w0, #0x5e
  4040e8:	cmp	w1, #0x20
  4040ec:	b.hi	404054 <printf@plt+0x2904>  // b.pmore
  4040f0:	mov	x0, #0x1                   	// #1
  4040f4:	lsl	x0, x0, x1
  4040f8:	tst	x0, x24
  4040fc:	b.eq	404054 <printf@plt+0x2904>  // b.none
  404100:	mov	w0, w19
  404104:	bl	40385c <printf@plt+0x210c>
  404108:	b	404130 <printf@plt+0x29e0>
  40410c:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  404110:	add	x1, x1, #0x949
  404114:	add	x0, sp, #0x50
  404118:	bl	40fab0 <_ZdlPvm@@Base+0x8f8>
  40411c:	add	x0, sp, #0x50
  404120:	bl	403810 <printf@plt+0x20c0>
  404124:	mov	w19, #0x0                   	// #0
  404128:	add	x0, sp, #0x50
  40412c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  404130:	mov	w0, w19
  404134:	ldp	x19, x20, [sp, #16]
  404138:	ldp	x21, x22, [sp, #32]
  40413c:	ldp	x23, x24, [sp, #48]
  404140:	ldp	x25, x26, [sp, #64]
  404144:	ldp	x29, x30, [sp], #96
  404148:	ret
  40414c:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x1260>
  404150:	add	x22, x22, #0xde0
  404154:	add	x21, x22, #0x60
  404158:	mov	x0, x21
  40415c:	bl	410118 <_ZdlPvm@@Base+0xf60>
  404160:	mov	w20, #0x0                   	// #0
  404164:	bl	4035e8 <printf@plt+0x1e98>
  404168:	mov	w19, w0
  40416c:	cmn	w0, #0x1
  404170:	b.ne	4041a0 <printf@plt+0x2a50>  // b.any
  404174:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404178:	add	x3, x3, #0x1c8
  40417c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404180:	mov	x2, x3
  404184:	mov	x1, x3
  404188:	add	x0, x0, #0x956
  40418c:	bl	403bc4 <printf@plt+0x2474>
  404190:	add	x0, x22, #0x60
  404194:	mov	w19, #0x11a                 	// #282
  404198:	bl	4038a8 <printf@plt+0x2158>
  40419c:	b	404130 <printf@plt+0x29e0>
  4041a0:	cmp	w0, #0xa
  4041a4:	b.ne	4041c4 <printf@plt+0x2a74>  // b.any
  4041a8:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4041ac:	add	x3, x3, #0x1c8
  4041b0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4041b4:	mov	x2, x3
  4041b8:	mov	x1, x3
  4041bc:	add	x0, x0, #0x960
  4041c0:	b	40418c <printf@plt+0x2a3c>
  4041c4:	cmp	w0, #0x22
  4041c8:	b.ne	4041e8 <printf@plt+0x2a98>  // b.any
  4041cc:	cbz	w20, 404190 <printf@plt+0x2a40>
  4041d0:	ldr	w1, [x21, #8]
  4041d4:	mov	x0, x21
  4041d8:	sub	w1, w1, #0x1
  4041dc:	bl	4029b4 <printf@plt+0x1264>
  4041e0:	strb	w19, [x0]
  4041e4:	b	404160 <printf@plt+0x2a10>
  4041e8:	mov	w1, w0
  4041ec:	mov	x0, x21
  4041f0:	bl	4029fc <printf@plt+0x12ac>
  4041f4:	eor	w20, w20, #0x1
  4041f8:	cmp	w19, #0x5c
  4041fc:	cset	w0, eq  // eq = none
  404200:	and	w20, w0, w20
  404204:	b	404164 <printf@plt+0x2a14>
  404208:	mov	w22, #0x1                   	// #1
  40420c:	b	404078 <printf@plt+0x2928>
  404210:	ldr	w1, [x20, #8]
  404214:	mov	x0, x20
  404218:	sub	w1, w1, #0x1
  40421c:	bl	4100bc <_ZdlPvm@@Base+0xf04>
  404220:	bl	4035e8 <printf@plt+0x1e98>
  404224:	b	404258 <printf@plt+0x2b08>
  404228:	cbz	w22, 40432c <printf@plt+0x2bdc>
  40422c:	cmp	w19, #0xa
  404230:	b.eq	4042f4 <printf@plt+0x2ba4>  // b.none
  404234:	b.gt	40426c <printf@plt+0x2b1c>
  404238:	cmn	w19, #0x1
  40423c:	b.eq	404278 <printf@plt+0x2b28>  // b.none
  404240:	cmp	w19, #0x9
  404244:	b.eq	404310 <printf@plt+0x2bc0>  // b.none
  404248:	bl	4035e8 <printf@plt+0x1e98>
  40424c:	mov	x0, x20
  404250:	mov	w1, #0x5c                  	// #92
  404254:	bl	4029fc <printf@plt+0x12ac>
  404258:	mov	w1, w19
  40425c:	mov	x0, x20
  404260:	mov	w22, #0x0                   	// #0
  404264:	bl	4029fc <printf@plt+0x12ac>
  404268:	b	404084 <printf@plt+0x2934>
  40426c:	cmp	w19, #0x22
  404270:	b.eq	404220 <printf@plt+0x2ad0>  // b.none
  404274:	b	404248 <printf@plt+0x2af8>
  404278:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  40427c:	add	x3, x3, #0x1c8
  404280:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404284:	mov	x2, x3
  404288:	mov	x1, x3
  40428c:	add	x0, x0, #0x982
  404290:	bl	403bc4 <printf@plt+0x2474>
  404294:	ldr	w0, [x20, #8]
  404298:	cbz	w0, 404024 <printf@plt+0x28d4>
  40429c:	cbz	w23, 4043a8 <printf@plt+0x2c58>
  4042a0:	mov	w1, #0x0                   	// #0
  4042a4:	mov	x0, x20
  4042a8:	bl	4029fc <printf@plt+0x12ac>
  4042ac:	ldr	x1, [x20]
  4042b0:	add	x0, x21, #0x40
  4042b4:	bl	403094 <printf@plt+0x1944>
  4042b8:	mov	x19, x0
  4042bc:	ldr	w1, [x20, #8]
  4042c0:	mov	x0, x20
  4042c4:	sub	w1, w1, #0x1
  4042c8:	bl	4100bc <_ZdlPvm@@Base+0xf04>
  4042cc:	cbz	x19, 4043a8 <printf@plt+0x2c58>
  4042d0:	ldrb	w0, [x19]
  4042d4:	cbz	w0, 404390 <printf@plt+0x2c40>
  4042d8:	mov	x0, #0x20                  	// #32
  4042dc:	bl	40f158 <_Znwm@@Base>
  4042e0:	ldr	x1, [x19, #8]
  4042e4:	mov	x22, x0
  4042e8:	ldr	x2, [x21, #80]
  4042ec:	bl	403484 <printf@plt+0x1d34>
  4042f0:	b	404388 <printf@plt+0x2c38>
  4042f4:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4042f8:	add	x3, x3, #0x1c8
  4042fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404300:	mov	x2, x3
  404304:	mov	x1, x3
  404308:	add	x0, x0, #0x9a1
  40430c:	b	404290 <printf@plt+0x2b40>
  404310:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404314:	add	x3, x3, #0x1c8
  404318:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40431c:	mov	x2, x3
  404320:	mov	x1, x3
  404324:	add	x0, x0, #0x9c9
  404328:	b	404290 <printf@plt+0x2b40>
  40432c:	cmp	w19, #0x5c
  404330:	b.eq	40437c <printf@plt+0x2c2c>  // b.none
  404334:	b.gt	404354 <printf@plt+0x2c04>
  404338:	add	w0, w19, #0x1
  40433c:	cmp	w0, #0x23
  404340:	b.hi	404220 <printf@plt+0x2ad0>  // b.pmore
  404344:	lsl	x0, x25, x0
  404348:	tst	x0, x26
  40434c:	b.eq	404220 <printf@plt+0x2ad0>  // b.none
  404350:	b	404294 <printf@plt+0x2b44>
  404354:	cmp	w19, #0x7b
  404358:	b.eq	404294 <printf@plt+0x2b44>  // b.none
  40435c:	b.gt	40436c <printf@plt+0x2c1c>
  404360:	cmp	w19, #0x5e
  404364:	b.eq	404294 <printf@plt+0x2b44>  // b.none
  404368:	b	404220 <printf@plt+0x2ad0>
  40436c:	sub	w0, w19, #0x7d
  404370:	cmp	w0, #0x1
  404374:	b.ls	404294 <printf@plt+0x2b44>  // b.plast
  404378:	b	404220 <printf@plt+0x2ad0>
  40437c:	mov	w22, #0x1                   	// #1
  404380:	bl	4035e8 <printf@plt+0x1e98>
  404384:	b	404084 <printf@plt+0x2934>
  404388:	str	x22, [x21, #80]
  40438c:	b	404024 <printf@plt+0x28d4>
  404390:	cmp	w23, #0x1
  404394:	b.ne	4043a8 <printf@plt+0x2c58>  // b.any
  404398:	mov	x0, x20
  40439c:	bl	403810 <printf@plt+0x20c0>
  4043a0:	ldr	w19, [x19, #8]
  4043a4:	b	404130 <printf@plt+0x29e0>
  4043a8:	add	x0, x21, #0x60
  4043ac:	mov	w19, #0x119                 	// #281
  4043b0:	bl	403810 <printf@plt+0x20c0>
  4043b4:	b	404130 <printf@plt+0x29e0>
  4043b8:	mov	x19, x0
  4043bc:	add	x0, sp, #0x50
  4043c0:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  4043c4:	mov	x0, x19
  4043c8:	bl	4016f0 <_Unwind_Resume@plt>
  4043cc:	mov	x19, x0
  4043d0:	mov	x1, #0x20                  	// #32
  4043d4:	mov	x0, x22
  4043d8:	bl	40f1b8 <_ZdlPvm@@Base>
  4043dc:	b	4043c4 <printf@plt+0x2c74>
  4043e0:	stp	x29, x30, [sp, #-64]!
  4043e4:	mov	w0, #0x2                   	// #2
  4043e8:	mov	x29, sp
  4043ec:	stp	x19, x20, [sp, #16]
  4043f0:	stp	x21, x22, [sp, #32]
  4043f4:	bl	403ff4 <printf@plt+0x28a4>
  4043f8:	sub	w0, w0, #0x119
  4043fc:	cmp	w0, #0x1
  404400:	b.ls	404430 <printf@plt+0x2ce0>  // b.plast
  404404:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404408:	add	x3, x3, #0x1c8
  40440c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404410:	mov	x2, x3
  404414:	mov	x1, x3
  404418:	add	x0, x0, #0x9ed
  40441c:	bl	403bc4 <printf@plt+0x2474>
  404420:	ldp	x19, x20, [sp, #16]
  404424:	ldp	x21, x22, [sp, #32]
  404428:	ldp	x29, x30, [sp], #64
  40442c:	ret
  404430:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404434:	add	x19, x19, #0xde0
  404438:	mov	w1, #0x0                   	// #0
  40443c:	add	x0, x19, #0x60
  404440:	bl	4029fc <printf@plt+0x12ac>
  404444:	bl	401630 <__errno_location@plt>
  404448:	ldr	x22, [x19, #96]
  40444c:	str	wzr, [x0]
  404450:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e48>
  404454:	add	x1, x1, #0x77
  404458:	mov	x0, x22
  40445c:	bl	401640 <fopen@plt>
  404460:	mov	x21, x0
  404464:	cbnz	x0, 404490 <printf@plt+0x2d40>
  404468:	mov	x1, x22
  40446c:	add	x0, sp, #0x30
  404470:	bl	40defc <printf@plt+0xc7ac>
  404474:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404478:	add	x3, x3, #0x1c8
  40447c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404480:	mov	x2, x3
  404484:	add	x1, sp, #0x30
  404488:	add	x0, x0, #0xa06
  40448c:	b	40441c <printf@plt+0x2ccc>
  404490:	mov	x0, #0x40                  	// #64
  404494:	bl	40f158 <_Znwm@@Base>
  404498:	ldr	x3, [x19, #80]
  40449c:	mov	x20, x0
  4044a0:	mov	x2, x22
  4044a4:	mov	x1, x21
  4044a8:	bl	40340c <printf@plt+0x1cbc>
  4044ac:	str	x20, [x19, #80]
  4044b0:	b	404420 <printf@plt+0x2cd0>
  4044b4:	mov	x1, #0x40                  	// #64
  4044b8:	mov	x19, x0
  4044bc:	mov	x0, x20
  4044c0:	bl	40f1b8 <_ZdlPvm@@Base>
  4044c4:	mov	x0, x19
  4044c8:	bl	4016f0 <_Unwind_Resume@plt>
  4044cc:	stp	x29, x30, [sp, #-16]!
  4044d0:	mov	w0, #0x0                   	// #0
  4044d4:	mov	x29, sp
  4044d8:	bl	403ff4 <printf@plt+0x28a4>
  4044dc:	cmp	w0, #0x119
  4044e0:	b.eq	404504 <printf@plt+0x2db4>  // b.none
  4044e4:	ldp	x29, x30, [sp], #16
  4044e8:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4044ec:	add	x3, x3, #0x1c8
  4044f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4044f4:	mov	x2, x3
  4044f8:	mov	x1, x3
  4044fc:	add	x0, x0, #0xa24
  404500:	b	403bc4 <printf@plt+0x2474>
  404504:	ldp	x29, x30, [sp], #16
  404508:	b	403a10 <printf@plt+0x22c0>
  40450c:	stp	x29, x30, [sp, #-64]!
  404510:	mov	x29, sp
  404514:	stp	x19, x20, [sp, #16]
  404518:	stp	x21, x22, [sp, #32]
  40451c:	mov	w21, w0
  404520:	mov	w0, #0x0                   	// #0
  404524:	str	x23, [sp, #48]
  404528:	bl	403ff4 <printf@plt+0x28a4>
  40452c:	cmp	w0, #0x119
  404530:	b.eq	404560 <printf@plt+0x2e10>  // b.none
  404534:	ldp	x19, x20, [sp, #16]
  404538:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  40453c:	ldp	x21, x22, [sp, #32]
  404540:	add	x3, x3, #0x1c8
  404544:	ldr	x23, [sp, #48]
  404548:	mov	x2, x3
  40454c:	ldp	x29, x30, [sp], #64
  404550:	mov	x1, x3
  404554:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404558:	add	x0, x0, #0xa24
  40455c:	b	403bc4 <printf@plt+0x2474>
  404560:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  404564:	add	x20, x20, #0xde0
  404568:	mov	w1, #0x0                   	// #0
  40456c:	add	x0, x20, #0x60
  404570:	bl	4029fc <printf@plt+0x12ac>
  404574:	add	x22, x20, #0x40
  404578:	ldr	x23, [x20, #96]
  40457c:	mov	x0, x22
  404580:	mov	x1, x23
  404584:	bl	403094 <printf@plt+0x1944>
  404588:	mov	x19, x0
  40458c:	cbnz	x0, 4045f8 <printf@plt+0x2ea8>
  404590:	mov	x0, #0x18                  	// #24
  404594:	bl	401410 <_Znam@plt>
  404598:	mov	x19, x0
  40459c:	mov	x1, #0x1                   	// #1
  4045a0:	str	x1, [x19], #8
  4045a4:	strh	w1, [x0, #8]
  4045a8:	mov	x1, x23
  4045ac:	str	xzr, [x19, #8]
  4045b0:	mov	x2, x19
  4045b4:	mov	x0, x22
  4045b8:	bl	402e94 <printf@plt+0x1744>
  4045bc:	bl	403a10 <printf@plt+0x22c0>
  4045c0:	mov	w1, #0x0                   	// #0
  4045c4:	add	x0, x20, #0x60
  4045c8:	bl	4029fc <printf@plt+0x12ac>
  4045cc:	mov	w0, #0x1                   	// #1
  4045d0:	strb	w0, [x19]
  4045d4:	ldr	x0, [x20, #96]
  4045d8:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4045dc:	strb	w21, [x19, #1]
  4045e0:	ldp	x21, x22, [sp, #32]
  4045e4:	ldr	x23, [sp, #48]
  4045e8:	str	x0, [x19, #8]
  4045ec:	ldp	x19, x20, [sp, #16]
  4045f0:	ldp	x29, x30, [sp], #64
  4045f4:	ret
  4045f8:	ldrb	w0, [x0]
  4045fc:	cbz	w0, 4045bc <printf@plt+0x2e6c>
  404600:	ldr	x0, [x19, #8]
  404604:	bl	4014e0 <free@plt>
  404608:	b	4045bc <printf@plt+0x2e6c>
  40460c:	stp	x29, x30, [sp, #-32]!
  404610:	mov	w0, #0x0                   	// #0
  404614:	mov	x29, sp
  404618:	str	x19, [sp, #16]
  40461c:	bl	403ff4 <printf@plt+0x28a4>
  404620:	cmp	w0, #0x119
  404624:	b.eq	40464c <printf@plt+0x2efc>  // b.none
  404628:	ldr	x19, [sp, #16]
  40462c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404630:	ldp	x29, x30, [sp], #32
  404634:	add	x3, x3, #0x1c8
  404638:	mov	x2, x3
  40463c:	mov	x1, x3
  404640:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404644:	add	x0, x0, #0xa33
  404648:	b	403bc4 <printf@plt+0x2474>
  40464c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404650:	add	x19, x19, #0xde0
  404654:	add	x0, x19, #0x60
  404658:	mov	w1, #0x0                   	// #0
  40465c:	bl	4029fc <printf@plt+0x12ac>
  404660:	add	x0, x19, #0x40
  404664:	mov	x2, #0x0                   	// #0
  404668:	ldr	x1, [x19, #96]
  40466c:	ldr	x19, [sp, #16]
  404670:	ldp	x29, x30, [sp], #32
  404674:	b	402e94 <printf@plt+0x1744>
  404678:	stp	x29, x30, [sp, #-48]!
  40467c:	mov	w0, #0x2                   	// #2
  404680:	mov	x29, sp
  404684:	str	x19, [sp, #16]
  404688:	bl	403ff4 <printf@plt+0x28a4>
  40468c:	sub	w0, w0, #0x119
  404690:	cmp	w0, #0x1
  404694:	b.ls	4046c0 <printf@plt+0x2f70>  // b.plast
  404698:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  40469c:	add	x3, x3, #0x1c8
  4046a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4046a4:	mov	x2, x3
  4046a8:	mov	x1, x3
  4046ac:	add	x0, x0, #0xa45
  4046b0:	bl	403bc4 <printf@plt+0x2474>
  4046b4:	ldr	x19, [sp, #16]
  4046b8:	ldp	x29, x30, [sp], #48
  4046bc:	ret
  4046c0:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4046c4:	add	x19, x19, #0xde0
  4046c8:	add	x0, x19, #0x60
  4046cc:	mov	w1, #0x0                   	// #0
  4046d0:	bl	4029fc <printf@plt+0x12ac>
  4046d4:	ldr	x0, [x19, #96]
  4046d8:	bl	405364 <printf@plt+0x3c14>
  4046dc:	cbnz	w0, 4046b4 <printf@plt+0x2f64>
  4046e0:	ldr	x1, [x19, #96]
  4046e4:	add	x0, sp, #0x20
  4046e8:	bl	40defc <printf@plt+0xc7ac>
  4046ec:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4046f0:	add	x3, x3, #0x1c8
  4046f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4046f8:	mov	x2, x3
  4046fc:	add	x1, sp, #0x20
  404700:	add	x0, x0, #0x616
  404704:	b	4046b0 <printf@plt+0x2f60>
  404708:	stp	x29, x30, [sp, #-32]!
  40470c:	mov	w0, #0x2                   	// #2
  404710:	mov	x29, sp
  404714:	str	x19, [sp, #16]
  404718:	bl	403ff4 <printf@plt+0x28a4>
  40471c:	sub	w0, w0, #0x119
  404720:	cmp	w0, #0x1
  404724:	b.ls	40474c <printf@plt+0x2ffc>  // b.plast
  404728:	ldr	x19, [sp, #16]
  40472c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404730:	ldp	x29, x30, [sp], #32
  404734:	add	x3, x3, #0x1c8
  404738:	mov	x2, x3
  40473c:	mov	x1, x3
  404740:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404744:	add	x0, x0, #0xa63
  404748:	b	403bc4 <printf@plt+0x2474>
  40474c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404750:	add	x19, x19, #0xde0
  404754:	add	x0, x19, #0x60
  404758:	mov	w1, #0x0                   	// #0
  40475c:	bl	4029fc <printf@plt+0x12ac>
  404760:	ldr	x0, [x19, #96]
  404764:	ldr	x19, [sp, #16]
  404768:	ldp	x29, x30, [sp], #32
  40476c:	b	405480 <printf@plt+0x3d30>
  404770:	stp	x29, x30, [sp, #-32]!
  404774:	mov	w0, #0x2                   	// #2
  404778:	mov	x29, sp
  40477c:	str	x19, [sp, #16]
  404780:	bl	403ff4 <printf@plt+0x28a4>
  404784:	sub	w0, w0, #0x119
  404788:	cmp	w0, #0x1
  40478c:	b.ls	4047b4 <printf@plt+0x3064>  // b.plast
  404790:	ldr	x19, [sp, #16]
  404794:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404798:	ldp	x29, x30, [sp], #32
  40479c:	add	x3, x3, #0x1c8
  4047a0:	mov	x2, x3
  4047a4:	mov	x1, x3
  4047a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4047ac:	add	x0, x0, #0xa81
  4047b0:	b	403bc4 <printf@plt+0x2474>
  4047b4:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4047b8:	add	x19, x19, #0xde0
  4047bc:	add	x0, x19, #0x60
  4047c0:	mov	w1, #0x0                   	// #0
  4047c4:	bl	4029fc <printf@plt+0x12ac>
  4047c8:	ldr	x0, [x19, #96]
  4047cc:	ldr	x19, [sp, #16]
  4047d0:	ldp	x29, x30, [sp], #32
  4047d4:	b	4054bc <printf@plt+0x3d6c>
  4047d8:	stp	x29, x30, [sp, #-32]!
  4047dc:	mov	w0, #0x2                   	// #2
  4047e0:	mov	x29, sp
  4047e4:	str	x19, [sp, #16]
  4047e8:	bl	403ff4 <printf@plt+0x28a4>
  4047ec:	sub	w0, w0, #0x119
  4047f0:	cmp	w0, #0x1
  4047f4:	b.ls	40481c <printf@plt+0x30cc>  // b.plast
  4047f8:	ldr	x19, [sp, #16]
  4047fc:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404800:	ldp	x29, x30, [sp], #32
  404804:	add	x3, x3, #0x1c8
  404808:	mov	x2, x3
  40480c:	mov	x1, x3
  404810:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404814:	add	x0, x0, #0xaa0
  404818:	b	403bc4 <printf@plt+0x2474>
  40481c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404820:	add	x19, x19, #0xde0
  404824:	add	x0, x19, #0x60
  404828:	mov	w1, #0x0                   	// #0
  40482c:	bl	4029fc <printf@plt+0x12ac>
  404830:	ldr	x0, [x19, #96]
  404834:	ldr	x19, [sp, #16]
  404838:	ldp	x29, x30, [sp], #32
  40483c:	b	4054f8 <printf@plt+0x3da8>
  404840:	stp	x29, x30, [sp, #-64]!
  404844:	mov	w0, #0x2                   	// #2
  404848:	mov	x29, sp
  40484c:	str	x19, [sp, #16]
  404850:	bl	403ff4 <printf@plt+0x28a4>
  404854:	sub	w0, w0, #0x119
  404858:	cmp	w0, #0x1
  40485c:	b.ls	404888 <printf@plt+0x3138>  // b.plast
  404860:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404864:	add	x3, x3, #0x1c8
  404868:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40486c:	mov	x2, x3
  404870:	mov	x1, x3
  404874:	add	x0, x0, #0xabf
  404878:	bl	403bc4 <printf@plt+0x2474>
  40487c:	ldr	x19, [sp, #16]
  404880:	ldp	x29, x30, [sp], #64
  404884:	ret
  404888:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  40488c:	add	x19, x19, #0xde0
  404890:	mov	w1, #0x0                   	// #0
  404894:	add	x0, x19, #0x60
  404898:	bl	4029fc <printf@plt+0x12ac>
  40489c:	ldr	x0, [x19, #96]
  4048a0:	add	x1, sp, #0x28
  4048a4:	mov	w2, #0xa                   	// #10
  4048a8:	bl	4014d0 <strtol@plt>
  4048ac:	cbnz	x0, 4048e4 <printf@plt+0x3194>
  4048b0:	ldr	x1, [sp, #40]
  4048b4:	ldr	x2, [x19, #96]
  4048b8:	cmp	x1, x2
  4048bc:	b.ne	4048e4 <printf@plt+0x3194>  // b.any
  4048c0:	add	x0, sp, #0x30
  4048c4:	bl	40defc <printf@plt+0xc7ac>
  4048c8:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4048cc:	add	x3, x3, #0x1c8
  4048d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4048d4:	mov	x2, x3
  4048d8:	add	x1, sp, #0x30
  4048dc:	add	x0, x0, #0xadd
  4048e0:	b	404878 <printf@plt+0x3128>
  4048e4:	bl	405344 <printf@plt+0x3bf4>
  4048e8:	b	40487c <printf@plt+0x312c>
  4048ec:	stp	x29, x30, [sp, #-48]!
  4048f0:	mov	w0, #0x0                   	// #0
  4048f4:	mov	x29, sp
  4048f8:	stp	x19, x20, [sp, #16]
  4048fc:	str	x21, [sp, #32]
  404900:	bl	403ff4 <printf@plt+0x28a4>
  404904:	cmp	w0, #0x119
  404908:	b.eq	404934 <printf@plt+0x31e4>  // b.none
  40490c:	ldp	x19, x20, [sp, #16]
  404910:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404914:	ldr	x21, [sp, #32]
  404918:	add	x3, x3, #0x1c8
  40491c:	ldp	x29, x30, [sp], #48
  404920:	mov	x2, x3
  404924:	mov	x1, x3
  404928:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40492c:	add	x0, x0, #0xb00
  404930:	b	403bc4 <printf@plt+0x2474>
  404934:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404938:	add	x19, x19, #0xde0
  40493c:	add	x20, x19, #0x60
  404940:	mov	w1, #0x0                   	// #0
  404944:	mov	x0, x20
  404948:	bl	4029fc <printf@plt+0x12ac>
  40494c:	ldr	x1, [x19, #96]
  404950:	add	x0, x19, #0x40
  404954:	bl	403094 <printf@plt+0x1944>
  404958:	cbz	x0, 40499c <printf@plt+0x324c>
  40495c:	ldrb	w1, [x0]
  404960:	cbz	w1, 40499c <printf@plt+0x324c>
  404964:	ldrb	w0, [x0, #1]
  404968:	cbnz	w0, 40499c <printf@plt+0x324c>
  40496c:	bl	403a10 <printf@plt+0x22c0>
  404970:	mov	w1, #0x0                   	// #0
  404974:	mov	x0, x20
  404978:	bl	4029fc <printf@plt+0x12ac>
  40497c:	mov	x0, #0x20                  	// #32
  404980:	ldr	x21, [x19, #96]
  404984:	bl	40f158 <_Znwm@@Base>
  404988:	ldr	x2, [x19, #80]
  40498c:	mov	x20, x0
  404990:	mov	x1, x21
  404994:	bl	403484 <printf@plt+0x1d34>
  404998:	b	4049ac <printf@plt+0x325c>
  40499c:	ldp	x19, x20, [sp, #16]
  4049a0:	ldr	x21, [sp, #32]
  4049a4:	ldp	x29, x30, [sp], #48
  4049a8:	b	403a10 <printf@plt+0x22c0>
  4049ac:	ldr	x21, [sp, #32]
  4049b0:	str	x20, [x19, #80]
  4049b4:	ldp	x19, x20, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #48
  4049bc:	ret
  4049c0:	mov	x1, #0x20                  	// #32
  4049c4:	mov	x19, x0
  4049c8:	mov	x0, x20
  4049cc:	bl	40f1b8 <_ZdlPvm@@Base>
  4049d0:	mov	x0, x19
  4049d4:	bl	4016f0 <_Unwind_Resume@plt>
  4049d8:	stp	x29, x30, [sp, #-48]!
  4049dc:	mov	x29, sp
  4049e0:	stp	x19, x20, [sp, #16]
  4049e4:	stp	x21, x22, [sp, #32]
  4049e8:	bl	4035e8 <printf@plt+0x1e98>
  4049ec:	cmp	w0, #0x20
  4049f0:	mov	w19, w0
  4049f4:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4049f8:	b.eq	4049e8 <printf@plt+0x3298>  // b.none
  4049fc:	cmn	w0, #0x1
  404a00:	b.ne	404a2c <printf@plt+0x32dc>  // b.any
  404a04:	ldp	x19, x20, [sp, #16]
  404a08:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404a0c:	ldp	x21, x22, [sp, #32]
  404a10:	add	x3, x3, #0x1c8
  404a14:	ldp	x29, x30, [sp], #48
  404a18:	mov	x2, x3
  404a1c:	mov	x1, x3
  404a20:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404a24:	add	x0, x0, #0xb0a
  404a28:	b	403bc4 <printf@plt+0x2474>
  404a2c:	bl	4035e8 <printf@plt+0x1e98>
  404a30:	mov	w20, w0
  404a34:	cmn	w0, #0x1
  404a38:	b.eq	404a04 <printf@plt+0x32b4>  // b.none
  404a3c:	cmp	w19, #0x6f
  404a40:	adrp	x22, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a44:	cset	w0, eq  // eq = none
  404a48:	cmp	w20, #0x66
  404a4c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404a50:	adrp	x21, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404a54:	b.eq	404a98 <printf@plt+0x3348>  // b.none
  404a58:	bl	403648 <printf@plt+0x1ef8>
  404a5c:	cmp	w0, #0x66
  404a60:	b.ne	404aa4 <printf@plt+0x3354>  // b.any
  404a64:	bl	4035e8 <printf@plt+0x1e98>
  404a68:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  404a6c:	add	x0, x0, #0xde0
  404a70:	ldrb	w1, [x22, #3508]
  404a74:	strb	wzr, [x22, #3508]
  404a78:	strb	w1, [x0, #112]
  404a7c:	ldrb	w1, [x21, #3524]
  404a80:	strb	wzr, [x21, #3524]
  404a84:	strb	w1, [x0, #113]
  404a88:	ldp	x19, x20, [sp, #16]
  404a8c:	ldp	x21, x22, [sp, #32]
  404a90:	ldp	x29, x30, [sp], #48
  404a94:	ret
  404a98:	cmp	w20, #0x6e
  404a9c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404aa0:	b.ne	404ab0 <printf@plt+0x3360>  // b.any
  404aa4:	strb	w19, [x22, #3508]
  404aa8:	strb	w20, [x21, #3524]
  404aac:	b	404a88 <printf@plt+0x3338>
  404ab0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ab4:	ldr	w0, [x0, #3504]
  404ab8:	cbnz	w0, 404aa4 <printf@plt+0x3354>
  404abc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  404ac0:	add	x0, x0, #0xde0
  404ac4:	ldrb	w1, [x0, #112]
  404ac8:	ldrb	w0, [x0, #113]
  404acc:	strb	w1, [x22, #3508]
  404ad0:	strb	w0, [x21, #3524]
  404ad4:	b	404a88 <printf@plt+0x3338>
  404ad8:	stp	x29, x30, [sp, #-48]!
  404adc:	mov	w0, #0x2                   	// #2
  404ae0:	mov	x29, sp
  404ae4:	stp	x19, x20, [sp, #16]
  404ae8:	bl	403ff4 <printf@plt+0x28a4>
  404aec:	sub	w0, w0, #0x119
  404af0:	cmp	w0, #0x1
  404af4:	b.ls	404b20 <printf@plt+0x33d0>  // b.plast
  404af8:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404afc:	add	x3, x3, #0x1c8
  404b00:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404b04:	mov	x2, x3
  404b08:	mov	x1, x3
  404b0c:	add	x0, x0, #0xb38
  404b10:	bl	403bc4 <printf@plt+0x2474>
  404b14:	ldp	x19, x20, [sp, #16]
  404b18:	ldp	x29, x30, [sp], #48
  404b1c:	ret
  404b20:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404b24:	add	x19, x19, #0xde0
  404b28:	add	x20, x19, #0x60
  404b2c:	mov	w1, #0x0                   	// #0
  404b30:	mov	x0, x20
  404b34:	bl	4029fc <printf@plt+0x12ac>
  404b38:	mov	x1, x20
  404b3c:	add	x0, sp, #0x20
  404b40:	bl	40fafc <_ZdlPvm@@Base+0x944>
  404b44:	mov	w0, #0x0                   	// #0
  404b48:	bl	403ff4 <printf@plt+0x28a4>
  404b4c:	sub	w0, w0, #0x119
  404b50:	cmp	w0, #0x1
  404b54:	b.ls	404b78 <printf@plt+0x3428>  // b.plast
  404b58:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404b5c:	add	x3, x3, #0x1c8
  404b60:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404b64:	mov	x2, x3
  404b68:	mov	x1, x3
  404b6c:	add	x0, x0, #0xb38
  404b70:	bl	403bc4 <printf@plt+0x2474>
  404b74:	b	404b9c <printf@plt+0x344c>
  404b78:	add	x0, x19, #0x60
  404b7c:	mov	w1, #0x0                   	// #0
  404b80:	bl	4029fc <printf@plt+0x12ac>
  404b84:	ldr	x0, [x19, #96]
  404b88:	ldr	x20, [sp, #32]
  404b8c:	bl	410354 <_ZdlPvm@@Base+0x119c>
  404b90:	mov	x1, x0
  404b94:	mov	x0, x20
  404b98:	bl	408b34 <printf@plt+0x73e4>
  404b9c:	add	x0, sp, #0x20
  404ba0:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  404ba4:	b	404b14 <printf@plt+0x33c4>
  404ba8:	mov	x19, x0
  404bac:	add	x0, sp, #0x20
  404bb0:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  404bb4:	mov	x0, x19
  404bb8:	bl	4016f0 <_Unwind_Resume@plt>
  404bbc:	stp	x29, x30, [sp, #-80]!
  404bc0:	mov	w0, #0x2                   	// #2
  404bc4:	mov	x29, sp
  404bc8:	stp	x19, x20, [sp, #16]
  404bcc:	bl	403ff4 <printf@plt+0x28a4>
  404bd0:	sub	w0, w0, #0x119
  404bd4:	cmp	w0, #0x1
  404bd8:	b.ls	404c04 <printf@plt+0x34b4>  // b.plast
  404bdc:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404be0:	add	x3, x3, #0x1c8
  404be4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404be8:	mov	x2, x3
  404bec:	mov	x1, x3
  404bf0:	add	x0, x0, #0xb45
  404bf4:	bl	403bc4 <printf@plt+0x2474>
  404bf8:	ldp	x19, x20, [sp, #16]
  404bfc:	ldp	x29, x30, [sp], #80
  404c00:	ret
  404c04:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  404c08:	add	x19, x19, #0xde0
  404c0c:	add	x20, x19, #0x60
  404c10:	mov	w1, #0x0                   	// #0
  404c14:	mov	x0, x20
  404c18:	bl	4029fc <printf@plt+0x12ac>
  404c1c:	mov	x1, x20
  404c20:	add	x0, sp, #0x30
  404c24:	bl	40fafc <_ZdlPvm@@Base+0x944>
  404c28:	mov	w0, #0x0                   	// #0
  404c2c:	bl	403ff4 <printf@plt+0x28a4>
  404c30:	sub	w0, w0, #0x119
  404c34:	cmp	w0, #0x1
  404c38:	b.ls	404c5c <printf@plt+0x350c>  // b.plast
  404c3c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404c40:	add	x3, x3, #0x1c8
  404c44:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404c48:	mov	x2, x3
  404c4c:	mov	x1, x3
  404c50:	add	x0, x0, #0xb45
  404c54:	bl	403bc4 <printf@plt+0x2474>
  404c58:	b	404cc0 <printf@plt+0x3570>
  404c5c:	add	x0, x19, #0x60
  404c60:	mov	w1, #0x0                   	// #0
  404c64:	bl	4029fc <printf@plt+0x12ac>
  404c68:	add	x0, x19, #0x60
  404c6c:	mov	w1, #0x0                   	// #0
  404c70:	bl	4029b4 <printf@plt+0x1264>
  404c74:	add	x2, sp, #0x2c
  404c78:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  404c7c:	add	x1, x1, #0x628
  404c80:	bl	4015e0 <__isoc99_sscanf@plt>
  404c84:	cmp	w0, #0x1
  404c88:	b.eq	404cb4 <printf@plt+0x3564>  // b.none
  404c8c:	ldr	x1, [x19, #96]
  404c90:	add	x0, sp, #0x40
  404c94:	bl	40defc <printf@plt+0xc7ac>
  404c98:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404c9c:	add	x3, x3, #0x1c8
  404ca0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  404ca4:	mov	x2, x3
  404ca8:	add	x1, sp, #0x40
  404cac:	add	x0, x0, #0xb4d
  404cb0:	b	404c54 <printf@plt+0x3504>
  404cb4:	ldr	w1, [sp, #44]
  404cb8:	ldr	x0, [sp, #48]
  404cbc:	bl	405298 <printf@plt+0x3b48>
  404cc0:	add	x0, sp, #0x30
  404cc4:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  404cc8:	b	404bf8 <printf@plt+0x34a8>
  404ccc:	mov	x19, x0
  404cd0:	add	x0, sp, #0x30
  404cd4:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  404cd8:	mov	x0, x19
  404cdc:	bl	4016f0 <_Unwind_Resume@plt>
  404ce0:	stp	x29, x30, [sp, #-48]!
  404ce4:	mov	x29, sp
  404ce8:	stp	x19, x20, [sp, #16]
  404cec:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  404cf0:	add	x20, x20, #0xe8c
  404cf4:	str	x21, [sp, #32]
  404cf8:	adrp	x21, 411000 <_ZdlPvm@@Base+0x1e48>
  404cfc:	add	x21, x21, #0x580
  404d00:	mov	w0, #0x1                   	// #1
  404d04:	bl	403ff4 <printf@plt+0x28a4>
  404d08:	mov	w19, w0
  404d0c:	sub	w0, w0, #0x119
  404d10:	cmp	w0, #0x22
  404d14:	b.hi	404dd0 <printf@plt+0x3680>  // b.pmore
  404d18:	ldrb	w0, [x21, w0, uxtw]
  404d1c:	adr	x1, 404d28 <printf@plt+0x35d8>
  404d20:	add	x0, x1, w0, sxtb #2
  404d24:	br	x0
  404d28:	bl	40460c <printf@plt+0x2ebc>
  404d2c:	b	404d00 <printf@plt+0x35b0>
  404d30:	mov	w0, #0x1                   	// #1
  404d34:	bl	40450c <printf@plt+0x2dbc>
  404d38:	b	404d00 <printf@plt+0x35b0>
  404d3c:	ldr	w0, [x20]
  404d40:	cbnz	w0, 404d54 <printf@plt+0x3604>
  404d44:	mov	w0, #0x0                   	// #0
  404d48:	b	404d34 <printf@plt+0x35e4>
  404d4c:	ldr	w0, [x20]
  404d50:	cbnz	w0, 404d44 <printf@plt+0x35f4>
  404d54:	bl	4044cc <printf@plt+0x2d7c>
  404d58:	b	404d00 <printf@plt+0x35b0>
  404d5c:	bl	404678 <printf@plt+0x2f28>
  404d60:	b	404d00 <printf@plt+0x35b0>
  404d64:	bl	404708 <printf@plt+0x2fb8>
  404d68:	b	404d00 <printf@plt+0x35b0>
  404d6c:	bl	404770 <printf@plt+0x3020>
  404d70:	b	404d00 <printf@plt+0x35b0>
  404d74:	bl	4047d8 <printf@plt+0x3088>
  404d78:	b	404d00 <printf@plt+0x35b0>
  404d7c:	bl	404840 <printf@plt+0x30f0>
  404d80:	b	404d00 <printf@plt+0x35b0>
  404d84:	bl	4043e0 <printf@plt+0x2c90>
  404d88:	b	404d00 <printf@plt+0x35b0>
  404d8c:	bl	4048ec <printf@plt+0x319c>
  404d90:	b	404d00 <printf@plt+0x35b0>
  404d94:	bl	4049d8 <printf@plt+0x3288>
  404d98:	b	404d00 <printf@plt+0x35b0>
  404d9c:	bl	404ad8 <printf@plt+0x3388>
  404da0:	b	404d00 <printf@plt+0x35b0>
  404da4:	bl	404bbc <printf@plt+0x346c>
  404da8:	b	404d00 <printf@plt+0x35b0>
  404dac:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  404db0:	add	x20, x20, #0xde0
  404db4:	mov	w1, #0x0                   	// #0
  404db8:	add	x0, x20, #0x60
  404dbc:	bl	4029fc <printf@plt+0x12ac>
  404dc0:	ldr	x0, [x20, #96]
  404dc4:	bl	410354 <_ZdlPvm@@Base+0x119c>
  404dc8:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x2260>
  404dcc:	str	x0, [x1, #1720]
  404dd0:	mov	w0, w19
  404dd4:	ldp	x19, x20, [sp, #16]
  404dd8:	ldr	x21, [sp, #32]
  404ddc:	ldp	x29, x30, [sp], #48
  404de0:	ret
  404de4:	stp	x29, x30, [sp, #-48]!
  404de8:	mov	x29, sp
  404dec:	add	x1, sp, #0x24
  404df0:	str	x19, [sp, #16]
  404df4:	mov	x19, x0
  404df8:	add	x0, sp, #0x28
  404dfc:	bl	403684 <printf@plt+0x1f34>
  404e00:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  404e04:	add	x3, x3, #0x1c8
  404e08:	cbnz	w0, 404e2c <printf@plt+0x36dc>
  404e0c:	mov	x2, x3
  404e10:	mov	x1, x3
  404e14:	mov	x0, x19
  404e18:	bl	40e2dc <printf@plt+0xcb8c>
  404e1c:	bl	403744 <printf@plt+0x1ff4>
  404e20:	ldr	x19, [sp, #16]
  404e24:	ldp	x29, x30, [sp], #48
  404e28:	ret
  404e2c:	ldr	w1, [sp, #36]
  404e30:	mov	x5, x3
  404e34:	ldr	x0, [sp, #40]
  404e38:	mov	x4, x3
  404e3c:	mov	x2, x19
  404e40:	bl	40e324 <printf@plt+0xcbd4>
  404e44:	b	404e1c <printf@plt+0x36cc>
  404e48:	stp	x29, x30, [sp, #-32]!
  404e4c:	mov	x29, sp
  404e50:	stp	x19, x20, [sp, #16]
  404e54:	mov	x20, x0
  404e58:	mov	w19, w1
  404e5c:	tbnz	w1, #31, 404e6c <printf@plt+0x371c>
  404e60:	ldr	w0, [x0, #8]
  404e64:	cmp	w0, w1
  404e68:	b.gt	404e7c <printf@plt+0x372c>
  404e6c:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  404e70:	mov	w0, #0x68                  	// #104
  404e74:	add	x1, x1, #0x498
  404e78:	bl	40dbb0 <printf@plt+0xc460>
  404e7c:	ldr	x0, [x20]
  404e80:	ldrb	w0, [x0, w19, sxtw]
  404e84:	ldp	x19, x20, [sp, #16]
  404e88:	ldp	x29, x30, [sp], #32
  404e8c:	ret
  404e90:	ret
  404e94:	ret
  404e98:	ret
  404e9c:	ret
  404ea0:	ldr	x0, [x0, #16]
  404ea4:	ldr	x2, [x0]
  404ea8:	ldr	x2, [x2, #112]
  404eac:	mov	x16, x2
  404eb0:	br	x16
  404eb4:	mov	w0, #0x0                   	// #0
  404eb8:	ret
  404ebc:	mov	w0, #0x1                   	// #1
  404ec0:	ret
  404ec4:	stp	x29, x30, [sp, #-32]!
  404ec8:	mov	x29, sp
  404ecc:	str	x19, [sp, #16]
  404ed0:	mov	x19, x0
  404ed4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404ed8:	add	x0, x0, #0x3f0
  404edc:	ldr	w1, [x19, #12]
  404ee0:	bl	401750 <printf@plt>
  404ee4:	ldr	w1, [x19, #12]
  404ee8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404eec:	add	x0, x0, #0x3fc
  404ef0:	bl	401750 <printf@plt>
  404ef4:	ldr	w1, [x19, #12]
  404ef8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404efc:	add	x0, x0, #0x408
  404f00:	bl	401750 <printf@plt>
  404f04:	mov	w0, #0x0                   	// #0
  404f08:	ldr	x19, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #32
  404f10:	ret
  404f14:	ldr	w1, [x0, #12]
  404f18:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404f1c:	add	x0, x0, #0x414
  404f20:	b	401750 <printf@plt>
  404f24:	ldr	w1, [x0, #12]
  404f28:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404f2c:	add	x0, x0, #0x420
  404f30:	b	401750 <printf@plt>
  404f34:	stp	x29, x30, [sp, #-32]!
  404f38:	mov	x29, sp
  404f3c:	stp	x19, x20, [sp, #16]
  404f40:	mov	x19, x0
  404f44:	ldr	x0, [x0, #16]
  404f48:	ldr	x2, [x0]
  404f4c:	ldr	x2, [x2, #24]
  404f50:	blr	x2
  404f54:	mov	w20, w0
  404f58:	ldr	x0, [x19, #16]
  404f5c:	ldr	w1, [x19, #12]
  404f60:	ldr	w2, [x0, #12]
  404f64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404f68:	add	x0, x0, #0x42c
  404f6c:	bl	401750 <printf@plt>
  404f70:	ldr	x0, [x19, #16]
  404f74:	ldr	w1, [x19, #12]
  404f78:	ldr	w2, [x0, #12]
  404f7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404f80:	add	x0, x0, #0x440
  404f84:	bl	401750 <printf@plt>
  404f88:	ldr	x0, [x19, #16]
  404f8c:	ldr	w1, [x19, #12]
  404f90:	ldr	w2, [x0, #12]
  404f94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404f98:	add	x0, x0, #0x453
  404f9c:	bl	401750 <printf@plt>
  404fa0:	mov	w0, w20
  404fa4:	ldp	x19, x20, [sp, #16]
  404fa8:	ldp	x29, x30, [sp], #32
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-32]!
  404fb4:	mov	x29, sp
  404fb8:	str	x19, [sp, #16]
  404fbc:	mov	x19, x0
  404fc0:	ldr	x0, [x0, #16]
  404fc4:	ldr	x1, [x0]
  404fc8:	ldr	x1, [x1, #32]
  404fcc:	blr	x1
  404fd0:	ldr	x0, [x19, #16]
  404fd4:	ldr	w1, [x19, #12]
  404fd8:	ldr	x19, [sp, #16]
  404fdc:	ldp	x29, x30, [sp], #32
  404fe0:	ldr	w2, [x0, #12]
  404fe4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  404fe8:	add	x0, x0, #0x466
  404fec:	b	401750 <printf@plt>
  404ff0:	stp	x29, x30, [sp, #-32]!
  404ff4:	mov	x29, sp
  404ff8:	str	x19, [sp, #16]
  404ffc:	mov	x19, x0
  405000:	ldr	x0, [x0, #16]
  405004:	ldr	x1, [x0]
  405008:	ldr	x1, [x1, #40]
  40500c:	blr	x1
  405010:	ldr	x0, [x19, #16]
  405014:	ldr	w1, [x19, #12]
  405018:	ldr	x19, [sp, #16]
  40501c:	ldp	x29, x30, [sp], #32
  405020:	ldr	w2, [x0, #12]
  405024:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405028:	add	x0, x0, #0x479
  40502c:	b	401750 <printf@plt>
  405030:	stp	x29, x30, [sp, #-32]!
  405034:	mov	x29, sp
  405038:	str	x19, [sp, #16]
  40503c:	mov	x19, x0
  405040:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405044:	add	x0, x0, #0x48d
  405048:	ldr	w1, [x19, #12]
  40504c:	bl	401750 <printf@plt>
  405050:	ldr	x0, [x19]
  405054:	ldr	x1, [x0, #48]
  405058:	mov	x0, x19
  40505c:	blr	x1
  405060:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  405064:	add	x0, x0, #0xa1c
  405068:	bl	401440 <puts@plt>
  40506c:	ldr	w1, [x19, #12]
  405070:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405074:	add	x0, x0, #0x49e
  405078:	bl	401750 <printf@plt>
  40507c:	ldr	w1, [x19, #12]
  405080:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405084:	add	x0, x0, #0x4b3
  405088:	bl	401750 <printf@plt>
  40508c:	ldr	w1, [x19, #12]
  405090:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405094:	add	x0, x0, #0x4ca
  405098:	bl	401750 <printf@plt>
  40509c:	ldr	w1, [x19, #12]
  4050a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4050a4:	add	x0, x0, #0x4e1
  4050a8:	bl	401750 <printf@plt>
  4050ac:	mov	w0, #0x0                   	// #0
  4050b0:	ldr	x19, [sp, #16]
  4050b4:	ldp	x29, x30, [sp], #32
  4050b8:	ret
  4050bc:	ldr	w0, [x0, #16]
  4050c0:	cbnz	w0, 4050d0 <printf@plt+0x3980>
  4050c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4050c8:	add	x0, x0, #0x4f4
  4050cc:	b	401750 <printf@plt>
  4050d0:	ret
  4050d4:	ldr	x0, [x0, #16]
  4050d8:	b	4014e0 <free@plt>
  4050dc:	stp	x29, x30, [sp, #-32]!
  4050e0:	mov	x29, sp
  4050e4:	str	x19, [sp, #16]
  4050e8:	mov	x19, x0
  4050ec:	bl	4050d4 <printf@plt+0x3984>
  4050f0:	mov	x0, x19
  4050f4:	mov	x1, #0x18                  	// #24
  4050f8:	ldr	x19, [sp, #16]
  4050fc:	ldp	x29, x30, [sp], #32
  405100:	b	40f1b8 <_ZdlPvm@@Base>
  405104:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405108:	ldr	x1, [x0, #3488]
  40510c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405110:	add	x0, x0, #0x4f7
  405114:	b	401420 <fputs@plt>
  405118:	mov	x1, x0
  40511c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405120:	ldr	x0, [x0, #3488]
  405124:	ldr	x2, [x1, #16]
  405128:	cbnz	x2, 405134 <printf@plt+0x39e4>
  40512c:	adrp	x2, 410000 <_ZdlPvm@@Base+0xe48>
  405130:	add	x2, x2, #0x8cd
  405134:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  405138:	add	x1, x1, #0xcf1
  40513c:	b	401470 <fprintf@plt>
  405140:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405144:	ldr	x1, [x0, #3488]
  405148:	mov	w0, #0x5e                  	// #94
  40514c:	b	4015d0 <fputc@plt>
  405150:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405154:	ldr	x1, [x0, #3488]
  405158:	mov	w0, #0x7e                  	// #126
  40515c:	b	4015d0 <fputc@plt>
  405160:	cmp	w1, #0x0
  405164:	b.le	4051a8 <printf@plt+0x3a58>
  405168:	stp	x29, x30, [sp, #-32]!
  40516c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  405170:	add	x3, x3, #0x1c8
  405174:	mov	x29, sp
  405178:	str	x19, [sp, #16]
  40517c:	mov	x19, x0
  405180:	mov	x2, x3
  405184:	mov	x1, x3
  405188:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40518c:	add	x0, x0, #0x4fd
  405190:	bl	40e2dc <printf@plt+0xcb8c>
  405194:	mov	w0, #0x1                   	// #1
  405198:	str	w0, [x19, #16]
  40519c:	ldr	x19, [sp, #16]
  4051a0:	ldp	x29, x30, [sp], #32
  4051a4:	ret
  4051a8:	ret
  4051ac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4051b0:	ldr	w0, [x0, #3500]
  4051b4:	cbnz	w0, 4051cc <printf@plt+0x3a7c>
  4051b8:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  4051bc:	ldr	w1, [x0, #448]
  4051c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4051c4:	add	x0, x0, #0x522
  4051c8:	b	401750 <printf@plt>
  4051cc:	cmp	w0, #0x1
  4051d0:	b.ne	4051e0 <printf@plt+0x3a90>  // b.any
  4051d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4051d8:	add	x0, x0, #0x52a
  4051dc:	b	401750 <printf@plt>
  4051e0:	ret
  4051e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4051e8:	ldr	w0, [x0, #3500]
  4051ec:	cbnz	w0, 405204 <printf@plt+0x3ab4>
  4051f0:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  4051f4:	ldr	w1, [x0, #452]
  4051f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4051fc:	add	x0, x0, #0x522
  405200:	b	401750 <printf@plt>
  405204:	cmp	w0, #0x1
  405208:	b.ne	405218 <printf@plt+0x3ac8>  // b.any
  40520c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405210:	add	x0, x0, #0x540
  405214:	b	401750 <printf@plt>
  405218:	ret
  40521c:	stp	x29, x30, [sp, #-32]!
  405220:	mov	x29, sp
  405224:	stp	x19, x20, [sp, #16]
  405228:	mov	x19, x0
  40522c:	ldr	x0, [x0, #16]
  405230:	cbz	x0, 40528c <printf@plt+0x3b3c>
  405234:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405238:	ldr	w1, [x1, #3500]
  40523c:	cbnz	w1, 405254 <printf@plt+0x3b04>
  405240:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405244:	ldr	x1, [x1, #3480]
  405248:	ldp	x19, x20, [sp, #16]
  40524c:	ldp	x29, x30, [sp], #32
  405250:	b	401420 <fputs@plt>
  405254:	cmp	w1, #0x1
  405258:	b.ne	40528c <printf@plt+0x3b3c>  // b.any
  40525c:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405260:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405264:	add	x0, x0, #0x55b
  405268:	ldr	x1, [x20, #3480]
  40526c:	bl	401420 <fputs@plt>
  405270:	ldr	x1, [x20, #3480]
  405274:	ldr	x0, [x19, #16]
  405278:	bl	401420 <fputs@plt>
  40527c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405280:	add	x0, x0, #0x552
  405284:	ldr	x1, [x20, #3480]
  405288:	b	405248 <printf@plt+0x3af8>
  40528c:	ldp	x19, x20, [sp, #16]
  405290:	ldp	x29, x30, [sp], #32
  405294:	ret
  405298:	stp	x29, x30, [sp, #-80]!
  40529c:	mov	x29, sp
  4052a0:	stp	x19, x20, [sp, #16]
  4052a4:	adrp	x19, 42e000 <_Znam@GLIBCXX_3.4>
  4052a8:	add	x19, x19, #0x1c0
  4052ac:	mov	x20, x0
  4052b0:	add	x19, x19, #0x8
  4052b4:	stp	x21, x22, [sp, #32]
  4052b8:	mov	w22, w1
  4052bc:	mov	x21, #0x0                   	// #0
  4052c0:	str	x23, [sp, #48]
  4052c4:	lsl	x0, x21, #4
  4052c8:	mov	w23, w21
  4052cc:	mov	x1, x20
  4052d0:	ldr	x0, [x0, x19]
  4052d4:	cbz	x0, 405304 <printf@plt+0x3bb4>
  4052d8:	add	x21, x21, #0x1
  4052dc:	bl	401660 <strcmp@plt>
  4052e0:	cbnz	w0, 4052c4 <printf@plt+0x3b74>
  4052e4:	add	x19, x19, w23, sxtw #4
  4052e8:	ldr	x0, [x19, #8]
  4052ec:	str	w22, [x0]
  4052f0:	ldp	x19, x20, [sp, #16]
  4052f4:	ldp	x21, x22, [sp, #32]
  4052f8:	ldr	x23, [sp, #48]
  4052fc:	ldp	x29, x30, [sp], #80
  405300:	ret
  405304:	add	x0, sp, #0x40
  405308:	bl	40defc <printf@plt+0xc7ac>
  40530c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  405310:	add	x3, x3, #0x1c8
  405314:	mov	x2, x3
  405318:	add	x1, sp, #0x40
  40531c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405320:	add	x0, x0, #0x563
  405324:	bl	40e2dc <printf@plt+0xcb8c>
  405328:	b	4052f0 <printf@plt+0x3ba0>
  40532c:	cmp	w0, #0x1
  405330:	b.le	405338 <printf@plt+0x3be8>
  405334:	sub	w0, w0, #0x2
  405338:	ret
  40533c:	and	w0, w0, #0xfffffffe
  405340:	ret
  405344:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  405348:	add	x1, x1, #0x1c0
  40534c:	tbz	w0, #31, 40535c <printf@plt+0x3c0c>
  405350:	neg	w0, w0
  405354:	str	w0, [x1, #632]
  405358:	ret
  40535c:	str	w0, [x1, #636]
  405360:	b	405358 <printf@plt+0x3c08>
  405364:	stp	x29, x30, [sp, #-48]!
  405368:	mov	w1, #0x2d                  	// #45
  40536c:	mov	w2, #0xa                   	// #10
  405370:	mov	x29, sp
  405374:	stp	x19, x20, [sp, #16]
  405378:	mov	x19, x0
  40537c:	ldrb	w0, [x0]
  405380:	cmp	w0, #0x2b
  405384:	ccmp	w0, w1, #0x4, ne  // ne = any
  405388:	add	x1, sp, #0x28
  40538c:	cinc	x20, x19, eq  // eq = none
  405390:	mov	x0, x20
  405394:	bl	4014d0 <strtol@plt>
  405398:	cmp	x0, #0x0
  40539c:	b.gt	4053b0 <printf@plt+0x3c60>
  4053a0:	mov	w0, #0x0                   	// #0
  4053a4:	ldp	x19, x20, [sp, #16]
  4053a8:	ldp	x29, x30, [sp], #48
  4053ac:	ret
  4053b0:	ldr	x1, [sp, #40]
  4053b4:	ldrb	w1, [x1]
  4053b8:	cbnz	w1, 4053a0 <printf@plt+0x3c50>
  4053bc:	mov	x1, #0x7fffffff            	// #2147483647
  4053c0:	cmp	x0, x1
  4053c4:	b.gt	4053a0 <printf@plt+0x3c50>
  4053c8:	cmp	x20, x19
  4053cc:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x1260>
  4053d0:	b.ls	40540c <printf@plt+0x3cbc>  // b.plast
  4053d4:	ldr	w1, [x2, #3672]
  4053d8:	cbnz	w1, 4053e4 <printf@plt+0x3c94>
  4053dc:	mov	w1, #0xa                   	// #10
  4053e0:	str	w1, [x2, #3672]
  4053e4:	ldr	w1, [x2, #3672]
  4053e8:	ldrb	w4, [x19]
  4053ec:	sxtw	x3, w1
  4053f0:	cmp	w4, #0x2b
  4053f4:	b.ne	405418 <printf@plt+0x3cc8>  // b.any
  4053f8:	mov	x4, #0x7fffffff            	// #2147483647
  4053fc:	sub	x4, x4, x0
  405400:	cmp	x4, x3
  405404:	b.lt	4053a0 <printf@plt+0x3c50>  // b.tstop
  405408:	add	w0, w1, w0
  40540c:	str	w0, [x2, #3672]
  405410:	mov	w0, #0x1                   	// #1
  405414:	b	4053a4 <printf@plt+0x3c54>
  405418:	sub	x3, x3, x0
  40541c:	cmp	x3, #0x0
  405420:	b.le	4053a0 <printf@plt+0x3c50>
  405424:	sub	w0, w1, w0
  405428:	b	40540c <printf@plt+0x3cbc>
  40542c:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  405430:	str	w0, [x1, #1088]
  405434:	ret
  405438:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  40543c:	ldr	x0, [x0, #3680]
  405440:	cbnz	x0, 40544c <printf@plt+0x3cfc>
  405444:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405448:	add	x0, x0, #0xbdd
  40544c:	ret
  405450:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  405454:	ldr	x0, [x0, #3688]
  405458:	cbnz	x0, 405464 <printf@plt+0x3d14>
  40545c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  405460:	add	x0, x0, #0xf12
  405464:	ret
  405468:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  40546c:	ldr	x0, [x0, #3696]
  405470:	cbnz	x0, 40547c <printf@plt+0x3d2c>
  405474:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  405478:	add	x0, x0, #0xe75
  40547c:	ret
  405480:	stp	x29, x30, [sp, #-32]!
  405484:	mov	x29, sp
  405488:	stp	x19, x20, [sp, #16]
  40548c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  405490:	add	x19, x19, #0xe58
  405494:	mov	x20, x0
  405498:	ldr	x0, [x19, #8]
  40549c:	cbz	x0, 4054a4 <printf@plt+0x3d54>
  4054a0:	bl	401620 <_ZdaPv@plt>
  4054a4:	mov	x0, x20
  4054a8:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4054ac:	str	x0, [x19, #8]
  4054b0:	ldp	x19, x20, [sp, #16]
  4054b4:	ldp	x29, x30, [sp], #32
  4054b8:	ret
  4054bc:	stp	x29, x30, [sp, #-32]!
  4054c0:	mov	x29, sp
  4054c4:	stp	x19, x20, [sp, #16]
  4054c8:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  4054cc:	add	x19, x19, #0xe58
  4054d0:	mov	x20, x0
  4054d4:	ldr	x0, [x19, #16]
  4054d8:	cbz	x0, 4054e0 <printf@plt+0x3d90>
  4054dc:	bl	401620 <_ZdaPv@plt>
  4054e0:	mov	x0, x20
  4054e4:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4054e8:	str	x0, [x19, #16]
  4054ec:	ldp	x19, x20, [sp, #16]
  4054f0:	ldp	x29, x30, [sp], #32
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-32]!
  4054fc:	mov	x29, sp
  405500:	stp	x19, x20, [sp, #16]
  405504:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x1260>
  405508:	add	x19, x19, #0xe58
  40550c:	mov	x20, x0
  405510:	ldr	x0, [x19, #24]
  405514:	cbz	x0, 40551c <printf@plt+0x3dcc>
  405518:	bl	401620 <_ZdaPv@plt>
  40551c:	mov	x0, x20
  405520:	bl	410354 <_ZdlPvm@@Base+0x119c>
  405524:	str	x0, [x19, #24]
  405528:	ldp	x19, x20, [sp, #16]
  40552c:	ldp	x29, x30, [sp], #32
  405530:	ret
  405534:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405538:	ldr	w0, [x0, #3500]
  40553c:	cbnz	w0, 405570 <printf@plt+0x3e20>
  405540:	stp	x29, x30, [sp, #-16]!
  405544:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405548:	add	x0, x0, #0x57f
  40554c:	mov	x29, sp
  405550:	bl	401440 <puts@plt>
  405554:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405558:	add	x0, x0, #0x58c
  40555c:	bl	401440 <puts@plt>
  405560:	ldp	x29, x30, [sp], #16
  405564:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405568:	add	x0, x0, #0x592
  40556c:	b	401440 <puts@plt>
  405570:	ret
  405574:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405578:	ldr	w0, [x0, #3500]
  40557c:	cbnz	w0, 40558c <printf@plt+0x3e3c>
  405580:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405584:	add	x0, x0, #0x599
  405588:	b	401440 <puts@plt>
  40558c:	cmp	w0, #0x1
  405590:	b.ne	4055a8 <printf@plt+0x3e58>  // b.any
  405594:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405598:	ldr	w0, [x0, #3532]
  40559c:	cbnz	w0, 4055a8 <printf@plt+0x3e58>
  4055a0:	mov	w0, #0xa                   	// #10
  4055a4:	b	401550 <putchar@plt>
  4055a8:	ret
  4055ac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4055b0:	ldr	w0, [x0, #3500]
  4055b4:	cbnz	w0, 4055c4 <printf@plt+0x3e74>
  4055b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4055bc:	add	x0, x0, #0x59f
  4055c0:	b	401440 <puts@plt>
  4055c4:	ret
  4055c8:	stp	x29, x30, [sp, #-32]!
  4055cc:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4055d0:	mov	x29, sp
  4055d4:	ldr	w1, [x1, #3500]
  4055d8:	str	x19, [sp, #16]
  4055dc:	mov	x19, x0
  4055e0:	cbnz	w1, 405614 <printf@plt+0x3ec4>
  4055e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4055e8:	add	x0, x0, #0x5a9
  4055ec:	bl	401440 <puts@plt>
  4055f0:	mov	x1, x19
  4055f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4055f8:	add	x0, x0, #0x5ad
  4055fc:	bl	401750 <printf@plt>
  405600:	ldr	x19, [sp, #16]
  405604:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405608:	ldp	x29, x30, [sp], #32
  40560c:	add	x0, x0, #0x5b9
  405610:	b	401440 <puts@plt>
  405614:	cmp	w1, #0x1
  405618:	b.ne	40564c <printf@plt+0x3efc>  // b.any
  40561c:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405620:	ldr	x1, [x1, #3480]
  405624:	bl	401420 <fputs@plt>
  405628:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40562c:	ldr	w0, [x0, #3532]
  405630:	cbz	w0, 40564c <printf@plt+0x3efc>
  405634:	ldrb	w0, [x19]
  405638:	cbz	w0, 40564c <printf@plt+0x3efc>
  40563c:	ldr	x19, [sp, #16]
  405640:	mov	w0, #0xa                   	// #10
  405644:	ldp	x29, x30, [sp], #32
  405648:	b	401550 <putchar@plt>
  40564c:	ldr	x19, [sp, #16]
  405650:	ldp	x29, x30, [sp], #32
  405654:	ret
  405658:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  40565c:	str	w0, [x1, #1092]
  405660:	ret
  405664:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  405668:	add	x0, x0, #0x1c0
  40566c:	ldr	w1, [x0, #644]
  405670:	tbz	w1, #31, 405678 <printf@plt+0x3f28>
  405674:	str	wzr, [x0, #644]
  405678:	ldr	w1, [x0, #640]
  40567c:	ldr	w2, [x0, #644]
  405680:	tbnz	w1, #31, 405690 <printf@plt+0x3f40>
  405684:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405688:	add	x0, x0, #0x5bd
  40568c:	b	401750 <printf@plt>
  405690:	mov	w1, w2
  405694:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405698:	add	x0, x0, #0x5d0
  40569c:	b	401750 <printf@plt>
  4056a0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  4056a4:	add	x1, x1, #0xbe0
  4056a8:	str	x1, [x0]
  4056ac:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  4056b0:	add	x1, x1, #0xe58
  4056b4:	str	wzr, [x0, #8]
  4056b8:	ldr	w2, [x1, #32]
  4056bc:	str	w2, [x0, #12]
  4056c0:	add	w3, w2, #0x1
  4056c4:	str	w3, [x1, #32]
  4056c8:	ret
  4056cc:	ret
  4056d0:	mov	x1, #0x10                  	// #16
  4056d4:	b	40f1b8 <_ZdlPvm@@Base>
  4056d8:	stp	x29, x30, [sp, #-32]!
  4056dc:	mov	x29, sp
  4056e0:	stp	x19, x20, [sp, #16]
  4056e4:	adrp	x19, 42e000 <_Znam@GLIBCXX_3.4>
  4056e8:	add	x19, x19, #0x1c0
  4056ec:	mov	x20, x0
  4056f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4056f4:	add	x0, x0, #0x5ed
  4056f8:	bl	401440 <puts@plt>
  4056fc:	ldr	w1, [x19, #636]
  405700:	cmp	w1, #0x0
  405704:	b.ge	405750 <printf@plt+0x4000>  // b.tcont
  405708:	ldr	w0, [x19, #632]
  40570c:	tbz	w0, #31, 405760 <printf@plt+0x4010>
  405710:	ldr	w4, [x19, #648]
  405714:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405718:	ldr	w3, [x20, #12]
  40571c:	add	x0, x0, #0x63a
  405720:	mov	w2, w4
  405724:	mov	w1, w3
  405728:	bl	401750 <printf@plt>
  40572c:	ldr	w4, [x19, #652]
  405730:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405734:	ldr	w3, [x20, #12]
  405738:	add	x0, x0, #0x675
  40573c:	ldp	x19, x20, [sp, #16]
  405740:	mov	w2, w4
  405744:	ldp	x29, x30, [sp], #32
  405748:	mov	w1, w3
  40574c:	b	401750 <printf@plt>
  405750:	b.eq	405760 <printf@plt+0x4010>  // b.none
  405754:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405758:	add	x0, x0, #0x5ff
  40575c:	bl	401750 <printf@plt>
  405760:	ldr	w1, [x19, #632]
  405764:	cmp	w1, #0x0
  405768:	b.le	405778 <printf@plt+0x4028>
  40576c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405770:	add	x0, x0, #0x61d
  405774:	bl	401750 <printf@plt>
  405778:	mov	w0, #0xffffffff            	// #-1
  40577c:	str	w0, [x19, #632]
  405780:	str	w0, [x19, #636]
  405784:	ldp	x19, x20, [sp, #16]
  405788:	ldp	x29, x30, [sp], #32
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-64]!
  405794:	mov	x29, sp
  405798:	stp	x19, x20, [sp, #16]
  40579c:	mov	x19, x0
  4057a0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4057a4:	stp	x21, x22, [sp, #32]
  4057a8:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  4057ac:	ldr	w0, [x0, #3500]
  4057b0:	add	x21, x20, #0xe58
  4057b4:	cbnz	w0, 4059c0 <printf@plt+0x4270>
  4057b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4057bc:	add	x0, x0, #0x6ad
  4057c0:	bl	401440 <puts@plt>
  4057c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4057c8:	add	x0, x0, #0x6bf
  4057cc:	bl	401440 <puts@plt>
  4057d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4057d4:	add	x0, x0, #0x6c3
  4057d8:	bl	401440 <puts@plt>
  4057dc:	bl	405438 <printf@plt+0x3ce8>
  4057e0:	mov	x1, x0
  4057e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4057e8:	add	x0, x0, #0x6d6
  4057ec:	bl	401750 <printf@plt>
  4057f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4057f4:	add	x0, x0, #0x6de
  4057f8:	bl	401440 <puts@plt>
  4057fc:	ldr	w2, [x20, #3672]
  405800:	cmp	w2, #0x0
  405804:	b.le	405840 <printf@plt+0x40f0>
  405808:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  40580c:	add	x1, x1, #0x628
  405810:	add	x0, sp, #0x30
  405814:	bl	401530 <sprintf@plt>
  405818:	add	x0, sp, #0x30
  40581c:	bl	410354 <_ZdlPvm@@Base+0x119c>
  405820:	mov	x22, x0
  405824:	mov	x0, #0x20                  	// #32
  405828:	bl	40f158 <_Znwm@@Base>
  40582c:	mov	x2, x19
  405830:	mov	x20, x0
  405834:	mov	x1, x22
  405838:	bl	40b24c <printf@plt+0x9afc>
  40583c:	mov	x19, x20
  405840:	bl	405450 <printf@plt+0x3d00>
  405844:	str	x0, [x21, #40]
  405848:	ldr	x0, [x19]
  40584c:	mov	w1, #0x0                   	// #0
  405850:	ldr	x2, [x0, #112]
  405854:	mov	x0, x19
  405858:	blr	x2
  40585c:	ldr	x0, [x19]
  405860:	mov	w1, #0x3                   	// #3
  405864:	ldr	x2, [x0, #24]
  405868:	mov	x0, x19
  40586c:	blr	x2
  405870:	mov	w20, w0
  405874:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405878:	add	x0, x0, #0x6f1
  40587c:	bl	401440 <puts@plt>
  405880:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405884:	add	x0, x0, #0x701
  405888:	bl	401440 <puts@plt>
  40588c:	mov	w1, w20
  405890:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405894:	add	x0, x0, #0x710
  405898:	bl	401750 <printf@plt>
  40589c:	cmp	w20, #0x1
  4058a0:	b.ne	405990 <printf@plt+0x4240>  // b.any
  4058a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058a8:	add	x0, x0, #0x71b
  4058ac:	bl	401440 <puts@plt>
  4058b0:	ldr	w1, [x19, #12]
  4058b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058b8:	add	x0, x0, #0x730
  4058bc:	bl	401750 <printf@plt>
  4058c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058c4:	add	x0, x0, #0x78e
  4058c8:	bl	401440 <puts@plt>
  4058cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058d0:	add	x0, x0, #0x840
  4058d4:	bl	401750 <printf@plt>
  4058d8:	bl	405438 <printf@plt+0x3ce8>
  4058dc:	mov	x1, x0
  4058e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058e4:	add	x0, x0, #0x856
  4058e8:	bl	401750 <printf@plt>
  4058ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4058f0:	add	x0, x0, #0x85d
  4058f4:	bl	401750 <printf@plt>
  4058f8:	bl	405450 <printf@plt+0x3d00>
  4058fc:	str	x0, [x21, #40]
  405900:	ldr	x0, [x19]
  405904:	ldr	x1, [x0, #48]
  405908:	mov	x0, x19
  40590c:	blr	x1
  405910:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405914:	add	x0, x0, #0x86e
  405918:	bl	401440 <puts@plt>
  40591c:	cmp	w20, #0x2
  405920:	b.ne	405934 <printf@plt+0x41e4>  // b.any
  405924:	ldr	w1, [x19, #12]
  405928:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40592c:	add	x0, x0, #0x87a
  405930:	bl	401750 <printf@plt>
  405934:	mov	x0, x19
  405938:	bl	4056d8 <printf@plt+0x3f88>
  40593c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405940:	ldr	w0, [x0, #3516]
  405944:	cbnz	w0, 40596c <printf@plt+0x421c>
  405948:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40594c:	add	x0, x0, #0x1c0
  405950:	ldr	w3, [x19, #12]
  405954:	ldr	w2, [x0, #648]
  405958:	mov	w1, w3
  40595c:	ldr	w4, [x0, #652]
  405960:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405964:	add	x0, x0, #0x8c3
  405968:	bl	401750 <printf@plt>
  40596c:	ldr	x0, [x19]
  405970:	ldr	x1, [x0, #16]
  405974:	mov	x0, x19
  405978:	blr	x1
  40597c:	str	wzr, [x21, #32]
  405980:	ldp	x19, x20, [sp, #16]
  405984:	ldp	x21, x22, [sp, #32]
  405988:	ldp	x29, x30, [sp], #64
  40598c:	ret
  405990:	cmp	w20, #0x2
  405994:	b.ne	4059a8 <printf@plt+0x4258>  // b.any
  405998:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40599c:	add	x0, x0, #0x747
  4059a0:	bl	401440 <puts@plt>
  4059a4:	b	4058c0 <printf@plt+0x4170>
  4059a8:	cbz	w20, 4058c0 <printf@plt+0x4170>
  4059ac:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  4059b0:	mov	w0, #0x13e                 	// #318
  4059b4:	add	x1, x1, #0x776
  4059b8:	bl	40dbb0 <printf@plt+0xc460>
  4059bc:	b	4058c0 <printf@plt+0x4170>
  4059c0:	cmp	w0, #0x1
  4059c4:	b.ne	40596c <printf@plt+0x421c>  // b.any
  4059c8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4059cc:	ldr	w0, [x0, #3532]
  4059d0:	cbz	w0, 4059e0 <printf@plt+0x4290>
  4059d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4059d8:	add	x0, x0, #0x8ec
  4059dc:	bl	401750 <printf@plt>
  4059e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4059e4:	add	x0, x0, #0x8f5
  4059e8:	bl	401750 <printf@plt>
  4059ec:	ldr	x0, [x19]
  4059f0:	ldr	x1, [x0, #48]
  4059f4:	mov	x0, x19
  4059f8:	blr	x1
  4059fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405a00:	add	x0, x0, #0x8fc
  405a04:	bl	401750 <printf@plt>
  405a08:	b	40596c <printf@plt+0x421c>
  405a0c:	mov	x1, #0x20                  	// #32
  405a10:	mov	x19, x0
  405a14:	mov	x0, x20
  405a18:	bl	40f1b8 <_ZdlPvm@@Base>
  405a1c:	mov	x0, x19
  405a20:	bl	4016f0 <_Unwind_Resume@plt>
  405a24:	stp	x29, x30, [sp, #-32]!
  405a28:	mov	x29, sp
  405a2c:	stp	x19, x20, [sp, #16]
  405a30:	mov	x19, x0
  405a34:	mov	x20, x1
  405a38:	mov	x0, #0x50                  	// #80
  405a3c:	bl	401410 <_Znam@plt>
  405a40:	mov	x2, #0x0                   	// #0
  405a44:	str	x0, [x19, #8]
  405a48:	str	xzr, [x0, x2, lsl #3]
  405a4c:	add	x2, x2, #0x1
  405a50:	cmp	x2, #0xa
  405a54:	b.ne	405a48 <printf@plt+0x42f8>  // b.any
  405a58:	mov	w1, #0x1                   	// #1
  405a5c:	str	x20, [x0]
  405a60:	str	w2, [x19]
  405a64:	str	w1, [x19, #16]
  405a68:	ldp	x19, x20, [sp, #16]
  405a6c:	ldp	x29, x30, [sp], #32
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-48]!
  405a78:	mov	x29, sp
  405a7c:	ldr	w2, [x0]
  405a80:	stp	x19, x20, [sp, #16]
  405a84:	mov	x19, x0
  405a88:	ldr	w0, [x0, #16]
  405a8c:	str	x21, [sp, #32]
  405a90:	mov	x20, x1
  405a94:	cmp	w0, w2
  405a98:	b.lt	405adc <printf@plt+0x438c>  // b.tstop
  405a9c:	lsl	w2, w2, #1
  405aa0:	str	w2, [x19]
  405aa4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  405aa8:	sxtw	x0, w2
  405aac:	cmp	x1, w2, sxtw
  405ab0:	ldr	x21, [x19, #8]
  405ab4:	b.cc	405b00 <printf@plt+0x43b0>  // b.lo, b.ul, b.last
  405ab8:	lsl	x0, x0, #3
  405abc:	bl	401410 <_Znam@plt>
  405ac0:	ldrsw	x2, [x19, #16]
  405ac4:	mov	x1, x21
  405ac8:	str	x0, [x19, #8]
  405acc:	lsl	x2, x2, #3
  405ad0:	bl	401430 <memcpy@plt>
  405ad4:	mov	x0, x21
  405ad8:	bl	401620 <_ZdaPv@plt>
  405adc:	ldr	w0, [x19, #16]
  405ae0:	ldr	x1, [x19, #8]
  405ae4:	add	w2, w0, #0x1
  405ae8:	ldr	x21, [sp, #32]
  405aec:	str	w2, [x19, #16]
  405af0:	str	x20, [x1, w0, sxtw #3]
  405af4:	ldp	x19, x20, [sp, #16]
  405af8:	ldp	x29, x30, [sp], #48
  405afc:	ret
  405b00:	bl	401650 <__cxa_throw_bad_array_new_length@plt>
  405b04:	stp	x29, x30, [sp, #-32]!
  405b08:	mov	x29, sp
  405b0c:	stp	x19, x20, [sp, #16]
  405b10:	mov	x20, x0
  405b14:	mov	x19, #0x0                   	// #0
  405b18:	ldr	w1, [x20, #16]
  405b1c:	ldr	x0, [x20, #8]
  405b20:	cmp	w1, w19
  405b24:	b.le	405b44 <printf@plt+0x43f4>
  405b28:	ldr	x0, [x0, x19, lsl #3]
  405b2c:	cbz	x0, 405b3c <printf@plt+0x43ec>
  405b30:	ldr	x1, [x0]
  405b34:	ldr	x1, [x1, #16]
  405b38:	blr	x1
  405b3c:	add	x19, x19, #0x1
  405b40:	b	405b18 <printf@plt+0x43c8>
  405b44:	cbz	x0, 405b54 <printf@plt+0x4404>
  405b48:	ldp	x19, x20, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #32
  405b50:	b	401620 <_ZdaPv@plt>
  405b54:	ldp	x19, x20, [sp, #16]
  405b58:	ldp	x29, x30, [sp], #32
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-48]!
  405b64:	mov	x29, sp
  405b68:	stp	x19, x20, [sp, #16]
  405b6c:	mov	x20, x0
  405b70:	mov	x19, #0x0                   	// #0
  405b74:	str	x21, [sp, #32]
  405b78:	mov	w21, w1
  405b7c:	ldr	w0, [x20, #16]
  405b80:	cmp	w0, w19
  405b84:	b.le	405ba8 <printf@plt+0x4458>
  405b88:	ldr	x0, [x20, #8]
  405b8c:	ldr	x0, [x0, x19, lsl #3]
  405b90:	add	x19, x19, #0x1
  405b94:	ldr	x1, [x0]
  405b98:	ldr	x2, [x1, #112]
  405b9c:	mov	w1, w21
  405ba0:	blr	x2
  405ba4:	b	405b7c <printf@plt+0x442c>
  405ba8:	ldp	x19, x20, [sp, #16]
  405bac:	ldr	x21, [sp, #32]
  405bb0:	ldp	x29, x30, [sp], #48
  405bb4:	ret
  405bb8:	mov	x4, x0
  405bbc:	mov	x5, x1
  405bc0:	stp	x29, x30, [sp, #-16]!
  405bc4:	mov	x29, sp
  405bc8:	bl	4056a0 <printf@plt+0x3f50>
  405bcc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405bd0:	add	x0, x0, #0xc68
  405bd4:	ldp	x29, x30, [sp], #16
  405bd8:	str	x0, [x4]
  405bdc:	ldr	w0, [x5, #8]
  405be0:	str	w0, [x4, #8]
  405be4:	str	x5, [x4, #16]
  405be8:	ret
  405bec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  405bf0:	add	x1, x1, #0xc68
  405bf4:	str	x1, [x0]
  405bf8:	ldr	x0, [x0, #16]
  405bfc:	cbz	x0, 405c10 <printf@plt+0x44c0>
  405c00:	ldr	x1, [x0]
  405c04:	ldr	x1, [x1, #16]
  405c08:	mov	x16, x1
  405c0c:	br	x16
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	mov	x29, sp
  405c1c:	str	x19, [sp, #16]
  405c20:	mov	x19, x0
  405c24:	bl	405bec <printf@plt+0x449c>
  405c28:	mov	x0, x19
  405c2c:	mov	x1, #0x18                  	// #24
  405c30:	ldr	x19, [sp, #16]
  405c34:	ldp	x29, x30, [sp], #32
  405c38:	b	40f1b8 <_ZdlPvm@@Base>
  405c3c:	mov	x4, x0
  405c40:	mov	x5, x1
  405c44:	stp	x29, x30, [sp, #-16]!
  405c48:	mov	x29, sp
  405c4c:	bl	4056a0 <printf@plt+0x3f50>
  405c50:	ldp	x29, x30, [sp], #16
  405c54:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405c58:	add	x0, x0, #0xd78
  405c5c:	str	x0, [x4]
  405c60:	str	x5, [x4, #16]
  405c64:	ret
  405c68:	mov	x4, x0
  405c6c:	stp	x29, x30, [sp, #-16]!
  405c70:	mov	x29, sp
  405c74:	bl	4056a0 <printf@plt+0x3f50>
  405c78:	ldp	x29, x30, [sp], #16
  405c7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405c80:	add	x0, x0, #0xe00
  405c84:	str	x0, [x4]
  405c88:	str	wzr, [x4, #16]
  405c8c:	ret
  405c90:	mov	x4, x0
  405c94:	stp	x29, x30, [sp, #-16]!
  405c98:	mov	x29, sp
  405c9c:	bl	4056a0 <printf@plt+0x3f50>
  405ca0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405ca4:	add	x0, x0, #0xe88
  405ca8:	ldp	x29, x30, [sp], #16
  405cac:	str	x0, [x4]
  405cb0:	mov	w0, #0x8                   	// #8
  405cb4:	str	w0, [x4, #8]
  405cb8:	ret
  405cbc:	mov	x4, x0
  405cc0:	stp	x29, x30, [sp, #-16]!
  405cc4:	mov	x29, sp
  405cc8:	bl	4056a0 <printf@plt+0x3f50>
  405ccc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405cd0:	add	x0, x0, #0xf10
  405cd4:	ldp	x29, x30, [sp], #16
  405cd8:	str	x0, [x4]
  405cdc:	mov	w0, #0x8                   	// #8
  405ce0:	str	w0, [x4, #8]
  405ce4:	ret
  405ce8:	stp	x29, x30, [sp, #-48]!
  405cec:	mov	x29, sp
  405cf0:	stp	x19, x20, [sp, #16]
  405cf4:	mov	x19, x0
  405cf8:	mov	x20, #0x0                   	// #0
  405cfc:	ldr	x0, [x0, #8]
  405d00:	stp	x21, x22, [sp, #32]
  405d04:	mov	x21, x1
  405d08:	adrp	x22, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d0c:	ldr	x0, [x0]
  405d10:	ldr	x1, [x0]
  405d14:	ldr	x1, [x1]
  405d18:	blr	x1
  405d1c:	ldr	w0, [x19, #16]
  405d20:	add	x20, x20, #0x1
  405d24:	cmp	w0, w20
  405d28:	b.le	405d50 <printf@plt+0x4600>
  405d2c:	ldr	x1, [x22, #3488]
  405d30:	mov	x0, x21
  405d34:	bl	401420 <fputs@plt>
  405d38:	ldr	x0, [x19, #8]
  405d3c:	ldr	x0, [x0, x20, lsl #3]
  405d40:	ldr	x1, [x0]
  405d44:	ldr	x1, [x1]
  405d48:	blr	x1
  405d4c:	b	405d1c <printf@plt+0x45cc>
  405d50:	ldp	x19, x20, [sp, #16]
  405d54:	ldp	x21, x22, [sp, #32]
  405d58:	ldp	x29, x30, [sp], #48
  405d5c:	ret
  405d60:	ret
  405d64:	ret
  405d68:	ret
  405d6c:	mov	x1, #0x18                  	// #24
  405d70:	b	40f1b8 <_ZdlPvm@@Base>
  405d74:	mov	x1, #0x10                  	// #16
  405d78:	b	40f1b8 <_ZdlPvm@@Base>
  405d7c:	mov	x1, #0x10                  	// #16
  405d80:	b	40f1b8 <_ZdlPvm@@Base>
  405d84:	stp	x29, x30, [sp, #-32]!
  405d88:	mov	x29, sp
  405d8c:	stp	x19, x20, [sp, #16]
  405d90:	mov	x20, x0
  405d94:	add	w19, w1, #0x1
  405d98:	ldr	x0, [x0, #32]
  405d9c:	cbz	x0, 405db0 <printf@plt+0x4660>
  405da0:	ldr	x1, [x0]
  405da4:	ldr	x2, [x1, #112]
  405da8:	mov	w1, w19
  405dac:	blr	x2
  405db0:	ldr	x0, [x20, #24]
  405db4:	cbz	x0, 405dc8 <printf@plt+0x4678>
  405db8:	ldr	x1, [x0]
  405dbc:	ldr	x2, [x1, #112]
  405dc0:	mov	w1, w19
  405dc4:	blr	x2
  405dc8:	ldr	x0, [x20, #16]
  405dcc:	ldr	x1, [x0]
  405dd0:	ldr	x2, [x1, #112]
  405dd4:	mov	w1, w19
  405dd8:	ldp	x19, x20, [sp, #16]
  405ddc:	mov	x16, x2
  405de0:	ldp	x29, x30, [sp], #32
  405de4:	br	x16
  405de8:	stp	x29, x30, [sp, #-32]!
  405dec:	mov	x29, sp
  405df0:	str	x19, [sp, #16]
  405df4:	mov	x19, x0
  405df8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405dfc:	add	x0, x0, #0x218
  405e00:	str	x0, [x19]
  405e04:	ldr	x0, [x19, #16]
  405e08:	cbz	x0, 405e18 <printf@plt+0x46c8>
  405e0c:	ldr	x1, [x0]
  405e10:	ldr	x1, [x1, #16]
  405e14:	blr	x1
  405e18:	ldr	x0, [x19, #24]
  405e1c:	cbz	x0, 405e2c <printf@plt+0x46dc>
  405e20:	ldr	x1, [x0]
  405e24:	ldr	x1, [x1, #16]
  405e28:	blr	x1
  405e2c:	ldr	x0, [x19, #32]
  405e30:	cbz	x0, 405e40 <printf@plt+0x46f0>
  405e34:	ldr	x1, [x0]
  405e38:	ldr	x1, [x1, #16]
  405e3c:	blr	x1
  405e40:	mov	x0, x19
  405e44:	ldr	x19, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #32
  405e4c:	b	4056cc <printf@plt+0x3f7c>
  405e50:	stp	x29, x30, [sp, #-32]!
  405e54:	mov	x29, sp
  405e58:	str	x19, [sp, #16]
  405e5c:	mov	x19, x0
  405e60:	bl	405de8 <printf@plt+0x4698>
  405e64:	mov	x0, x19
  405e68:	mov	x1, #0x28                  	// #40
  405e6c:	ldr	x19, [sp, #16]
  405e70:	ldp	x29, x30, [sp], #32
  405e74:	b	40f1b8 <_ZdlPvm@@Base>
  405e78:	stp	x29, x30, [sp, #-48]!
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	mov	x19, x0
  405e88:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e8c:	str	x21, [sp, #32]
  405e90:	ldr	w0, [x0, #3500]
  405e94:	cbnz	w0, 405fc8 <printf@plt+0x4878>
  405e98:	ldr	w1, [x19, #12]
  405e9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405ea0:	add	x0, x0, #0xf88
  405ea4:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e48>
  405ea8:	adrp	x20, 415000 <_ZdlPvm@@Base+0x5e48>
  405eac:	add	x21, x21, #0xf96
  405eb0:	add	x20, x20, #0xa1c
  405eb4:	bl	401750 <printf@plt>
  405eb8:	ldr	x0, [x19, #32]
  405ebc:	cbz	x0, 405f10 <printf@plt+0x47c0>
  405ec0:	mov	x0, x21
  405ec4:	bl	401750 <printf@plt>
  405ec8:	ldr	w1, [x19, #12]
  405ecc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405ed0:	add	x0, x0, #0xf9d
  405ed4:	bl	401750 <printf@plt>
  405ed8:	ldr	x1, [x19, #16]
  405edc:	ldr	x0, [x19, #32]
  405ee0:	ldr	w3, [x1, #12]
  405ee4:	ldr	w1, [x19, #12]
  405ee8:	ldr	w2, [x0, #12]
  405eec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405ef0:	add	x0, x0, #0xfac
  405ef4:	bl	401750 <printf@plt>
  405ef8:	ldr	x0, [x19, #32]
  405efc:	ldr	x1, [x0]
  405f00:	ldr	x1, [x1, #48]
  405f04:	blr	x1
  405f08:	mov	x0, x20
  405f0c:	bl	401750 <printf@plt>
  405f10:	ldr	x0, [x19, #24]
  405f14:	cbz	x0, 405f64 <printf@plt+0x4814>
  405f18:	mov	x0, x21
  405f1c:	bl	401750 <printf@plt>
  405f20:	ldr	w1, [x19, #12]
  405f24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405f28:	add	x0, x0, #0xfd5
  405f2c:	bl	401750 <printf@plt>
  405f30:	ldp	x0, x1, [x19, #16]
  405f34:	ldr	w2, [x0, #12]
  405f38:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  405f3c:	ldr	w3, [x1, #12]
  405f40:	add	x0, x0, #0xfe3
  405f44:	ldr	w1, [x19, #12]
  405f48:	bl	401750 <printf@plt>
  405f4c:	ldr	x0, [x19, #24]
  405f50:	ldr	x1, [x0]
  405f54:	ldr	x1, [x1, #48]
  405f58:	blr	x1
  405f5c:	mov	x0, x20
  405f60:	bl	401750 <printf@plt>
  405f64:	ldr	w1, [x19, #12]
  405f68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405f6c:	add	x0, x0, #0xc
  405f70:	bl	401750 <printf@plt>
  405f74:	mov	x0, x21
  405f78:	bl	401750 <printf@plt>
  405f7c:	ldr	x0, [x19, #16]
  405f80:	ldr	w1, [x19, #12]
  405f84:	ldr	w2, [x0, #12]
  405f88:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405f8c:	add	x0, x0, #0x1a
  405f90:	bl	401750 <printf@plt>
  405f94:	ldr	x0, [x19, #16]
  405f98:	ldr	x1, [x0]
  405f9c:	ldr	x1, [x1, #48]
  405fa0:	blr	x1
  405fa4:	mov	x0, x20
  405fa8:	bl	401750 <printf@plt>
  405fac:	ldr	w1, [x19, #12]
  405fb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405fb4:	ldp	x19, x20, [sp, #16]
  405fb8:	add	x0, x0, #0x38
  405fbc:	ldr	x21, [sp, #32]
  405fc0:	ldp	x29, x30, [sp], #48
  405fc4:	b	401750 <printf@plt>
  405fc8:	cmp	w0, #0x1
  405fcc:	b.ne	4060a4 <printf@plt+0x4954>  // b.any
  405fd0:	ldp	x1, x0, [x19, #24]
  405fd4:	cbz	x1, 406068 <printf@plt+0x4918>
  405fd8:	cbz	x0, 406030 <printf@plt+0x48e0>
  405fdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  405fe0:	add	x0, x0, #0x46
  405fe4:	bl	401750 <printf@plt>
  405fe8:	ldr	x0, [x19, #16]
  405fec:	ldr	x1, [x0]
  405ff0:	ldr	x1, [x1, #48]
  405ff4:	blr	x1
  405ff8:	ldr	x0, [x19, #24]
  405ffc:	ldr	x1, [x0]
  406000:	ldr	x1, [x1, #48]
  406004:	blr	x1
  406008:	ldr	x0, [x19, #32]
  40600c:	ldr	x1, [x0]
  406010:	ldr	x1, [x1, #48]
  406014:	blr	x1
  406018:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40601c:	add	x0, x0, #0x53
  406020:	ldp	x19, x20, [sp, #16]
  406024:	ldr	x21, [sp, #32]
  406028:	ldp	x29, x30, [sp], #48
  40602c:	b	401750 <printf@plt>
  406030:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406034:	add	x0, x0, #0x61
  406038:	bl	401750 <printf@plt>
  40603c:	ldr	x0, [x19, #16]
  406040:	ldr	x1, [x0]
  406044:	ldr	x1, [x1, #48]
  406048:	blr	x1
  40604c:	ldr	x0, [x19, #24]
  406050:	ldr	x1, [x0]
  406054:	ldr	x1, [x1, #48]
  406058:	blr	x1
  40605c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  406060:	add	x0, x0, #0xd95
  406064:	b	406020 <printf@plt+0x48d0>
  406068:	cbz	x0, 4060a4 <printf@plt+0x4954>
  40606c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406070:	add	x0, x0, #0x6a
  406074:	bl	401750 <printf@plt>
  406078:	ldr	x0, [x19, #16]
  40607c:	ldr	x1, [x0]
  406080:	ldr	x1, [x1, #48]
  406084:	blr	x1
  406088:	ldr	x0, [x19, #32]
  40608c:	ldr	x1, [x0]
  406090:	ldr	x1, [x1, #48]
  406094:	blr	x1
  406098:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40609c:	add	x0, x0, #0xd18
  4060a0:	b	406020 <printf@plt+0x48d0>
  4060a4:	ldp	x19, x20, [sp, #16]
  4060a8:	ldr	x21, [sp, #32]
  4060ac:	ldp	x29, x30, [sp], #48
  4060b0:	ret
  4060b4:	stp	x29, x30, [sp, #-64]!
  4060b8:	mov	x29, sp
  4060bc:	stp	x21, x22, [sp, #32]
  4060c0:	mov	w21, w1
  4060c4:	ldr	w1, [x0, #12]
  4060c8:	stp	x19, x20, [sp, #16]
  4060cc:	mov	x19, x0
  4060d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4060d4:	add	x0, x0, #0x72
  4060d8:	stp	x23, x24, [sp, #48]
  4060dc:	bl	401750 <printf@plt>
  4060e0:	cmp	w21, #0x1
  4060e4:	b.gt	4060f4 <printf@plt+0x49a4>
  4060e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4060ec:	ldr	w0, [x0, #3536]
  4060f0:	cbnz	w0, 4060f8 <printf@plt+0x49a8>
  4060f4:	bl	405664 <printf@plt+0x3f14>
  4060f8:	ldr	w1, [x19, #12]
  4060fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406100:	add	x0, x0, #0x84
  406104:	bl	401750 <printf@plt>
  406108:	ldr	x20, [x19, #24]
  40610c:	cbz	x20, 4063ec <printf@plt+0x4c9c>
  406110:	ldr	x0, [x20]
  406114:	ldr	x22, [x0, #24]
  406118:	mov	w0, w21
  40611c:	bl	40532c <printf@plt+0x3bdc>
  406120:	bl	40533c <printf@plt+0x3bec>
  406124:	mov	w1, w0
  406128:	mov	x0, x20
  40612c:	blr	x22
  406130:	mov	w20, w0
  406134:	cbz	w0, 4063f8 <printf@plt+0x4ca8>
  406138:	ldr	x0, [x19, #24]
  40613c:	ldr	w22, [x0, #12]
  406140:	ldr	x23, [x19, #32]
  406144:	cbz	x23, 40618c <printf@plt+0x4a3c>
  406148:	ldr	x0, [x23]
  40614c:	ldr	x24, [x0, #24]
  406150:	mov	w0, w21
  406154:	bl	40532c <printf@plt+0x3bdc>
  406158:	mov	w1, w0
  40615c:	mov	x0, x23
  406160:	blr	x24
  406164:	cmp	w0, #0x0
  406168:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  40616c:	b.eq	406400 <printf@plt+0x4cb0>  // b.none
  406170:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  406174:	add	x3, x3, #0x1c8
  406178:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40617c:	mov	x2, x3
  406180:	mov	x1, x3
  406184:	add	x0, x0, #0x96
  406188:	bl	40e2dc <printf@plt+0xcb8c>
  40618c:	ldr	w1, [x19, #12]
  406190:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406194:	add	x0, x0, #0xb1
  406198:	bl	401750 <printf@plt>
  40619c:	ldr	x0, [x19, #16]
  4061a0:	ldr	x1, [x0]
  4061a4:	ldr	x2, [x1, #24]
  4061a8:	mov	w1, w21
  4061ac:	blr	x2
  4061b0:	mov	w21, w0
  4061b4:	ldr	x0, [x19, #16]
  4061b8:	ldr	x1, [x0]
  4061bc:	ldr	x1, [x1, #32]
  4061c0:	blr	x1
  4061c4:	cmp	w20, #0x0
  4061c8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  4061cc:	b.eq	406410 <printf@plt+0x4cc0>  // b.none
  4061d0:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4061d4:	add	x3, x3, #0x1c8
  4061d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4061dc:	mov	x2, x3
  4061e0:	mov	x1, x3
  4061e4:	add	x0, x0, #0x96
  4061e8:	bl	40e2dc <printf@plt+0xcb8c>
  4061ec:	ldr	x0, [x19, #16]
  4061f0:	ldr	w1, [x19, #12]
  4061f4:	ldr	w2, [x0, #12]
  4061f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4061fc:	add	x0, x0, #0xc0
  406200:	bl	401750 <printf@plt>
  406204:	ldr	x0, [x19, #24]
  406208:	cbz	x0, 406224 <printf@plt+0x4ad4>
  40620c:	ldr	x1, [x19, #16]
  406210:	ldr	w2, [x0, #12]
  406214:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406218:	add	x0, x0, #0xd4
  40621c:	ldr	w1, [x1, #12]
  406220:	bl	401750 <printf@plt>
  406224:	ldr	x0, [x19, #32]
  406228:	cbz	x0, 406244 <printf@plt+0x4af4>
  40622c:	ldr	x1, [x19, #16]
  406230:	ldr	w2, [x0, #12]
  406234:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406238:	add	x0, x0, #0xea
  40623c:	ldr	w1, [x1, #12]
  406240:	bl	401750 <printf@plt>
  406244:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406248:	add	x0, x0, #0x101
  40624c:	bl	401440 <puts@plt>
  406250:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  406254:	ldr	x0, [x19, #16]
  406258:	add	x21, x21, #0x104
  40625c:	ldr	w1, [x19, #12]
  406260:	ldr	w2, [x0, #12]
  406264:	mov	x0, x21
  406268:	bl	401750 <printf@plt>
  40626c:	ldr	x0, [x19, #24]
  406270:	cbz	x0, 40628c <printf@plt+0x4b3c>
  406274:	ldr	x1, [x19, #16]
  406278:	ldr	w2, [x0, #12]
  40627c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406280:	add	x0, x0, #0xea
  406284:	ldr	w1, [x1, #12]
  406288:	bl	401750 <printf@plt>
  40628c:	ldr	x0, [x19, #32]
  406290:	cbz	x0, 4062ac <printf@plt+0x4b5c>
  406294:	ldr	x1, [x19, #16]
  406298:	ldr	w2, [x0, #12]
  40629c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4062a0:	add	x0, x0, #0xd4
  4062a4:	ldr	w1, [x1, #12]
  4062a8:	bl	401750 <printf@plt>
  4062ac:	ldr	w1, [x19, #12]
  4062b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4062b4:	add	x0, x0, #0x117
  4062b8:	bl	401750 <printf@plt>
  4062bc:	ldr	x0, [x19, #16]
  4062c0:	ldr	w1, [x19, #12]
  4062c4:	ldr	w2, [x0, #12]
  4062c8:	mov	x0, x21
  4062cc:	bl	401750 <printf@plt>
  4062d0:	ldr	x0, [x19, #32]
  4062d4:	cbz	x0, 4062e8 <printf@plt+0x4b98>
  4062d8:	ldr	w1, [x0, #12]
  4062dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4062e0:	add	x0, x0, #0x40a
  4062e4:	bl	401750 <printf@plt>
  4062e8:	ldr	x0, [x19, #24]
  4062ec:	cbz	x0, 406300 <printf@plt+0x4bb0>
  4062f0:	ldr	w1, [x0, #12]
  4062f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4062f8:	add	x0, x0, #0x40a
  4062fc:	bl	401750 <printf@plt>
  406300:	mov	w0, #0xa                   	// #10
  406304:	bl	401550 <putchar@plt>
  406308:	cbz	w20, 406320 <printf@plt+0x4bd0>
  40630c:	ldr	w1, [x19, #12]
  406310:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406314:	mov	w2, w22
  406318:	add	x0, x0, #0x125
  40631c:	bl	401750 <printf@plt>
  406320:	ldr	x2, [x19, #16]
  406324:	ldr	x0, [x19, #32]
  406328:	ldr	w1, [x19, #12]
  40632c:	ldr	w2, [x2, #12]
  406330:	cbz	x0, 406420 <printf@plt+0x4cd0>
  406334:	ldr	w3, [x0, #12]
  406338:	mov	w5, w2
  40633c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  406340:	adrp	x2, 42e000 <_Znam@GLIBCXX_3.4>
  406344:	ldr	w4, [x2, #1128]
  406348:	ldr	w2, [x0, #1136]
  40634c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406350:	add	x0, x0, #0x14a
  406354:	bl	401750 <printf@plt>
  406358:	ldr	x0, [x19, #32]
  40635c:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  406360:	ldr	w2, [x19, #12]
  406364:	ldr	w4, [x1, #1120]
  406368:	ldr	w3, [x0, #12]
  40636c:	mov	w1, w2
  406370:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406374:	add	x0, x0, #0x16f
  406378:	bl	401750 <printf@plt>
  40637c:	ldp	x2, x0, [x19, #16]
  406380:	ldr	w1, [x19, #12]
  406384:	ldr	w2, [x2, #12]
  406388:	cbz	x0, 406430 <printf@plt+0x4ce0>
  40638c:	ldr	w3, [x0, #12]
  406390:	mov	w5, w2
  406394:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  406398:	adrp	x2, 42e000 <_Znam@GLIBCXX_3.4>
  40639c:	ldr	w4, [x2, #1124]
  4063a0:	ldr	w2, [x0, #1132]
  4063a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4063a8:	add	x0, x0, #0x18f
  4063ac:	bl	401750 <printf@plt>
  4063b0:	ldr	x0, [x19, #24]
  4063b4:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  4063b8:	ldr	w2, [x19, #12]
  4063bc:	ldr	w4, [x1, #1120]
  4063c0:	ldr	w3, [x0, #12]
  4063c4:	mov	w1, w2
  4063c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4063cc:	add	x0, x0, #0x1b4
  4063d0:	bl	401750 <printf@plt>
  4063d4:	mov	w0, w20
  4063d8:	ldp	x19, x20, [sp, #16]
  4063dc:	ldp	x21, x22, [sp, #32]
  4063e0:	ldp	x23, x24, [sp, #48]
  4063e4:	ldp	x29, x30, [sp], #64
  4063e8:	ret
  4063ec:	mov	w22, #0xffffffff            	// #-1
  4063f0:	mov	w20, #0x0                   	// #0
  4063f4:	b	406140 <printf@plt+0x49f0>
  4063f8:	mov	w22, #0xffffffff            	// #-1
  4063fc:	b	406140 <printf@plt+0x49f0>
  406400:	ldr	x1, [x19, #32]
  406404:	mov	w20, w0
  406408:	ldr	w22, [x1, #12]
  40640c:	b	40618c <printf@plt+0x4a3c>
  406410:	ldr	x0, [x19, #16]
  406414:	mov	w20, w21
  406418:	ldr	w22, [x0, #12]
  40641c:	b	4061ec <printf@plt+0x4a9c>
  406420:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  406424:	add	x0, x0, #0x440
  406428:	bl	401750 <printf@plt>
  40642c:	b	40637c <printf@plt+0x4c2c>
  406430:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  406434:	add	x0, x0, #0x453
  406438:	bl	401750 <printf@plt>
  40643c:	b	4063d4 <printf@plt+0x4c84>
  406440:	stp	x29, x30, [sp, #-48]!
  406444:	mov	x29, sp
  406448:	stp	x19, x20, [sp, #16]
  40644c:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406450:	mov	x20, x0
  406454:	ldr	x1, [x19, #3488]
  406458:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40645c:	add	x0, x0, #0xce7
  406460:	str	x21, [sp, #32]
  406464:	adrp	x21, 410000 <_ZdlPvm@@Base+0xe48>
  406468:	add	x21, x21, #0xc22
  40646c:	bl	401420 <fputs@plt>
  406470:	ldr	x0, [x20, #16]
  406474:	ldr	x1, [x0]
  406478:	ldr	x1, [x1]
  40647c:	blr	x1
  406480:	ldr	x1, [x19, #3488]
  406484:	mov	x0, x21
  406488:	bl	401420 <fputs@plt>
  40648c:	ldr	x0, [x20, #24]
  406490:	cbz	x0, 4064c0 <printf@plt+0x4d70>
  406494:	ldr	x1, [x19, #3488]
  406498:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40649c:	add	x0, x0, #0x1d4
  4064a0:	bl	401420 <fputs@plt>
  4064a4:	ldr	x0, [x20, #24]
  4064a8:	ldr	x1, [x0]
  4064ac:	ldr	x1, [x1]
  4064b0:	blr	x1
  4064b4:	ldr	x1, [x19, #3488]
  4064b8:	mov	x0, x21
  4064bc:	bl	401420 <fputs@plt>
  4064c0:	ldr	x0, [x20, #32]
  4064c4:	cbz	x0, 406500 <printf@plt+0x4db0>
  4064c8:	ldr	x1, [x19, #3488]
  4064cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4064d0:	add	x0, x0, #0x1dd
  4064d4:	bl	401420 <fputs@plt>
  4064d8:	ldr	x0, [x20, #32]
  4064dc:	ldr	x1, [x0]
  4064e0:	ldr	x1, [x1]
  4064e4:	blr	x1
  4064e8:	ldr	x1, [x19, #3488]
  4064ec:	mov	x0, x21
  4064f0:	ldp	x19, x20, [sp, #16]
  4064f4:	ldr	x21, [sp, #32]
  4064f8:	ldp	x29, x30, [sp], #48
  4064fc:	b	401420 <fputs@plt>
  406500:	ldp	x19, x20, [sp, #16]
  406504:	ldr	x21, [sp, #32]
  406508:	ldp	x29, x30, [sp], #48
  40650c:	ret
  406510:	stp	x29, x30, [sp, #-48]!
  406514:	mov	x29, sp
  406518:	stp	x19, x20, [sp, #16]
  40651c:	mov	x20, x0
  406520:	mov	x0, #0x28                  	// #40
  406524:	stp	x21, x22, [sp, #32]
  406528:	mov	x22, x1
  40652c:	mov	x21, x2
  406530:	bl	40f158 <_Znwm@@Base>
  406534:	mov	x19, x0
  406538:	bl	4056a0 <printf@plt+0x3f50>
  40653c:	b	406558 <printf@plt+0x4e08>
  406540:	mov	x1, #0x28                  	// #40
  406544:	mov	x20, x0
  406548:	mov	x0, x19
  40654c:	bl	40f1b8 <_ZdlPvm@@Base>
  406550:	mov	x0, x20
  406554:	bl	4016f0 <_Unwind_Resume@plt>
  406558:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40655c:	add	x0, x0, #0x218
  406560:	str	x0, [x19]
  406564:	ldr	w0, [x20, #8]
  406568:	str	w0, [x19, #8]
  40656c:	mov	x0, x19
  406570:	stp	x20, x22, [x19, #16]
  406574:	str	x21, [x19, #32]
  406578:	ldp	x19, x20, [sp, #16]
  40657c:	ldp	x21, x22, [sp, #32]
  406580:	ldp	x29, x30, [sp], #48
  406584:	ret
  406588:	stp	x29, x30, [sp, #-48]!
  40658c:	mov	x29, sp
  406590:	stp	x19, x20, [sp, #16]
  406594:	mov	x19, x0
  406598:	mov	x20, x1
  40659c:	stp	x21, x22, [sp, #32]
  4065a0:	mov	x22, x2
  4065a4:	mov	x21, x3
  4065a8:	bl	4056a0 <printf@plt+0x3f50>
  4065ac:	stp	x20, x22, [x19, #16]
  4065b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4065b4:	add	x0, x0, #0x218
  4065b8:	str	x0, [x19]
  4065bc:	ldr	w0, [x20, #8]
  4065c0:	str	x21, [x19, #32]
  4065c4:	ldp	x21, x22, [sp, #32]
  4065c8:	str	w0, [x19, #8]
  4065cc:	ldp	x19, x20, [sp, #16]
  4065d0:	ldp	x29, x30, [sp], #48
  4065d4:	ret
  4065d8:	ret
  4065dc:	stp	x29, x30, [sp, #-48]!
  4065e0:	mov	x29, sp
  4065e4:	stp	x19, x20, [sp, #16]
  4065e8:	mov	x20, x0
  4065ec:	mov	x19, #0x0                   	// #0
  4065f0:	stp	x21, x22, [sp, #32]
  4065f4:	mov	w21, w1
  4065f8:	mov	w22, w2
  4065fc:	ldr	w0, [x20, #40]
  406600:	cmp	w0, w19
  406604:	b.le	40662c <printf@plt+0x4edc>
  406608:	ldr	x0, [x20, #32]
  40660c:	mov	w2, w22
  406610:	ldr	x0, [x0, x19, lsl #3]
  406614:	add	x19, x19, #0x1
  406618:	ldr	x1, [x0]
  40661c:	ldr	x3, [x1, #96]
  406620:	mov	w1, w21
  406624:	blr	x3
  406628:	b	4065fc <printf@plt+0x4eac>
  40662c:	ldp	x19, x20, [sp, #16]
  406630:	ldp	x21, x22, [sp, #32]
  406634:	ldp	x29, x30, [sp], #48
  406638:	ret
  40663c:	stp	x29, x30, [sp, #-32]!
  406640:	mov	x29, sp
  406644:	stp	x19, x20, [sp, #16]
  406648:	mov	x19, x0
  40664c:	ldr	w0, [x0, #40]
  406650:	mov	x20, #0xfffffffffffffff8    	// #-8
  406654:	ldr	x1, [x19, #32]
  406658:	add	x0, x20, w0, sxtw #3
  40665c:	ldr	x0, [x1, x0]
  406660:	ldr	x1, [x0]
  406664:	ldr	x1, [x1, #64]
  406668:	blr	x1
  40666c:	cbz	w0, 406690 <printf@plt+0x4f40>
  406670:	ldr	w0, [x19, #40]
  406674:	ldr	x1, [x19, #32]
  406678:	add	x0, x20, w0, sxtw #3
  40667c:	ldr	x0, [x1, x0]
  406680:	ldr	x1, [x0]
  406684:	ldr	x2, [x1, #24]
  406688:	ldr	w1, [x19, #48]
  40668c:	blr	x2
  406690:	ldr	w0, [x19, #40]
  406694:	mov	x20, #0xfffffffffffffff8    	// #-8
  406698:	ldr	x1, [x19, #32]
  40669c:	add	x0, x20, w0, sxtw #3
  4066a0:	ldr	x0, [x1, x0]
  4066a4:	ldr	x1, [x0]
  4066a8:	ldr	x1, [x1, #32]
  4066ac:	blr	x1
  4066b0:	ldr	w0, [x19, #40]
  4066b4:	ldr	x1, [x19, #32]
  4066b8:	add	x0, x20, w0, sxtw #3
  4066bc:	ldr	x0, [x1, x0]
  4066c0:	ldr	w1, [x19, #12]
  4066c4:	ldp	x19, x20, [sp, #16]
  4066c8:	ldp	x29, x30, [sp], #32
  4066cc:	ldr	w2, [x0, #12]
  4066d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4066d4:	add	x0, x0, #0x466
  4066d8:	b	401750 <printf@plt>
  4066dc:	add	x0, x0, #0x18
  4066e0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  4066e4:	add	x1, x1, #0x3b5
  4066e8:	b	405ce8 <printf@plt+0x4598>
  4066ec:	add	x0, x0, #0x18
  4066f0:	b	405b60 <printf@plt+0x4410>
  4066f4:	cmp	w1, #0x8
  4066f8:	ccmp	w2, #0x8, #0x4, ne  // ne = any
  4066fc:	b.eq	406788 <printf@plt+0x5038>  // b.none
  406700:	cmp	w1, #0x6
  406704:	b.ne	406718 <printf@plt+0x4fc8>  // b.any
  406708:	cbnz	w0, 406788 <printf@plt+0x5038>
  40670c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  406710:	ldr	w0, [x0, #452]
  406714:	ret
  406718:	cmp	w1, #0x4
  40671c:	ccmp	w2, #0x5, #0x4, ne  // ne = any
  406720:	b.eq	406788 <printf@plt+0x5038>  // b.none
  406724:	cmp	w2, #0x2
  406728:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  40672c:	b.ne	406744 <printf@plt+0x4ff4>  // b.any
  406730:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  406734:	ldr	w1, [x1, #1196]
  406738:	cmp	w0, #0x0
  40673c:	csel	w0, w1, wzr, eq  // eq = none
  406740:	b	406714 <printf@plt+0x4fc4>
  406744:	cmp	w2, #0x3
  406748:	b.ne	406760 <printf@plt+0x5010>  // b.any
  40674c:	cmp	w1, #0x3
  406750:	b.eq	406788 <printf@plt+0x5038>  // b.none
  406754:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  406758:	ldr	w1, [x1, #448]
  40675c:	b	406738 <printf@plt+0x4fe8>
  406760:	cmp	w1, #0x3
  406764:	b.eq	406754 <printf@plt+0x5004>  // b.none
  406768:	cmp	w2, #0x1
  40676c:	b.eq	40670c <printf@plt+0x4fbc>  // b.none
  406770:	cmp	w1, #0x7
  406774:	ccmp	w2, #0x7, #0x4, ne  // ne = any
  406778:	b.eq	406708 <printf@plt+0x4fb8>  // b.none
  40677c:	cmp	w2, #0x0
  406780:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  406784:	b.eq	40670c <printf@plt+0x4fbc>  // b.none
  406788:	mov	w0, #0x0                   	// #0
  40678c:	b	406714 <printf@plt+0x4fc4>
  406790:	stp	x29, x30, [sp, #-64]!
  406794:	mov	x29, sp
  406798:	stp	x19, x20, [sp, #16]
  40679c:	mov	x19, x0
  4067a0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4067a4:	stp	x21, x22, [sp, #32]
  4067a8:	mov	x21, x0
  4067ac:	ldr	w1, [x0, #3500]
  4067b0:	str	x23, [sp, #48]
  4067b4:	cmp	w1, #0x1
  4067b8:	b.ne	4067c8 <printf@plt+0x5078>  // b.any
  4067bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4067c0:	add	x0, x0, #0x290
  4067c4:	bl	401750 <printf@plt>
  4067c8:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e48>
  4067cc:	add	x21, x21, #0xdac
  4067d0:	add	x23, x23, #0x522
  4067d4:	mov	x20, #0x0                   	// #0
  4067d8:	ldr	w2, [x19, #40]
  4067dc:	ldr	w0, [x21]
  4067e0:	cmp	w2, w20
  4067e4:	b.le	406844 <printf@plt+0x50f4>
  4067e8:	lsl	x22, x20, #3
  4067ec:	cbnz	w0, 406828 <printf@plt+0x50d8>
  4067f0:	cbz	w20, 406828 <printf@plt+0x50d8>
  4067f4:	ldr	x0, [x19, #32]
  4067f8:	ldr	x1, [x0, x22]
  4067fc:	add	x0, x0, x22
  406800:	ldur	x0, [x0, #-8]
  406804:	ldr	w2, [x1, #8]
  406808:	ldr	w1, [x0, #8]
  40680c:	ldr	w0, [x19, #16]
  406810:	bl	4066f4 <printf@plt+0x4fa4>
  406814:	mov	w1, w0
  406818:	cmp	w0, #0x0
  40681c:	b.le	406828 <printf@plt+0x50d8>
  406820:	mov	x0, x23
  406824:	bl	401750 <printf@plt>
  406828:	ldr	x0, [x19, #32]
  40682c:	add	x20, x20, #0x1
  406830:	ldr	x0, [x0, x22]
  406834:	ldr	x1, [x0]
  406838:	ldr	x1, [x1, #48]
  40683c:	blr	x1
  406840:	b	4067d8 <printf@plt+0x5088>
  406844:	cmp	w0, #0x1
  406848:	b.ne	406868 <printf@plt+0x5118>  // b.any
  40684c:	ldp	x19, x20, [sp, #16]
  406850:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  406854:	ldp	x21, x22, [sp, #32]
  406858:	add	x0, x0, #0xd25
  40685c:	ldr	x23, [sp, #48]
  406860:	ldp	x29, x30, [sp], #64
  406864:	b	401750 <printf@plt>
  406868:	ldp	x19, x20, [sp, #16]
  40686c:	ldp	x21, x22, [sp, #32]
  406870:	ldr	x23, [sp, #48]
  406874:	ldp	x29, x30, [sp], #64
  406878:	ret
  40687c:	mov	x0, #0x0                   	// #0
  406880:	ret
  406884:	stp	x29, x30, [sp, #-48]!
  406888:	mov	x29, sp
  40688c:	stp	x19, x20, [sp, #16]
  406890:	mov	x20, x0
  406894:	ldr	x0, [x1]
  406898:	stp	x21, x22, [sp, #32]
  40689c:	mov	x21, x1
  4068a0:	ldr	x1, [x0, #56]
  4068a4:	mov	x0, x21
  4068a8:	blr	x1
  4068ac:	cbnz	x0, 4068c8 <printf@plt+0x5178>
  4068b0:	mov	x1, x21
  4068b4:	add	x0, x20, #0x18
  4068b8:	ldp	x19, x20, [sp, #16]
  4068bc:	ldp	x21, x22, [sp, #32]
  4068c0:	ldp	x29, x30, [sp], #48
  4068c4:	b	405a74 <printf@plt+0x4324>
  4068c8:	mov	x19, x0
  4068cc:	add	x20, x20, #0x18
  4068d0:	mov	x21, #0x0                   	// #0
  4068d4:	ldr	w0, [x19, #40]
  4068d8:	cmp	w0, w21
  4068dc:	b.le	406904 <printf@plt+0x51b4>
  4068e0:	ldr	x0, [x19, #32]
  4068e4:	lsl	x22, x21, #3
  4068e8:	add	x21, x21, #0x1
  4068ec:	ldr	x1, [x0, x22]
  4068f0:	mov	x0, x20
  4068f4:	bl	405a74 <printf@plt+0x4324>
  4068f8:	ldr	x0, [x19, #32]
  4068fc:	str	xzr, [x0, x22]
  406900:	b	4068d4 <printf@plt+0x5184>
  406904:	ldr	x0, [x19]
  406908:	ldp	x21, x22, [sp, #32]
  40690c:	ldr	x1, [x0, #16]
  406910:	str	wzr, [x19, #40]
  406914:	mov	x0, x19
  406918:	ldp	x19, x20, [sp, #16]
  40691c:	mov	x16, x1
  406920:	ldp	x29, x30, [sp], #48
  406924:	br	x16
  406928:	stp	x29, x30, [sp, #-64]!
  40692c:	mov	x29, sp
  406930:	stp	x21, x22, [sp, #32]
  406934:	mov	x21, x0
  406938:	stp	x19, x20, [sp, #16]
  40693c:	mov	x20, x0
  406940:	mov	x19, x1
  406944:	str	x23, [sp, #48]
  406948:	bl	4056a0 <printf@plt+0x3f50>
  40694c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406950:	add	x0, x0, #0x380
  406954:	str	x0, [x21], #24
  406958:	mov	x1, x19
  40695c:	mov	x0, x21
  406960:	bl	405a24 <printf@plt+0x42d4>
  406964:	mov	w0, #0xffffffff            	// #-1
  406968:	str	w0, [x20, #48]
  40696c:	ldr	x0, [x19]
  406970:	ldr	x1, [x0, #56]
  406974:	mov	x0, x19
  406978:	blr	x1
  40697c:	mov	x19, x0
  406980:	cbz	x0, 406a18 <printf@plt+0x52c8>
  406984:	ldr	x0, [x0, #32]
  406988:	mov	x22, #0x8                   	// #8
  40698c:	mov	w23, #0x1                   	// #1
  406990:	ldr	x1, [x0]
  406994:	ldr	x0, [x20, #32]
  406998:	str	x1, [x0]
  40699c:	ldr	w0, [x19, #40]
  4069a0:	cmp	w0, w23
  4069a4:	b.le	4069cc <printf@plt+0x527c>
  4069a8:	ldr	x0, [x19, #32]
  4069ac:	ldr	x1, [x0, x22]
  4069b0:	mov	x0, x21
  4069b4:	bl	405a74 <printf@plt+0x4324>
  4069b8:	ldr	x0, [x19, #32]
  4069bc:	add	w23, w23, #0x1
  4069c0:	str	xzr, [x0, x22]
  4069c4:	add	x22, x22, #0x8
  4069c8:	b	40699c <printf@plt+0x524c>
  4069cc:	ldr	x0, [x19]
  4069d0:	ldp	x21, x22, [sp, #32]
  4069d4:	ldr	x1, [x0, #16]
  4069d8:	mov	x0, x19
  4069dc:	ldr	x23, [sp, #48]
  4069e0:	str	wzr, [x19, #40]
  4069e4:	ldp	x19, x20, [sp, #16]
  4069e8:	mov	x16, x1
  4069ec:	ldp	x29, x30, [sp], #64
  4069f0:	br	x16
  4069f4:	mov	x19, x0
  4069f8:	mov	x0, x21
  4069fc:	bl	405b04 <printf@plt+0x43b4>
  406a00:	mov	x0, x20
  406a04:	bl	4056cc <printf@plt+0x3f7c>
  406a08:	mov	x0, x19
  406a0c:	bl	4016f0 <_Unwind_Resume@plt>
  406a10:	mov	x19, x0
  406a14:	b	406a00 <printf@plt+0x52b0>
  406a18:	ldp	x19, x20, [sp, #16]
  406a1c:	ldp	x21, x22, [sp, #32]
  406a20:	ldr	x23, [sp, #48]
  406a24:	ldp	x29, x30, [sp], #64
  406a28:	ret
  406a2c:	stp	x29, x30, [sp, #-64]!
  406a30:	mov	w3, #0x1                   	// #1
  406a34:	mov	w4, #0x0                   	// #0
  406a38:	mov	x29, sp
  406a3c:	stp	x19, x20, [sp, #16]
  406a40:	mov	w20, w1
  406a44:	mov	x19, x0
  406a48:	mov	x0, #0x0                   	// #0
  406a4c:	stp	x21, x22, [sp, #32]
  406a50:	str	x23, [sp, #48]
  406a54:	cmp	w3, w20
  406a58:	b.gt	406a98 <printf@plt+0x5348>
  406a5c:	ldr	w1, [x19, #40]
  406a60:	add	x5, x0, #0x8
  406a64:	cmp	w1, w3
  406a68:	b.le	406a98 <printf@plt+0x5348>
  406a6c:	ldr	x1, [x19, #32]
  406a70:	ldr	x2, [x1, x5]
  406a74:	ldr	x0, [x1, x0]
  406a78:	ldr	w2, [x2, #8]
  406a7c:	ldr	w1, [x0, #8]
  406a80:	ldr	w0, [x19, #16]
  406a84:	bl	4066f4 <printf@plt+0x4fa4>
  406a88:	add	w4, w4, w0
  406a8c:	add	w3, w3, #0x1
  406a90:	mov	x0, x5
  406a94:	b	406a54 <printf@plt+0x5304>
  406a98:	adrp	x22, 413000 <_ZdlPvm@@Base+0x3e48>
  406a9c:	add	x22, x22, #0x2a5
  406aa0:	mov	x21, #0x0                   	// #0
  406aa4:	mov	w1, w4
  406aa8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406aac:	add	x0, x0, #0x297
  406ab0:	bl	401750 <printf@plt>
  406ab4:	cmp	w20, w21
  406ab8:	b.le	406af4 <printf@plt+0x53a4>
  406abc:	ldr	x0, [x19, #32]
  406ac0:	lsl	x23, x21, #3
  406ac4:	ldr	x0, [x0, x23]
  406ac8:	ldr	x1, [x0]
  406acc:	ldr	x1, [x1, #64]
  406ad0:	blr	x1
  406ad4:	cbnz	w0, 406aec <printf@plt+0x539c>
  406ad8:	ldr	x0, [x19, #32]
  406adc:	ldr	x0, [x0, x23]
  406ae0:	ldr	w1, [x0, #12]
  406ae4:	mov	x0, x22
  406ae8:	bl	401750 <printf@plt>
  406aec:	add	x21, x21, #0x1
  406af0:	b	406ab4 <printf@plt+0x5364>
  406af4:	mov	x21, #0x0                   	// #0
  406af8:	mov	w0, #0x0                   	// #0
  406afc:	cmp	w0, #0x0
  406b00:	ccmp	w20, w21, #0x4, eq  // eq = none
  406b04:	b.le	406b24 <printf@plt+0x53d4>
  406b08:	ldr	x0, [x19, #32]
  406b0c:	ldr	x0, [x0, x21, lsl #3]
  406b10:	add	x21, x21, #0x1
  406b14:	ldr	x1, [x0]
  406b18:	ldr	x1, [x1, #64]
  406b1c:	blr	x1
  406b20:	b	406afc <printf@plt+0x53ac>
  406b24:	cbz	w0, 406b84 <printf@plt+0x5434>
  406b28:	mov	x21, #0x0                   	// #0
  406b2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406b30:	add	x0, x0, #0x306
  406b34:	bl	401750 <printf@plt>
  406b38:	cmp	w20, w21
  406b3c:	b.le	406b78 <printf@plt+0x5428>
  406b40:	ldr	x0, [x19, #32]
  406b44:	lsl	x22, x21, #3
  406b48:	ldr	x0, [x0, x22]
  406b4c:	ldr	x1, [x0]
  406b50:	ldr	x1, [x1, #64]
  406b54:	blr	x1
  406b58:	cbz	w0, 406b70 <printf@plt+0x5420>
  406b5c:	ldr	x0, [x19, #32]
  406b60:	ldr	x0, [x0, x22]
  406b64:	ldr	x1, [x0]
  406b68:	ldr	x1, [x1, #48]
  406b6c:	blr	x1
  406b70:	add	x21, x21, #0x1
  406b74:	b	406b38 <printf@plt+0x53e8>
  406b78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  406b7c:	add	x0, x0, #0xa1c
  406b80:	bl	401750 <printf@plt>
  406b84:	ldp	x19, x20, [sp, #16]
  406b88:	mov	w0, #0xa                   	// #10
  406b8c:	ldp	x21, x22, [sp, #32]
  406b90:	ldr	x23, [sp, #48]
  406b94:	ldp	x29, x30, [sp], #64
  406b98:	b	401550 <putchar@plt>
  406b9c:	stp	x29, x30, [sp, #-96]!
  406ba0:	mov	x7, #0x15e                 	// #350
  406ba4:	mov	x29, sp
  406ba8:	stp	x19, x20, [sp, #16]
  406bac:	mov	x19, x0
  406bb0:	ldr	w6, [x0, #40]
  406bb4:	stp	x21, x22, [sp, #32]
  406bb8:	mov	w21, w1
  406bbc:	mov	x1, #0x0                   	// #0
  406bc0:	stp	x23, x24, [sp, #48]
  406bc4:	stp	x25, x26, [sp, #64]
  406bc8:	str	w21, [x0, #48]
  406bcc:	str	x27, [sp, #80]
  406bd0:	cmp	w6, w1
  406bd4:	b.le	406c4c <printf@plt+0x54fc>
  406bd8:	ldr	x0, [x19, #32]
  406bdc:	lsl	x2, x1, #3
  406be0:	ldr	x5, [x0, x2]
  406be4:	ldr	w3, [x5, #8]
  406be8:	cmp	w3, #0x2
  406bec:	b.ne	406c1c <printf@plt+0x54cc>  // b.any
  406bf0:	cbz	w1, 406c10 <printf@plt+0x54c0>
  406bf4:	add	x0, x0, x2
  406bf8:	ldur	x0, [x0, #-8]
  406bfc:	ldr	w0, [x0, #8]
  406c00:	cmp	w0, #0x8
  406c04:	b.hi	406c14 <printf@plt+0x54c4>  // b.pmore
  406c08:	lsr	x0, x7, x0
  406c0c:	tbz	w0, #0, 406c14 <printf@plt+0x54c4>
  406c10:	str	wzr, [x5, #8]
  406c14:	add	x1, x1, #0x1
  406c18:	b	406bd0 <printf@plt+0x5480>
  406c1c:	sub	w5, w3, #0x5
  406c20:	cmp	w5, #0x1
  406c24:	ccmp	w3, #0x3, #0x4, hi  // hi = pmore
  406c28:	b.ne	406c14 <printf@plt+0x54c4>  // b.any
  406c2c:	cbz	w1, 406c14 <printf@plt+0x54c4>
  406c30:	add	x0, x0, x2
  406c34:	ldur	x0, [x0, #-8]
  406c38:	ldr	w2, [x0, #8]
  406c3c:	cmp	w2, #0x2
  406c40:	b.ne	406c14 <printf@plt+0x54c4>  // b.any
  406c44:	str	wzr, [x0, #8]
  406c48:	b	406c14 <printf@plt+0x54c4>
  406c4c:	mov	x20, #0x0                   	// #0
  406c50:	b	406c64 <printf@plt+0x5514>
  406c54:	mov	w22, #0x0                   	// #0
  406c58:	b	406c94 <printf@plt+0x5544>
  406c5c:	cbnz	w22, 406cc4 <printf@plt+0x5574>
  406c60:	mov	x20, x23
  406c64:	ldr	w5, [x19, #40]
  406c68:	cmp	w5, w20
  406c6c:	b.le	406ce0 <printf@plt+0x5590>
  406c70:	cbz	w20, 406c54 <printf@plt+0x5504>
  406c74:	ldr	x0, [x19, #32]
  406c78:	add	x0, x0, x20, lsl #3
  406c7c:	ldur	x0, [x0, #-8]
  406c80:	ldr	x1, [x0]
  406c84:	ldr	x1, [x1, #88]
  406c88:	blr	x1
  406c8c:	cmp	w0, #0x0
  406c90:	cset	w22, ne  // ne = any
  406c94:	ldr	w1, [x19, #40]
  406c98:	add	w0, w20, #0x1
  406c9c:	add	x23, x20, #0x1
  406ca0:	cmp	w1, w0
  406ca4:	b.le	406c5c <printf@plt+0x550c>
  406ca8:	ldr	x0, [x19, #32]
  406cac:	ldr	x0, [x0, x23, lsl #3]
  406cb0:	ldr	x1, [x0]
  406cb4:	ldr	x1, [x1, #80]
  406cb8:	blr	x1
  406cbc:	cbz	w0, 406c5c <printf@plt+0x550c>
  406cc0:	orr	w22, w22, #0x2
  406cc4:	ldr	x0, [x19, #32]
  406cc8:	ldr	x0, [x0, x20, lsl #3]
  406ccc:	ldr	x1, [x0]
  406cd0:	ldr	x2, [x1, #104]
  406cd4:	mov	w1, w22
  406cd8:	blr	x2
  406cdc:	b	406c60 <printf@plt+0x5510>
  406ce0:	cmp	w21, #0x1
  406ce4:	mov	x3, #0x0                   	// #0
  406ce8:	cset	w4, le
  406cec:	mov	w25, #0x0                   	// #0
  406cf0:	str	w4, [x19, #16]
  406cf4:	add	x3, x3, #0x1
  406cf8:	cmp	w5, w3
  406cfc:	b.le	406d2c <printf@plt+0x55dc>
  406d00:	ldr	x0, [x19, #32]
  406d04:	lsl	x1, x3, #3
  406d08:	ldr	x2, [x0, x1]
  406d0c:	add	x0, x0, x1
  406d10:	ldur	x0, [x0, #-8]
  406d14:	ldr	w2, [x2, #8]
  406d18:	ldr	w1, [x0, #8]
  406d1c:	mov	w0, w4
  406d20:	bl	4066f4 <printf@plt+0x4fa4>
  406d24:	add	w25, w25, w0
  406d28:	b	406cf4 <printf@plt+0x55a4>
  406d2c:	adrp	x26, 413000 <_ZdlPvm@@Base+0x3e48>
  406d30:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x3260>
  406d34:	add	x26, x26, #0x2af
  406d38:	add	x22, x22, #0x1c8
  406d3c:	mov	x20, #0x0                   	// #0
  406d40:	mov	w23, #0x0                   	// #0
  406d44:	adrp	x27, 413000 <_ZdlPvm@@Base+0x3e48>
  406d48:	ldr	w0, [x19, #40]
  406d4c:	cmp	w0, w20
  406d50:	b.le	406dcc <printf@plt+0x567c>
  406d54:	ldr	x0, [x19, #32]
  406d58:	lsl	x24, x20, #3
  406d5c:	ldr	x0, [x0, x24]
  406d60:	ldr	x1, [x0]
  406d64:	ldr	x1, [x1, #64]
  406d68:	blr	x1
  406d6c:	cbnz	w0, 406da8 <printf@plt+0x5658>
  406d70:	ldr	x0, [x19, #32]
  406d74:	ldr	x0, [x0, x24]
  406d78:	ldr	x1, [x0]
  406d7c:	ldr	x2, [x1, #24]
  406d80:	mov	w1, w21
  406d84:	blr	x2
  406d88:	mov	w24, w0
  406d8c:	cbz	w0, 406da8 <printf@plt+0x5658>
  406d90:	cbz	w23, 406db0 <printf@plt+0x5660>
  406d94:	mov	x3, x22
  406d98:	mov	x2, x22
  406d9c:	mov	x1, x22
  406da0:	add	x0, x27, #0x96
  406da4:	bl	40e2dc <printf@plt+0xcb8c>
  406da8:	add	x20, x20, #0x1
  406dac:	b	406d48 <printf@plt+0x55f8>
  406db0:	mov	w1, w20
  406db4:	mov	x0, x19
  406db8:	bl	406a2c <printf@plt+0x52dc>
  406dbc:	mov	w23, w24
  406dc0:	mov	x0, x26
  406dc4:	bl	401440 <puts@plt>
  406dc8:	b	406da8 <printf@plt+0x5658>
  406dcc:	ldr	w1, [x19, #12]
  406dd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406dd4:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  406dd8:	mov	w2, w25
  406ddc:	add	x0, x0, #0x2c4
  406de0:	add	x21, x21, #0x2a5
  406de4:	mov	x20, #0x0                   	// #0
  406de8:	bl	401750 <printf@plt>
  406dec:	ldr	w0, [x19, #40]
  406df0:	cmp	w0, w20
  406df4:	b.le	406e30 <printf@plt+0x56e0>
  406df8:	ldr	x0, [x19, #32]
  406dfc:	lsl	x22, x20, #3
  406e00:	ldr	x0, [x0, x22]
  406e04:	ldr	x1, [x0]
  406e08:	ldr	x1, [x1, #64]
  406e0c:	blr	x1
  406e10:	cbnz	w0, 406e28 <printf@plt+0x56d8>
  406e14:	ldr	x0, [x19, #32]
  406e18:	ldr	x0, [x0, x22]
  406e1c:	ldr	w1, [x0, #12]
  406e20:	mov	x0, x21
  406e24:	bl	401750 <printf@plt>
  406e28:	add	x20, x20, #0x1
  406e2c:	b	406dec <printf@plt+0x569c>
  406e30:	mov	w0, #0xa                   	// #10
  406e34:	bl	401550 <putchar@plt>
  406e38:	ldr	w1, [x19, #12]
  406e3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406e40:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  406e44:	add	x0, x0, #0x2d1
  406e48:	add	x21, x21, #0x2dc
  406e4c:	mov	x20, #0x0                   	// #0
  406e50:	bl	401750 <printf@plt>
  406e54:	ldr	w0, [x19, #40]
  406e58:	cmp	w0, w20
  406e5c:	b.le	406e98 <printf@plt+0x5748>
  406e60:	ldr	x0, [x19, #32]
  406e64:	lsl	x22, x20, #3
  406e68:	ldr	x0, [x0, x22]
  406e6c:	ldr	x1, [x0]
  406e70:	ldr	x1, [x1, #64]
  406e74:	blr	x1
  406e78:	cbnz	w0, 406e90 <printf@plt+0x5740>
  406e7c:	ldr	x0, [x19, #32]
  406e80:	ldr	x0, [x0, x22]
  406e84:	ldr	w1, [x0, #12]
  406e88:	mov	x0, x21
  406e8c:	bl	401750 <printf@plt>
  406e90:	add	x20, x20, #0x1
  406e94:	b	406e54 <printf@plt+0x5704>
  406e98:	mov	w0, #0xa                   	// #10
  406e9c:	bl	401550 <putchar@plt>
  406ea0:	ldr	w1, [x19, #12]
  406ea4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406ea8:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  406eac:	add	x0, x0, #0x2e7
  406eb0:	add	x21, x21, #0x2f2
  406eb4:	mov	x20, #0x0                   	// #0
  406eb8:	bl	401750 <printf@plt>
  406ebc:	ldr	w0, [x19, #40]
  406ec0:	cmp	w0, w20
  406ec4:	b.le	406f00 <printf@plt+0x57b0>
  406ec8:	ldr	x0, [x19, #32]
  406ecc:	lsl	x22, x20, #3
  406ed0:	ldr	x0, [x0, x22]
  406ed4:	ldr	x1, [x0]
  406ed8:	ldr	x1, [x1, #64]
  406edc:	blr	x1
  406ee0:	cbnz	w0, 406ef8 <printf@plt+0x57a8>
  406ee4:	ldr	x0, [x19, #32]
  406ee8:	ldr	x0, [x0, x22]
  406eec:	ldr	w1, [x0, #12]
  406ef0:	mov	x0, x21
  406ef4:	bl	401750 <printf@plt>
  406ef8:	add	x20, x20, #0x1
  406efc:	b	406ebc <printf@plt+0x576c>
  406f00:	mov	w0, #0xa                   	// #10
  406f04:	bl	401550 <putchar@plt>
  406f08:	mov	x20, #0x0                   	// #0
  406f0c:	mov	w0, #0x0                   	// #0
  406f10:	ldr	w1, [x19, #40]
  406f14:	cmp	w1, w20
  406f18:	b.le	406f3c <printf@plt+0x57ec>
  406f1c:	cbnz	w0, 406f40 <printf@plt+0x57f0>
  406f20:	ldr	x0, [x19, #32]
  406f24:	ldr	x0, [x0, x20, lsl #3]
  406f28:	add	x20, x20, #0x1
  406f2c:	ldr	x1, [x0]
  406f30:	ldr	x1, [x1, #64]
  406f34:	blr	x1
  406f38:	b	406f10 <printf@plt+0x57c0>
  406f3c:	cbz	w0, 406fcc <printf@plt+0x587c>
  406f40:	ldr	w1, [x19, #12]
  406f44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406f48:	mov	x20, #0x0                   	// #0
  406f4c:	add	x0, x0, #0x2fd
  406f50:	bl	401750 <printf@plt>
  406f54:	ldr	w0, [x19, #40]
  406f58:	cmp	w0, w20
  406f5c:	b.le	406f98 <printf@plt+0x5848>
  406f60:	ldr	x0, [x19, #32]
  406f64:	lsl	x21, x20, #3
  406f68:	ldr	x0, [x0, x21]
  406f6c:	ldr	x1, [x0]
  406f70:	ldr	x1, [x1, #64]
  406f74:	blr	x1
  406f78:	cbz	w0, 406f90 <printf@plt+0x5840>
  406f7c:	ldr	x0, [x19, #32]
  406f80:	ldr	x0, [x0, x21]
  406f84:	ldr	x1, [x0]
  406f88:	ldr	x1, [x1, #48]
  406f8c:	blr	x1
  406f90:	add	x20, x20, #0x1
  406f94:	b	406f54 <printf@plt+0x5804>
  406f98:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  406f9c:	add	x0, x0, #0xa1c
  406fa0:	bl	401440 <puts@plt>
  406fa4:	ldr	w2, [x19, #12]
  406fa8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406fac:	add	x0, x0, #0x30e
  406fb0:	mov	w1, w2
  406fb4:	bl	401750 <printf@plt>
  406fb8:	ldr	w2, [x19, #12]
  406fbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  406fc0:	add	x0, x0, #0x32a
  406fc4:	mov	w1, w2
  406fc8:	bl	401750 <printf@plt>
  406fcc:	mov	w0, w23
  406fd0:	ldp	x19, x20, [sp, #16]
  406fd4:	ldp	x21, x22, [sp, #32]
  406fd8:	ldp	x23, x24, [sp, #48]
  406fdc:	ldp	x25, x26, [sp, #64]
  406fe0:	ldr	x27, [sp, #80]
  406fe4:	ldp	x29, x30, [sp], #96
  406fe8:	ret
  406fec:	stp	x29, x30, [sp, #-32]!
  406ff0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  406ff4:	add	x1, x1, #0x380
  406ff8:	mov	x29, sp
  406ffc:	str	x19, [sp, #16]
  407000:	mov	x19, x0
  407004:	str	x1, [x0], #24
  407008:	bl	405b04 <printf@plt+0x43b4>
  40700c:	mov	x0, x19
  407010:	ldr	x19, [sp, #16]
  407014:	ldp	x29, x30, [sp], #32
  407018:	b	4056cc <printf@plt+0x3f7c>
  40701c:	stp	x29, x30, [sp, #-32]!
  407020:	mov	x29, sp
  407024:	str	x19, [sp, #16]
  407028:	mov	x19, x0
  40702c:	bl	406fec <printf@plt+0x589c>
  407030:	mov	x0, x19
  407034:	mov	x1, #0x38                  	// #56
  407038:	ldr	x19, [sp, #16]
  40703c:	ldp	x29, x30, [sp], #32
  407040:	b	40f1b8 <_ZdlPvm@@Base>
  407044:	stp	x29, x30, [sp, #-32]!
  407048:	mov	x29, sp
  40704c:	stp	x19, x20, [sp, #16]
  407050:	mov	x20, x0
  407054:	add	w19, w1, #0x1
  407058:	ldr	x0, [x0, #24]
  40705c:	ldr	x1, [x0]
  407060:	ldr	x2, [x1, #112]
  407064:	mov	w1, w19
  407068:	blr	x2
  40706c:	ldr	x0, [x20, #32]
  407070:	ldr	x1, [x0]
  407074:	ldr	x2, [x1, #112]
  407078:	mov	w1, w19
  40707c:	ldp	x19, x20, [sp, #16]
  407080:	mov	x16, x2
  407084:	ldp	x29, x30, [sp], #32
  407088:	br	x16
  40708c:	stp	x29, x30, [sp, #-32]!
  407090:	mov	x29, sp
  407094:	str	x19, [sp, #16]
  407098:	mov	x19, x0
  40709c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4070a0:	add	x0, x0, #0x5a8
  4070a4:	str	x0, [x19]
  4070a8:	ldr	x0, [x19, #24]
  4070ac:	cbz	x0, 4070bc <printf@plt+0x596c>
  4070b0:	ldr	x1, [x0]
  4070b4:	ldr	x1, [x1, #16]
  4070b8:	blr	x1
  4070bc:	ldr	x0, [x19, #32]
  4070c0:	cbz	x0, 4070d0 <printf@plt+0x5980>
  4070c4:	ldr	x1, [x0]
  4070c8:	ldr	x1, [x1, #16]
  4070cc:	blr	x1
  4070d0:	mov	x0, x19
  4070d4:	ldr	x19, [sp, #16]
  4070d8:	ldp	x29, x30, [sp], #32
  4070dc:	b	4056cc <printf@plt+0x3f7c>
  4070e0:	stp	x29, x30, [sp, #-32]!
  4070e4:	mov	x29, sp
  4070e8:	str	x19, [sp, #16]
  4070ec:	mov	x19, x0
  4070f0:	bl	40708c <printf@plt+0x593c>
  4070f4:	mov	x0, x19
  4070f8:	mov	x1, #0x28                  	// #40
  4070fc:	ldr	x19, [sp, #16]
  407100:	ldp	x29, x30, [sp], #32
  407104:	b	40f1b8 <_ZdlPvm@@Base>
  407108:	stp	x29, x30, [sp, #-80]!
  40710c:	mov	x29, sp
  407110:	stp	x19, x20, [sp, #16]
  407114:	mov	x19, x0
  407118:	ldr	w0, [x0, #16]
  40711c:	stp	x21, x22, [sp, #32]
  407120:	mov	w20, w1
  407124:	stp	x23, x24, [sp, #48]
  407128:	str	x25, [sp, #64]
  40712c:	cbz	w0, 407160 <printf@plt+0x5a10>
  407130:	mov	w0, w1
  407134:	bl	40532c <printf@plt+0x3bdc>
  407138:	ldr	w1, [x19, #12]
  40713c:	mov	w20, w0
  407140:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407144:	add	x0, x0, #0x72
  407148:	bl	401750 <printf@plt>
  40714c:	bl	405664 <printf@plt+0x3f14>
  407150:	ldr	w1, [x19, #12]
  407154:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407158:	add	x0, x0, #0x84
  40715c:	bl	401750 <printf@plt>
  407160:	ldr	x0, [x19, #24]
  407164:	ldr	x1, [x0]
  407168:	ldr	x2, [x1, #24]
  40716c:	mov	w1, w20
  407170:	blr	x2
  407174:	mov	w21, w0
  407178:	cbz	w0, 407378 <printf@plt+0x5c28>
  40717c:	ldr	x0, [x19, #24]
  407180:	ldr	w22, [x0, #12]
  407184:	ldr	x23, [x19, #32]
  407188:	ldr	x0, [x23]
  40718c:	ldr	x24, [x0, #24]
  407190:	mov	w0, w20
  407194:	bl	40533c <printf@plt+0x3bec>
  407198:	mov	w1, w0
  40719c:	mov	x0, x23
  4071a0:	blr	x24
  4071a4:	cmp	w0, #0x0
  4071a8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  4071ac:	b.eq	407380 <printf@plt+0x5c30>  // b.none
  4071b0:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4071b4:	add	x3, x3, #0x1c8
  4071b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4071bc:	mov	x2, x3
  4071c0:	mov	x1, x3
  4071c4:	add	x0, x0, #0x96
  4071c8:	bl	40e2dc <printf@plt+0xcb8c>
  4071cc:	ldr	w0, [x19, #16]
  4071d0:	cbz	w0, 4071e4 <printf@plt+0x5a94>
  4071d4:	ldr	w1, [x19, #12]
  4071d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4071dc:	add	x0, x0, #0xb1
  4071e0:	bl	401750 <printf@plt>
  4071e4:	ldp	x0, x1, [x19, #24]
  4071e8:	ldr	w2, [x0, #12]
  4071ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4071f0:	ldr	w3, [x1, #12]
  4071f4:	add	x0, x0, #0x3f8
  4071f8:	ldr	w1, [x19, #12]
  4071fc:	bl	401750 <printf@plt>
  407200:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407204:	ldr	w0, [x0, #3540]
  407208:	cbnz	w0, 407220 <printf@plt+0x5ad0>
  40720c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407210:	ldr	x1, [x0, #3480]
  407214:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407218:	add	x0, x0, #0x415
  40721c:	bl	401420 <fputs@plt>
  407220:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  407224:	adrp	x25, 42e000 <_Znam@GLIBCXX_3.4>
  407228:	mov	w20, #0x1                   	// #1
  40722c:	mov	w24, #0x3                   	// #3
  407230:	ldr	w1, [x0, #1204]
  407234:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  407238:	adrp	x23, 42e000 <_Znam@GLIBCXX_3.4>
  40723c:	ldr	w0, [x0, #3728]
  407240:	add	w1, w1, w0
  407244:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407248:	add	x0, x0, #0x426
  40724c:	lsl	w1, w1, #1
  407250:	bl	401750 <printf@plt>
  407254:	ldr	w1, [x19, #16]
  407258:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40725c:	cmp	w1, #0x0
  407260:	ldr	w2, [x0, #1188]
  407264:	ldr	w1, [x19, #12]
  407268:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40726c:	ldr	w0, [x0, #1192]
  407270:	csel	w2, w2, w0, ne  // ne = any
  407274:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407278:	add	x0, x0, #0x42d
  40727c:	bl	401750 <printf@plt>
  407280:	ldr	w1, [x19, #16]
  407284:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  407288:	cmp	w1, #0x0
  40728c:	ldr	w2, [x0, #1180]
  407290:	ldr	w1, [x19, #12]
  407294:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  407298:	ldr	w0, [x0, #1184]
  40729c:	csel	w2, w2, w0, ne  // ne = any
  4072a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4072a4:	add	x0, x0, #0x43b
  4072a8:	bl	401750 <printf@plt>
  4072ac:	ldp	w3, w1, [x19, #12]
  4072b0:	ldr	w5, [x25, #1160]
  4072b4:	cmp	w1, #0x0
  4072b8:	ldr	w4, [x23, #1176]
  4072bc:	ldr	x0, [x19, #24]
  4072c0:	csel	w6, w20, w24, ne  // ne = any
  4072c4:	mov	w1, w3
  4072c8:	mul	w6, w5, w6
  4072cc:	ldr	w2, [x0, #12]
  4072d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4072d4:	add	x0, x0, #0x449
  4072d8:	bl	401750 <printf@plt>
  4072dc:	ldp	w3, w1, [x19, #12]
  4072e0:	ldr	w5, [x25, #1160]
  4072e4:	cmp	w1, #0x0
  4072e8:	ldr	w4, [x23, #1176]
  4072ec:	ldr	x0, [x19, #32]
  4072f0:	csel	w6, w20, w24, ne  // ne = any
  4072f4:	mov	w1, w3
  4072f8:	ldr	w2, [x0, #12]
  4072fc:	mul	w6, w5, w6
  407300:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407304:	add	x0, x0, #0x47b
  407308:	bl	401750 <printf@plt>
  40730c:	ldr	x0, [x19, #24]
  407310:	ldr	w2, [x19, #12]
  407314:	ldr	w3, [x0, #12]
  407318:	mov	w1, w2
  40731c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407320:	add	x0, x0, #0x4ad
  407324:	bl	401750 <printf@plt>
  407328:	ldr	x0, [x19, #32]
  40732c:	ldr	w2, [x19, #12]
  407330:	ldr	w3, [x0, #12]
  407334:	mov	w1, w2
  407338:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40733c:	add	x0, x0, #0x4c9
  407340:	bl	401750 <printf@plt>
  407344:	cbz	w21, 40735c <printf@plt+0x5c0c>
  407348:	ldr	w1, [x19, #12]
  40734c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407350:	mov	w2, w22
  407354:	add	x0, x0, #0x4e5
  407358:	bl	401750 <printf@plt>
  40735c:	mov	w0, w21
  407360:	ldp	x19, x20, [sp, #16]
  407364:	ldp	x21, x22, [sp, #32]
  407368:	ldp	x23, x24, [sp, #48]
  40736c:	ldr	x25, [sp, #64]
  407370:	ldp	x29, x30, [sp], #80
  407374:	ret
  407378:	mov	w22, #0x0                   	// #0
  40737c:	b	407184 <printf@plt+0x5a34>
  407380:	ldr	x1, [x19, #32]
  407384:	mov	w21, w0
  407388:	ldr	w22, [x1, #12]
  40738c:	b	4071cc <printf@plt+0x5a7c>
  407390:	stp	x29, x30, [sp, #-32]!
  407394:	mov	x29, sp
  407398:	stp	x19, x20, [sp, #16]
  40739c:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4073a0:	mov	x20, x0
  4073a4:	ldr	x1, [x19, #3488]
  4073a8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  4073ac:	add	x0, x0, #0xce7
  4073b0:	bl	401420 <fputs@plt>
  4073b4:	ldr	x0, [x20, #24]
  4073b8:	ldr	x1, [x0]
  4073bc:	ldr	x1, [x1]
  4073c0:	blr	x1
  4073c4:	ldr	w0, [x20, #16]
  4073c8:	ldr	x1, [x19, #3488]
  4073cc:	cbz	w0, 407404 <printf@plt+0x5cb4>
  4073d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4073d4:	add	x0, x0, #0x507
  4073d8:	bl	401420 <fputs@plt>
  4073dc:	ldr	x0, [x20, #32]
  4073e0:	ldr	x1, [x0]
  4073e4:	ldr	x1, [x1]
  4073e8:	blr	x1
  4073ec:	ldr	x1, [x19, #3488]
  4073f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4073f4:	ldp	x19, x20, [sp, #16]
  4073f8:	add	x0, x0, #0xc22
  4073fc:	ldp	x29, x30, [sp], #32
  407400:	b	401420 <fputs@plt>
  407404:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407408:	add	x0, x0, #0x517
  40740c:	b	4073d8 <printf@plt+0x5c88>
  407410:	stp	x29, x30, [sp, #-64]!
  407414:	mov	x29, sp
  407418:	stp	x19, x20, [sp, #16]
  40741c:	mov	x19, x0
  407420:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407424:	stp	x21, x22, [sp, #32]
  407428:	ldr	w0, [x0, #3500]
  40742c:	stp	x23, x24, [sp, #48]
  407430:	cbnz	w0, 4075c4 <printf@plt+0x5e74>
  407434:	ldr	w0, [x19, #16]
  407438:	cbz	w0, 40744c <printf@plt+0x5cfc>
  40743c:	ldr	w1, [x19, #12]
  407440:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  407444:	add	x0, x0, #0xf88
  407448:	bl	401750 <printf@plt>
  40744c:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e48>
  407450:	add	x22, x22, #0xf96
  407454:	mov	x0, x22
  407458:	bl	401750 <printf@plt>
  40745c:	ldr	w1, [x19, #12]
  407460:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  407464:	add	x0, x0, #0xf9d
  407468:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  40746c:	add	x21, x21, #0x52b
  407470:	adrp	x20, 415000 <_ZdlPvm@@Base+0x5e48>
  407474:	add	x20, x20, #0xa1c
  407478:	bl	401750 <printf@plt>
  40747c:	ldr	x0, [x19, #24]
  407480:	ldr	w1, [x19, #12]
  407484:	ldr	w2, [x0, #12]
  407488:	mov	x0, x21
  40748c:	bl	401750 <printf@plt>
  407490:	ldr	x0, [x19, #24]
  407494:	ldr	x1, [x0]
  407498:	ldr	x1, [x1, #48]
  40749c:	blr	x1
  4074a0:	mov	x0, x20
  4074a4:	bl	401750 <printf@plt>
  4074a8:	mov	x0, x22
  4074ac:	bl	401750 <printf@plt>
  4074b0:	ldr	w1, [x19, #12]
  4074b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4074b8:	add	x0, x0, #0xfd5
  4074bc:	bl	401750 <printf@plt>
  4074c0:	ldr	x0, [x19, #32]
  4074c4:	ldr	w1, [x19, #12]
  4074c8:	ldr	w2, [x0, #12]
  4074cc:	mov	x0, x21
  4074d0:	bl	401750 <printf@plt>
  4074d4:	ldr	x0, [x19, #32]
  4074d8:	ldr	x1, [x0]
  4074dc:	ldr	x1, [x1, #48]
  4074e0:	blr	x1
  4074e4:	mov	x0, x20
  4074e8:	bl	401750 <printf@plt>
  4074ec:	ldr	w0, [x19, #16]
  4074f0:	cbz	w0, 407504 <printf@plt+0x5db4>
  4074f4:	ldr	w1, [x19, #12]
  4074f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4074fc:	add	x0, x0, #0xc
  407500:	bl	401750 <printf@plt>
  407504:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  407508:	adrp	x22, 42e000 <_Znam@GLIBCXX_3.4>
  40750c:	adrp	x20, 412000 <_ZdlPvm@@Base+0x2e48>
  407510:	add	x20, x20, #0x522
  407514:	ldr	w1, [x21, #1204]
  407518:	mov	x0, x20
  40751c:	adrp	x24, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407520:	adrp	x23, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407524:	bl	401750 <printf@plt>
  407528:	ldr	w1, [x22, #1176]
  40752c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407530:	add	x0, x0, #0x546
  407534:	bl	401750 <printf@plt>
  407538:	ldr	w1, [x24, #3540]
  40753c:	adrp	x2, 413000 <_ZdlPvm@@Base+0x3e48>
  407540:	add	x2, x2, #0x527
  407544:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407548:	cmp	w1, #0x0
  40754c:	add	x0, x0, #0x522
  407550:	ldr	x1, [x23, #3480]
  407554:	csel	x0, x0, x2, ne  // ne = any
  407558:	bl	401420 <fputs@plt>
  40755c:	ldr	w1, [x19, #12]
  407560:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407564:	ldr	w2, [x21, #1204]
  407568:	add	x0, x0, #0x54f
  40756c:	lsl	w2, w2, #1
  407570:	bl	401750 <printf@plt>
  407574:	ldr	w1, [x24, #3540]
  407578:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4e48>
  40757c:	add	x2, x2, #0xc7e
  407580:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  407584:	cmp	w1, #0x0
  407588:	add	x0, x0, #0xc74
  40758c:	ldr	x1, [x23, #3480]
  407590:	csel	x0, x0, x2, ne  // ne = any
  407594:	bl	401420 <fputs@plt>
  407598:	ldr	w1, [x22, #1176]
  40759c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4075a0:	add	x0, x0, #0x55d
  4075a4:	bl	401750 <printf@plt>
  4075a8:	ldr	w1, [x21, #1204]
  4075ac:	mov	x0, x20
  4075b0:	ldp	x19, x20, [sp, #16]
  4075b4:	ldp	x21, x22, [sp, #32]
  4075b8:	ldp	x23, x24, [sp, #48]
  4075bc:	ldp	x29, x30, [sp], #64
  4075c0:	b	401750 <printf@plt>
  4075c4:	cmp	w0, #0x1
  4075c8:	b.ne	407614 <printf@plt+0x5ec4>  // b.any
  4075cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4075d0:	add	x0, x0, #0x565
  4075d4:	bl	401750 <printf@plt>
  4075d8:	ldr	x0, [x19, #24]
  4075dc:	ldr	x1, [x0]
  4075e0:	ldr	x1, [x1, #48]
  4075e4:	blr	x1
  4075e8:	ldr	x0, [x19, #32]
  4075ec:	ldr	x1, [x0]
  4075f0:	ldr	x1, [x1, #48]
  4075f4:	blr	x1
  4075f8:	ldp	x19, x20, [sp, #16]
  4075fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407600:	ldp	x21, x22, [sp, #32]
  407604:	add	x0, x0, #0x56d
  407608:	ldp	x23, x24, [sp, #48]
  40760c:	ldp	x29, x30, [sp], #64
  407610:	b	401750 <printf@plt>
  407614:	ldp	x19, x20, [sp, #16]
  407618:	ldp	x21, x22, [sp, #32]
  40761c:	ldp	x23, x24, [sp, #48]
  407620:	ldp	x29, x30, [sp], #64
  407624:	ret
  407628:	stp	x29, x30, [sp, #-48]!
  40762c:	mov	x29, sp
  407630:	stp	x19, x20, [sp, #16]
  407634:	mov	x20, x1
  407638:	str	x21, [sp, #32]
  40763c:	mov	x21, x0
  407640:	mov	x0, #0x28                  	// #40
  407644:	bl	40f158 <_Znwm@@Base>
  407648:	mov	x19, x0
  40764c:	bl	4056a0 <printf@plt+0x3f50>
  407650:	b	40766c <printf@plt+0x5f1c>
  407654:	mov	x1, #0x28                  	// #40
  407658:	mov	x20, x0
  40765c:	mov	x0, x19
  407660:	bl	40f1b8 <_ZdlPvm@@Base>
  407664:	mov	x0, x20
  407668:	bl	4016f0 <_Unwind_Resume@plt>
  40766c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407670:	add	x0, x0, #0x5a8
  407674:	str	x0, [x19]
  407678:	mov	w0, #0x7                   	// #7
  40767c:	str	w0, [x19, #8]
  407680:	mov	x0, x19
  407684:	str	wzr, [x19, #16]
  407688:	stp	x21, x20, [x19, #24]
  40768c:	ldp	x19, x20, [sp, #16]
  407690:	ldr	x21, [sp, #32]
  407694:	ldp	x29, x30, [sp], #48
  407698:	ret
  40769c:	stp	x29, x30, [sp, #-48]!
  4076a0:	mov	x29, sp
  4076a4:	stp	x19, x20, [sp, #16]
  4076a8:	mov	x20, x1
  4076ac:	str	x21, [sp, #32]
  4076b0:	mov	x21, x0
  4076b4:	mov	x0, #0x28                  	// #40
  4076b8:	bl	40f158 <_Znwm@@Base>
  4076bc:	mov	x19, x0
  4076c0:	bl	4056a0 <printf@plt+0x3f50>
  4076c4:	b	4076e0 <printf@plt+0x5f90>
  4076c8:	mov	x1, #0x28                  	// #40
  4076cc:	mov	x20, x0
  4076d0:	mov	x0, x19
  4076d4:	bl	40f1b8 <_ZdlPvm@@Base>
  4076d8:	mov	x0, x20
  4076dc:	bl	4016f0 <_Unwind_Resume@plt>
  4076e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4076e4:	add	x0, x0, #0x5a8
  4076e8:	str	x0, [x19]
  4076ec:	mov	w0, #0x1                   	// #1
  4076f0:	str	w0, [x19, #16]
  4076f4:	mov	w0, #0x7                   	// #7
  4076f8:	str	w0, [x19, #8]
  4076fc:	mov	x0, x19
  407700:	stp	x21, x20, [x19, #24]
  407704:	ldp	x19, x20, [sp, #16]
  407708:	ldr	x21, [sp, #32]
  40770c:	ldp	x29, x30, [sp], #48
  407710:	ret
  407714:	stp	x29, x30, [sp, #-48]!
  407718:	mov	x29, sp
  40771c:	stp	x19, x20, [sp, #16]
  407720:	mov	x19, x0
  407724:	mov	x20, x3
  407728:	stp	x21, x22, [sp, #32]
  40772c:	mov	w22, w1
  407730:	mov	x21, x2
  407734:	bl	4056a0 <printf@plt+0x3f50>
  407738:	str	w22, [x19, #16]
  40773c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407740:	add	x0, x0, #0x5a8
  407744:	str	x0, [x19]
  407748:	mov	w0, #0x7                   	// #7
  40774c:	stp	x21, x20, [x19, #24]
  407750:	ldp	x21, x22, [sp, #32]
  407754:	str	w0, [x19, #8]
  407758:	ldp	x19, x20, [sp, #16]
  40775c:	ldp	x29, x30, [sp], #48
  407760:	ret
  407764:	tbz	w1, #0, 407770 <printf@plt+0x6020>
  407768:	mov	w2, #0x1                   	// #1
  40776c:	strb	w2, [x0, #18]
  407770:	tbz	w1, #1, 40777c <printf@plt+0x602c>
  407774:	mov	w1, #0x1                   	// #1
  407778:	strb	w1, [x0, #17]
  40777c:	ret
  407780:	ldrb	w0, [x0, #16]
  407784:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  407788:	add	x1, x1, #0xe98
  40778c:	add	x0, x1, x0, lsl #3
  407790:	ldr	w0, [x0, #4]
  407794:	cmp	w0, #0x1
  407798:	cset	w0, eq  // eq = none
  40779c:	ret
  4077a0:	mov	w0, #0x1                   	// #1
  4077a4:	ret
  4077a8:	tbnz	w1, #31, 4077c0 <printf@plt+0x6070>
  4077ac:	ldrb	w3, [x0, #16]
  4077b0:	adrp	x4, 431000 <stderr@@GLIBC_2.17+0x1260>
  4077b4:	add	x4, x4, #0xe98
  4077b8:	lsl	x3, x3, #3
  4077bc:	str	w1, [x4, x3]
  4077c0:	tbnz	w2, #31, 4077d8 <printf@plt+0x6088>
  4077c4:	ldrb	w0, [x0, #16]
  4077c8:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  4077cc:	add	x1, x1, #0xe98
  4077d0:	add	x0, x1, x0, lsl #3
  4077d4:	str	w2, [x0, #4]
  4077d8:	ret
  4077dc:	stp	x29, x30, [sp, #-32]!
  4077e0:	mov	x29, sp
  4077e4:	str	x19, [sp, #16]
  4077e8:	mov	x19, x0
  4077ec:	ldr	x0, [x0, #16]
  4077f0:	ldr	x1, [x0]
  4077f4:	ldr	x1, [x1, #48]
  4077f8:	blr	x1
  4077fc:	ldr	x0, [x19, #24]
  407800:	ldr	x19, [sp, #16]
  407804:	ldr	x1, [x0]
  407808:	ldp	x29, x30, [sp], #32
  40780c:	ldr	x1, [x1, #48]
  407810:	mov	x16, x1
  407814:	br	x16
  407818:	stp	x29, x30, [sp, #-48]!
  40781c:	mov	x29, sp
  407820:	stp	x19, x20, [sp, #16]
  407824:	mov	x19, x0
  407828:	mov	w20, w1
  40782c:	ldr	x0, [x0, #16]
  407830:	ldr	x3, [x0]
  407834:	ldr	x3, [x3, #96]
  407838:	str	x21, [sp, #32]
  40783c:	mov	w21, w2
  407840:	blr	x3
  407844:	ldr	x0, [x19, #24]
  407848:	mov	w2, w21
  40784c:	ldr	x21, [sp, #32]
  407850:	ldr	x1, [x0]
  407854:	ldr	x3, [x1, #96]
  407858:	mov	w1, w20
  40785c:	ldp	x19, x20, [sp, #16]
  407860:	mov	x16, x3
  407864:	ldp	x29, x30, [sp], #48
  407868:	br	x16
  40786c:	stp	x29, x30, [sp, #-48]!
  407870:	mov	x29, sp
  407874:	stp	x19, x20, [sp, #16]
  407878:	mov	x20, x0
  40787c:	mov	x19, #0x0                   	// #0
  407880:	stp	x21, x22, [sp, #32]
  407884:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  407888:	add	x21, x21, #0x4c8
  40788c:	ldr	x0, [x21, x19, lsl #3]
  407890:	mov	w22, w19
  407894:	cbz	x0, 4078bc <printf@plt+0x616c>
  407898:	mov	x1, x20
  40789c:	add	x19, x19, #0x1
  4078a0:	bl	401660 <strcmp@plt>
  4078a4:	cbnz	w0, 40788c <printf@plt+0x613c>
  4078a8:	mov	w0, w22
  4078ac:	ldp	x19, x20, [sp, #16]
  4078b0:	ldp	x21, x22, [sp, #32]
  4078b4:	ldp	x29, x30, [sp], #48
  4078b8:	ret
  4078bc:	mov	w22, #0xffffffff            	// #-1
  4078c0:	b	4078a8 <printf@plt+0x6158>
  4078c4:	stp	x29, x30, [sp, #-32]!
  4078c8:	mov	x29, sp
  4078cc:	stp	x19, x20, [sp, #16]
  4078d0:	mov	x20, x0
  4078d4:	mov	w19, #0x0                   	// #0
  4078d8:	ldr	w1, [x20, #8]
  4078dc:	ldr	x0, [x20]
  4078e0:	cmp	w1, w19
  4078e4:	b.ls	4078fc <printf@plt+0x61ac>  // b.plast
  4078e8:	ubfiz	x1, x19, #4, #32
  4078ec:	add	w19, w19, #0x1
  4078f0:	ldr	x0, [x0, x1]
  4078f4:	bl	4014e0 <free@plt>
  4078f8:	b	4078d8 <printf@plt+0x6188>
  4078fc:	cbz	x0, 40790c <printf@plt+0x61bc>
  407900:	ldp	x19, x20, [sp, #16]
  407904:	ldp	x29, x30, [sp], #32
  407908:	b	401620 <_ZdaPv@plt>
  40790c:	ldp	x19, x20, [sp, #16]
  407910:	ldp	x29, x30, [sp], #32
  407914:	ret
  407918:	stp	x29, x30, [sp, #-48]!
  40791c:	mov	x29, sp
  407920:	stp	x19, x20, [sp, #16]
  407924:	mov	x19, x0
  407928:	ldr	x0, [x0, #16]
  40792c:	ldr	x2, [x0]
  407930:	ldr	x2, [x2, #24]
  407934:	str	x21, [sp, #32]
  407938:	mov	w21, w1
  40793c:	blr	x2
  407940:	mov	w20, w0
  407944:	ldr	x0, [x19, #24]
  407948:	ldr	x1, [x0]
  40794c:	ldr	x2, [x1, #24]
  407950:	mov	w1, w21
  407954:	blr	x2
  407958:	ldp	x0, x1, [x19, #16]
  40795c:	ldr	w2, [x0, #12]
  407960:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407964:	ldr	w3, [x1, #12]
  407968:	add	x0, x0, #0x620
  40796c:	ldr	w1, [x19, #12]
  407970:	bl	401750 <printf@plt>
  407974:	ldp	x0, x1, [x19, #16]
  407978:	ldr	w2, [x0, #12]
  40797c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407980:	ldr	w3, [x1, #12]
  407984:	add	x0, x0, #0x63d
  407988:	ldr	w1, [x19, #12]
  40798c:	bl	401750 <printf@plt>
  407990:	ldp	x0, x1, [x19, #16]
  407994:	ldr	w2, [x0, #12]
  407998:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40799c:	ldr	w3, [x1, #12]
  4079a0:	add	x0, x0, #0x65a
  4079a4:	ldr	w1, [x19, #12]
  4079a8:	bl	401750 <printf@plt>
  4079ac:	mov	w0, w20
  4079b0:	ldp	x19, x20, [sp, #16]
  4079b4:	ldr	x21, [sp, #32]
  4079b8:	ldp	x29, x30, [sp], #48
  4079bc:	ret
  4079c0:	stp	x29, x30, [sp, #-32]!
  4079c4:	mov	x29, sp
  4079c8:	str	x19, [sp, #16]
  4079cc:	mov	x19, x0
  4079d0:	ldr	x0, [x0, #16]
  4079d4:	ldr	x1, [x0]
  4079d8:	ldr	x1, [x1, #32]
  4079dc:	blr	x1
  4079e0:	ldp	x1, x0, [x19, #16]
  4079e4:	ldr	w3, [x1, #12]
  4079e8:	ldr	w1, [x19, #12]
  4079ec:	ldr	x19, [sp, #16]
  4079f0:	ldp	x29, x30, [sp], #32
  4079f4:	ldr	w2, [x0, #12]
  4079f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4079fc:	add	x0, x0, #0x677
  407a00:	b	401750 <printf@plt>
  407a04:	stp	x29, x30, [sp, #-48]!
  407a08:	mov	x29, sp
  407a0c:	stp	x19, x20, [sp, #16]
  407a10:	mov	x19, x0
  407a14:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407a18:	str	x21, [sp, #32]
  407a1c:	ldr	w0, [x0, #3500]
  407a20:	cbnz	w0, 407adc <printf@plt+0x638c>
  407a24:	ldrb	w0, [x19, #16]
  407a28:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  407a2c:	add	x1, x1, #0xe98
  407a30:	add	x0, x1, x0, lsl #3
  407a34:	ldr	w21, [x0, #4]
  407a38:	cmp	w21, #0x1
  407a3c:	b.eq	407a54 <printf@plt+0x6304>  // b.none
  407a40:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  407a44:	ldr	x1, [x0, #3712]
  407a48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  407a4c:	add	x0, x0, #0x856
  407a50:	bl	401750 <printf@plt>
  407a54:	ldrb	w0, [x19, #18]
  407a58:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407a5c:	cbnz	w0, 407a70 <printf@plt+0x6320>
  407a60:	ldr	x1, [x20, #3480]
  407a64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407a68:	add	x0, x0, #0x697
  407a6c:	bl	401420 <fputs@plt>
  407a70:	ldrb	w0, [x19, #16]
  407a74:	cmp	w0, #0x5c
  407a78:	b.ne	407ac8 <printf@plt+0x6378>  // b.any
  407a7c:	ldr	x1, [x20, #3480]
  407a80:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407a84:	add	x0, x0, #0x69a
  407a88:	bl	401420 <fputs@plt>
  407a8c:	ldrb	w0, [x19, #17]
  407a90:	ldr	x1, [x20, #3480]
  407a94:	cbnz	w0, 407ad0 <printf@plt+0x6380>
  407a98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407a9c:	add	x0, x0, #0x6f5
  407aa0:	bl	401420 <fputs@plt>
  407aa4:	cmp	w21, #0x1
  407aa8:	b.eq	407bc8 <printf@plt+0x6478>  // b.none
  407aac:	ldr	x1, [x20, #3480]
  407ab0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407ab4:	ldp	x19, x20, [sp, #16]
  407ab8:	add	x0, x0, #0x6a0
  407abc:	ldr	x21, [sp, #32]
  407ac0:	ldp	x29, x30, [sp], #48
  407ac4:	b	401420 <fputs@plt>
  407ac8:	bl	401550 <putchar@plt>
  407acc:	b	407a8c <printf@plt+0x633c>
  407ad0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407ad4:	add	x0, x0, #0x69d
  407ad8:	b	407aa0 <printf@plt+0x6350>
  407adc:	cmp	w0, #0x1
  407ae0:	b.ne	407bc8 <printf@plt+0x6478>  // b.any
  407ae4:	ldrb	w0, [x19, #16]
  407ae8:	sub	w1, w0, #0x30
  407aec:	cmp	w1, #0x9
  407af0:	b.hi	407b40 <printf@plt+0x63f0>  // b.pmore
  407af4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407af8:	add	x0, x0, #0x6a4
  407afc:	bl	401750 <printf@plt>
  407b00:	ldrb	w0, [x19, #16]
  407b04:	cmp	w0, #0x3c
  407b08:	b.ne	407b6c <printf@plt+0x641c>  // b.any
  407b0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b10:	add	x0, x0, #0x6b3
  407b14:	bl	401750 <printf@plt>
  407b18:	ldrb	w0, [x19, #16]
  407b1c:	sub	w1, w0, #0x30
  407b20:	cmp	w1, #0x9
  407b24:	b.hi	407b9c <printf@plt+0x644c>  // b.pmore
  407b28:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b2c:	add	x0, x0, #0x6c3
  407b30:	ldp	x19, x20, [sp, #16]
  407b34:	ldr	x21, [sp, #32]
  407b38:	ldp	x29, x30, [sp], #48
  407b3c:	b	401750 <printf@plt>
  407b40:	sbfiz	x0, x0, #3, #32
  407b44:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  407b48:	add	x1, x1, #0xe98
  407b4c:	ldr	w0, [x1, x0]
  407b50:	cbz	w0, 407b60 <printf@plt+0x6410>
  407b54:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b58:	add	x0, x0, #0x6a9
  407b5c:	b	407afc <printf@plt+0x63ac>
  407b60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b64:	add	x0, x0, #0x6ae
  407b68:	b	407afc <printf@plt+0x63ac>
  407b6c:	cmp	w0, #0x3e
  407b70:	b.ne	407b80 <printf@plt+0x6430>  // b.any
  407b74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b78:	add	x0, x0, #0x6b8
  407b7c:	b	407b14 <printf@plt+0x63c4>
  407b80:	cmp	w0, #0x26
  407b84:	b.ne	407b94 <printf@plt+0x6444>  // b.any
  407b88:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407b8c:	add	x0, x0, #0x6bd
  407b90:	b	407b14 <printf@plt+0x63c4>
  407b94:	bl	401550 <putchar@plt>
  407b98:	b	407b18 <printf@plt+0x63c8>
  407b9c:	sbfiz	x0, x0, #3, #32
  407ba0:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1260>
  407ba4:	add	x1, x1, #0xe98
  407ba8:	ldr	w0, [x1, x0]
  407bac:	cbz	w0, 407bbc <printf@plt+0x646c>
  407bb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  407bb4:	add	x0, x0, #0xd69
  407bb8:	b	407b30 <printf@plt+0x63e0>
  407bbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  407bc0:	add	x0, x0, #0x6c9
  407bc4:	b	407b30 <printf@plt+0x63e0>
  407bc8:	ldp	x19, x20, [sp, #16]
  407bcc:	ldr	x21, [sp, #32]
  407bd0:	ldp	x29, x30, [sp], #48
  407bd4:	ret
  407bd8:	stp	x29, x30, [sp, #-16]!
  407bdc:	mov	x29, sp
  407be0:	ldr	x0, [x0, #16]
  407be4:	ldr	x1, [x0]
  407be8:	ldr	x1, [x1]
  407bec:	blr	x1
  407bf0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407bf4:	ldp	x29, x30, [sp], #16
  407bf8:	ldr	x1, [x0, #3488]
  407bfc:	mov	w0, #0x27                  	// #39
  407c00:	b	401480 <putc@plt>
  407c04:	ldr	x2, [x0, #16]
  407c08:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407c0c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  407c10:	add	x1, x1, #0x6cf
  407c14:	ldr	x0, [x0, #3488]
  407c18:	b	401470 <fprintf@plt>
  407c1c:	stp	x29, x30, [sp, #-32]!
  407c20:	mov	x29, sp
  407c24:	str	x19, [sp, #16]
  407c28:	mov	x19, x0
  407c2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  407c30:	add	x0, x0, #0x410
  407c34:	str	x0, [x19]
  407c38:	ldr	x0, [x19, #24]
  407c3c:	cbz	x0, 407c4c <printf@plt+0x64fc>
  407c40:	ldr	x1, [x0]
  407c44:	ldr	x1, [x1, #16]
  407c48:	blr	x1
  407c4c:	mov	x0, x19
  407c50:	ldr	x19, [sp, #16]
  407c54:	ldp	x29, x30, [sp], #32
  407c58:	b	405bec <printf@plt+0x449c>
  407c5c:	stp	x29, x30, [sp, #-32]!
  407c60:	mov	x29, sp
  407c64:	str	x19, [sp, #16]
  407c68:	mov	x19, x0
  407c6c:	bl	407c1c <printf@plt+0x64cc>
  407c70:	mov	x0, x19
  407c74:	mov	x1, #0x20                  	// #32
  407c78:	ldr	x19, [sp, #16]
  407c7c:	ldp	x29, x30, [sp], #32
  407c80:	b	40f1b8 <_ZdlPvm@@Base>
  407c84:	stp	x29, x30, [sp, #-32]!
  407c88:	mov	x29, sp
  407c8c:	stp	x19, x20, [sp, #16]
  407c90:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407c94:	ldrb	w19, [x0, #16]
  407c98:	ldr	x1, [x20, #3488]
  407c9c:	mov	w0, w19
  407ca0:	cmp	w19, #0x5c
  407ca4:	b.ne	407cb4 <printf@plt+0x6564>  // b.any
  407ca8:	bl	401480 <putc@plt>
  407cac:	ldr	x1, [x20, #3488]
  407cb0:	mov	w0, w19
  407cb4:	ldp	x19, x20, [sp, #16]
  407cb8:	ldp	x29, x30, [sp], #32
  407cbc:	b	401480 <putc@plt>
  407cc0:	stp	x29, x30, [sp, #-32]!
  407cc4:	mov	x29, sp
  407cc8:	str	x19, [sp, #16]
  407ccc:	mov	x19, x0
  407cd0:	ldr	x0, [x0, #16]
  407cd4:	bl	4014e0 <free@plt>
  407cd8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  407cdc:	add	x0, x0, #0xcf0
  407ce0:	str	x0, [x19]
  407ce4:	mov	x0, x19
  407ce8:	ldr	x19, [sp, #16]
  407cec:	ldp	x29, x30, [sp], #32
  407cf0:	b	4056cc <printf@plt+0x3f7c>
  407cf4:	stp	x29, x30, [sp, #-32]!
  407cf8:	mov	x29, sp
  407cfc:	str	x19, [sp, #16]
  407d00:	mov	x19, x0
  407d04:	bl	407cc0 <printf@plt+0x6570>
  407d08:	mov	x0, x19
  407d0c:	mov	x1, #0x18                  	// #24
  407d10:	ldr	x19, [sp, #16]
  407d14:	ldp	x29, x30, [sp], #32
  407d18:	b	40f1b8 <_ZdlPvm@@Base>
  407d1c:	stp	x29, x30, [sp, #-48]!
  407d20:	mov	x29, sp
  407d24:	stp	x19, x20, [sp, #16]
  407d28:	adrp	x19, 42e000 <_Znam@GLIBCXX_3.4>
  407d2c:	add	x19, x19, #0x530
  407d30:	str	x21, [sp, #32]
  407d34:	mov	x21, x0
  407d38:	mov	x20, #0x12f                 	// #303
  407d3c:	ldr	x0, [x19]
  407d40:	mov	x1, x21
  407d44:	bl	401660 <strcmp@plt>
  407d48:	cbnz	w0, 407d60 <printf@plt+0x6610>
  407d4c:	ldr	x0, [x19, #8]
  407d50:	ldp	x19, x20, [sp, #16]
  407d54:	ldr	x21, [sp, #32]
  407d58:	ldp	x29, x30, [sp], #48
  407d5c:	ret
  407d60:	add	x19, x19, #0x10
  407d64:	subs	x20, x20, #0x1
  407d68:	b.ne	407d3c <printf@plt+0x65ec>  // b.any
  407d6c:	mov	x0, #0x0                   	// #0
  407d70:	b	407d50 <printf@plt+0x6600>
  407d74:	str	xzr, [x0]
  407d78:	ret
  407d7c:	stp	xzr, xzr, [x0]
  407d80:	ret
  407d84:	stp	x29, x30, [sp, #-32]!
  407d88:	mov	x29, sp
  407d8c:	str	x19, [sp, #16]
  407d90:	mov	x19, x0
  407d94:	mov	w0, #0x11                  	// #17
  407d98:	str	w0, [x19, #8]
  407d9c:	mov	x0, #0x110                 	// #272
  407da0:	bl	401410 <_Znam@plt>
  407da4:	mov	x1, x0
  407da8:	add	x2, x0, #0x110
  407dac:	stp	xzr, xzr, [x1]
  407db0:	add	x1, x1, #0x10
  407db4:	cmp	x2, x1
  407db8:	b.ne	407dac <printf@plt+0x665c>  // b.any
  407dbc:	str	x0, [x19]
  407dc0:	str	wzr, [x19, #12]
  407dc4:	ldr	x19, [sp, #16]
  407dc8:	ldp	x29, x30, [sp], #32
  407dcc:	ret
  407dd0:	stp	x29, x30, [sp, #-96]!
  407dd4:	mov	x29, sp
  407dd8:	stp	x19, x20, [sp, #16]
  407ddc:	mov	x20, x0
  407de0:	stp	x21, x22, [sp, #32]
  407de4:	mov	x22, x1
  407de8:	mov	x21, x2
  407dec:	stp	x23, x24, [sp, #48]
  407df0:	stp	x25, x26, [sp, #64]
  407df4:	stp	x27, x28, [sp, #80]
  407df8:	cbnz	x1, 407e0c <printf@plt+0x66bc>
  407dfc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  407e00:	mov	w0, #0x1df                 	// #479
  407e04:	add	x1, x1, #0x6d5
  407e08:	bl	40dbb0 <printf@plt+0xc460>
  407e0c:	mov	x0, x22
  407e10:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  407e14:	ldr	w25, [x20, #8]
  407e18:	mov	x23, x0
  407e1c:	ldr	x24, [x20]
  407e20:	mov	w0, w25
  407e24:	sub	w27, w25, #0x1
  407e28:	udiv	x19, x23, x0
  407e2c:	msub	w19, w19, w0, w23
  407e30:	ubfiz	x0, x19, #4, #32
  407e34:	add	x28, x24, x0
  407e38:	ldr	x26, [x24, x0]
  407e3c:	cbz	x26, 407e88 <printf@plt+0x6738>
  407e40:	mov	x1, x22
  407e44:	mov	x0, x26
  407e48:	bl	401660 <strcmp@plt>
  407e4c:	cbnz	w0, 407e78 <printf@plt+0x6728>
  407e50:	str	x21, [x28, #8]
  407e54:	mov	x21, x26
  407e58:	mov	x0, x21
  407e5c:	ldp	x19, x20, [sp, #16]
  407e60:	ldp	x21, x22, [sp, #32]
  407e64:	ldp	x23, x24, [sp, #48]
  407e68:	ldp	x25, x26, [sp, #64]
  407e6c:	ldp	x27, x28, [sp, #80]
  407e70:	ldp	x29, x30, [sp], #96
  407e74:	ret
  407e78:	sub	w0, w19, #0x1
  407e7c:	cmp	w19, #0x0
  407e80:	csel	w19, w0, w27, ne  // ne = any
  407e84:	b	407e30 <printf@plt+0x66e0>
  407e88:	cbz	x21, 407e58 <printf@plt+0x6708>
  407e8c:	ldr	w0, [x20, #12]
  407e90:	cmp	w25, w0, lsl #2
  407e94:	b.hi	407f8c <printf@plt+0x683c>  // b.pmore
  407e98:	mov	w0, w25
  407e9c:	bl	40f220 <_ZdlPvm@@Base+0x68>
  407ea0:	str	w0, [x20, #8]
  407ea4:	ubfiz	x19, x0, #4, #32
  407ea8:	mov	x0, x19
  407eac:	bl	401410 <_Znam@plt>
  407eb0:	add	x19, x0, x19
  407eb4:	mov	x1, x0
  407eb8:	cmp	x1, x19
  407ebc:	b.eq	407ecc <printf@plt+0x677c>  // b.none
  407ec0:	stp	xzr, xzr, [x1]
  407ec4:	add	x1, x1, #0x10
  407ec8:	b	407eb8 <printf@plt+0x6768>
  407ecc:	mov	x19, x24
  407ed0:	add	x25, x24, w25, uxtw #4
  407ed4:	str	x0, [x20]
  407ed8:	cmp	x25, x19
  407edc:	b.eq	407f4c <printf@plt+0x67fc>  // b.none
  407ee0:	ldr	x0, [x19]
  407ee4:	cbz	x0, 407ef4 <printf@plt+0x67a4>
  407ee8:	ldr	x1, [x19, #8]
  407eec:	cbnz	x1, 407efc <printf@plt+0x67ac>
  407ef0:	bl	4014e0 <free@plt>
  407ef4:	add	x19, x19, #0x10
  407ef8:	b	407ed8 <printf@plt+0x6788>
  407efc:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  407f00:	ldr	w2, [x20, #8]
  407f04:	mov	w3, w2
  407f08:	sub	w2, w2, #0x1
  407f0c:	udiv	x1, x0, x3
  407f10:	msub	w0, w1, w3, w0
  407f14:	ldr	x3, [x20]
  407f18:	ubfiz	x4, x0, #4, #32
  407f1c:	add	x1, x3, x4
  407f20:	ldr	x4, [x3, x4]
  407f24:	cbz	x4, 407f38 <printf@plt+0x67e8>
  407f28:	sub	w1, w0, #0x1
  407f2c:	cmp	w0, #0x0
  407f30:	csel	w0, w1, w2, ne  // ne = any
  407f34:	b	407f18 <printf@plt+0x67c8>
  407f38:	ldr	x0, [x19]
  407f3c:	str	x0, [x1]
  407f40:	ldr	x0, [x19, #8]
  407f44:	str	x0, [x1, #8]
  407f48:	b	407ef4 <printf@plt+0x67a4>
  407f4c:	ldr	w0, [x20, #8]
  407f50:	ldr	x2, [x20]
  407f54:	mov	w1, w0
  407f58:	sub	w0, w0, #0x1
  407f5c:	udiv	x19, x23, x1
  407f60:	msub	w19, w19, w1, w23
  407f64:	ubfiz	x1, x19, #4, #32
  407f68:	ldr	x1, [x2, x1]
  407f6c:	cbz	x1, 407f80 <printf@plt+0x6830>
  407f70:	sub	w1, w19, #0x1
  407f74:	cmp	w19, #0x0
  407f78:	csel	w19, w1, w0, ne  // ne = any
  407f7c:	b	407f64 <printf@plt+0x6814>
  407f80:	cbz	x24, 407f8c <printf@plt+0x683c>
  407f84:	mov	x0, x24
  407f88:	bl	401620 <_ZdaPv@plt>
  407f8c:	mov	x0, x22
  407f90:	bl	401460 <strlen@plt>
  407f94:	add	x0, x0, #0x1
  407f98:	bl	401680 <malloc@plt>
  407f9c:	mov	x1, x22
  407fa0:	mov	x23, x0
  407fa4:	bl	401520 <strcpy@plt>
  407fa8:	ubfiz	x19, x19, #4, #32
  407fac:	ldr	x0, [x20]
  407fb0:	add	x1, x0, x19
  407fb4:	str	x23, [x0, x19]
  407fb8:	ldr	w0, [x20, #12]
  407fbc:	str	x21, [x1, #8]
  407fc0:	mov	x21, x23
  407fc4:	add	w0, w0, #0x1
  407fc8:	str	w0, [x20, #12]
  407fcc:	b	407e58 <printf@plt+0x6708>
  407fd0:	stp	x29, x30, [sp, #-64]!
  407fd4:	mov	x29, sp
  407fd8:	stp	x19, x20, [sp, #16]
  407fdc:	mov	x20, x1
  407fe0:	stp	x21, x22, [sp, #32]
  407fe4:	mov	x21, x0
  407fe8:	str	x23, [sp, #48]
  407fec:	cbnz	x1, 408000 <printf@plt+0x68b0>
  407ff0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  407ff4:	mov	w0, #0x1df                 	// #479
  407ff8:	add	x1, x1, #0x6d5
  407ffc:	bl	40dbb0 <printf@plt+0xc460>
  408000:	mov	x0, x20
  408004:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  408008:	ldr	w1, [x21, #8]
  40800c:	ldr	x22, [x21]
  408010:	mov	w2, w1
  408014:	sub	w21, w1, #0x1
  408018:	udiv	x19, x0, x2
  40801c:	msub	w19, w19, w2, w0
  408020:	ubfiz	x0, x19, #4, #32
  408024:	add	x23, x22, x0
  408028:	ldr	x0, [x22, x0]
  40802c:	cbz	x0, 408040 <printf@plt+0x68f0>
  408030:	mov	x1, x20
  408034:	bl	401660 <strcmp@plt>
  408038:	cbnz	w0, 408054 <printf@plt+0x6904>
  40803c:	ldr	x0, [x23, #8]
  408040:	ldp	x19, x20, [sp, #16]
  408044:	ldp	x21, x22, [sp, #32]
  408048:	ldr	x23, [sp, #48]
  40804c:	ldp	x29, x30, [sp], #64
  408050:	ret
  408054:	sub	w0, w19, #0x1
  408058:	cmp	w19, #0x0
  40805c:	csel	w19, w0, w21, ne  // ne = any
  408060:	b	408020 <printf@plt+0x68d0>
  408064:	stp	x29, x30, [sp, #-64]!
  408068:	mov	x29, sp
  40806c:	stp	x19, x20, [sp, #16]
  408070:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  408074:	add	x20, x20, #0xe98
  408078:	add	x20, x20, #0x800
  40807c:	stp	x21, x22, [sp, #32]
  408080:	mov	w22, w1
  408084:	mov	w21, w2
  408088:	mov	x1, x0
  40808c:	str	x23, [sp, #48]
  408090:	mov	x23, x0
  408094:	mov	x0, x20
  408098:	bl	407fd0 <printf@plt+0x6880>
  40809c:	cbnz	x0, 4080e4 <printf@plt+0x6994>
  4080a0:	mov	x0, #0x8                   	// #8
  4080a4:	bl	401410 <_Znam@plt>
  4080a8:	mov	x19, x0
  4080ac:	mov	x2, x0
  4080b0:	mov	x1, x23
  4080b4:	mov	x0, x20
  4080b8:	str	xzr, [x19]
  4080bc:	bl	407dd0 <printf@plt+0x6680>
  4080c0:	tbnz	w22, #31, 4080c8 <printf@plt+0x6978>
  4080c4:	str	w22, [x19]
  4080c8:	tbnz	w21, #31, 4080d0 <printf@plt+0x6980>
  4080cc:	str	w21, [x19, #4]
  4080d0:	ldp	x19, x20, [sp, #16]
  4080d4:	ldp	x21, x22, [sp, #32]
  4080d8:	ldr	x23, [sp, #48]
  4080dc:	ldp	x29, x30, [sp], #64
  4080e0:	ret
  4080e4:	mov	x19, x0
  4080e8:	b	4080c0 <printf@plt+0x6970>
  4080ec:	ldr	x0, [x0, #16]
  4080f0:	b	408064 <printf@plt+0x6914>
  4080f4:	stp	x29, x30, [sp, #-32]!
  4080f8:	mov	x29, sp
  4080fc:	stp	x19, x20, [sp, #16]
  408100:	mov	x19, x0
  408104:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408108:	ldr	w0, [x0, #3500]
  40810c:	cbnz	w0, 40817c <printf@plt+0x6a2c>
  408110:	ldr	x1, [x19, #16]
  408114:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  408118:	add	x0, x0, #0xe98
  40811c:	add	x0, x0, #0x800
  408120:	bl	407fd0 <printf@plt+0x6880>
  408124:	cbz	x0, 408174 <printf@plt+0x6a24>
  408128:	ldr	w20, [x0, #4]
  40812c:	cmp	w20, #0x1
  408130:	b.eq	408148 <printf@plt+0x69f8>  // b.none
  408134:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  408138:	ldr	x1, [x0, #3712]
  40813c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408140:	add	x0, x0, #0x856
  408144:	bl	401750 <printf@plt>
  408148:	ldr	x1, [x19, #16]
  40814c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408150:	add	x0, x0, #0x6ee
  408154:	bl	401750 <printf@plt>
  408158:	cmp	w20, #0x1
  40815c:	b.eq	4081bc <printf@plt+0x6a6c>  // b.none
  408160:	ldp	x19, x20, [sp, #16]
  408164:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408168:	ldp	x29, x30, [sp], #32
  40816c:	add	x0, x0, #0x6a0
  408170:	b	401750 <printf@plt>
  408174:	mov	w20, #0x0                   	// #0
  408178:	b	408134 <printf@plt+0x69e4>
  40817c:	cmp	w0, #0x1
  408180:	b.ne	4081bc <printf@plt+0x6a6c>  // b.any
  408184:	ldr	x19, [x19, #16]
  408188:	mov	x0, x19
  40818c:	bl	407d1c <printf@plt+0x65cc>
  408190:	mov	x1, x0
  408194:	cbz	x0, 4081ac <printf@plt+0x6a5c>
  408198:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40819c:	add	x0, x0, #0xd0e
  4081a0:	ldp	x19, x20, [sp, #16]
  4081a4:	ldp	x29, x30, [sp], #32
  4081a8:	b	401750 <printf@plt>
  4081ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4081b0:	mov	x1, x19
  4081b4:	add	x0, x0, #0x6f8
  4081b8:	b	4081a0 <printf@plt+0x6a50>
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	ldp	x29, x30, [sp], #32
  4081c4:	ret
  4081c8:	stp	x29, x30, [sp, #-80]!
  4081cc:	mov	x29, sp
  4081d0:	stp	x23, x24, [sp, #48]
  4081d4:	ldr	x23, [x1]
  4081d8:	stp	x19, x20, [sp, #16]
  4081dc:	mov	x20, x0
  4081e0:	stp	x21, x22, [sp, #32]
  4081e4:	mov	x22, x1
  4081e8:	str	x25, [sp, #64]
  4081ec:	cbnz	x23, 408200 <printf@plt+0x6ab0>
  4081f0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  4081f4:	mov	w0, #0x1df                 	// #479
  4081f8:	add	x1, x1, #0x6d5
  4081fc:	bl	40dbb0 <printf@plt+0xc460>
  408200:	mov	x0, x23
  408204:	bl	40f1c4 <_ZdlPvm@@Base+0xc>
  408208:	ldr	w2, [x20, #8]
  40820c:	ldr	x24, [x20]
  408210:	mov	w1, w2
  408214:	sub	w21, w2, #0x1
  408218:	udiv	x19, x0, x1
  40821c:	msub	w19, w19, w1, w0
  408220:	ubfiz	x0, x19, #4, #32
  408224:	add	x25, x24, x0
  408228:	ldr	x20, [x24, x0]
  40822c:	cbz	x20, 408248 <printf@plt+0x6af8>
  408230:	mov	x1, x23
  408234:	mov	x0, x20
  408238:	bl	401660 <strcmp@plt>
  40823c:	cbnz	w0, 408264 <printf@plt+0x6b14>
  408240:	str	x20, [x22]
  408244:	ldr	x20, [x25, #8]
  408248:	mov	x0, x20
  40824c:	ldp	x19, x20, [sp, #16]
  408250:	ldp	x21, x22, [sp, #32]
  408254:	ldp	x23, x24, [sp, #48]
  408258:	ldr	x25, [sp, #64]
  40825c:	ldp	x29, x30, [sp], #80
  408260:	ret
  408264:	sub	w0, w19, #0x1
  408268:	cmp	w19, #0x0
  40826c:	csel	w19, w0, w21, ne  // ne = any
  408270:	b	408220 <printf@plt+0x6ad0>
  408274:	str	x1, [x0]
  408278:	str	wzr, [x0, #8]
  40827c:	ret
  408280:	ldr	x3, [x0]
  408284:	ldr	w6, [x3, #8]
  408288:	ldr	x4, [x3]
  40828c:	ldr	w3, [x0, #8]
  408290:	cmp	w3, w6
  408294:	b.cs	4082cc <printf@plt+0x6b7c>  // b.hs, b.nlast
  408298:	ubfiz	x5, x3, #4, #32
  40829c:	add	w3, w3, #0x1
  4082a0:	add	x7, x4, x5
  4082a4:	ldr	x5, [x4, x5]
  4082a8:	cbz	x5, 4082c4 <printf@plt+0x6b74>
  4082ac:	str	x5, [x1]
  4082b0:	ldr	x1, [x7, #8]
  4082b4:	str	x1, [x2]
  4082b8:	str	w3, [x0, #8]
  4082bc:	mov	w0, #0x1                   	// #1
  4082c0:	ret
  4082c4:	str	w3, [x0, #8]
  4082c8:	b	40828c <printf@plt+0x6b3c>
  4082cc:	mov	w0, #0x0                   	// #0
  4082d0:	b	4082c0 <printf@plt+0x6b70>
  4082d4:	stp	x29, x30, [sp, #-16]!
  4082d8:	mov	w2, #0xffffffff            	// #-1
  4082dc:	mov	w1, #0x2                   	// #2
  4082e0:	mov	x29, sp
  4082e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4082e8:	add	x0, x0, #0x72b
  4082ec:	bl	408064 <printf@plt+0x6914>
  4082f0:	mov	w2, #0xffffffff            	// #-1
  4082f4:	mov	w1, #0x2                   	// #2
  4082f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4082fc:	add	x0, x0, #0x72e
  408300:	bl	408064 <printf@plt+0x6914>
  408304:	mov	w2, #0xffffffff            	// #-1
  408308:	mov	w1, #0x3                   	// #3
  40830c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408310:	add	x0, x0, #0x731
  408314:	bl	408064 <printf@plt+0x6914>
  408318:	mov	w2, #0xffffffff            	// #-1
  40831c:	mov	w1, #0x3                   	// #3
  408320:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408324:	add	x0, x0, #0x734
  408328:	bl	408064 <printf@plt+0x6914>
  40832c:	mov	w2, #0xffffffff            	// #-1
  408330:	mov	w1, #0x3                   	// #3
  408334:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408338:	add	x0, x0, #0x737
  40833c:	bl	408064 <printf@plt+0x6914>
  408340:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  408344:	add	x0, x0, #0xe98
  408348:	mov	w1, #0x5                   	// #5
  40834c:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x2260>
  408350:	add	x2, x2, #0x6c4
  408354:	mov	w3, #0x1                   	// #1
  408358:	str	w1, [x0, #328]
  40835c:	str	w1, [x0, #744]
  408360:	str	w1, [x0, #1000]
  408364:	mov	w1, #0x4                   	// #4
  408368:	str	w1, [x0, #320]
  40836c:	str	w1, [x0, #728]
  408370:	str	w1, [x0, #984]
  408374:	mov	w1, #0x6                   	// #6
  408378:	str	w1, [x0, #352]
  40837c:	str	w1, [x0, #368]
  408380:	str	w1, [x0, #464]
  408384:	str	w1, [x0, #472]
  408388:	mov	w1, #0x3                   	// #3
  40838c:	str	w1, [x0, #480]
  408390:	str	w1, [x0, #496]
  408394:	mov	w1, #0x2                   	// #2
  408398:	str	w1, [x0, #336]
  40839c:	mov	x1, #0x0                   	// #0
  4083a0:	ldrb	w4, [x1, x2]
  4083a4:	cbz	w4, 4083b0 <printf@plt+0x6c60>
  4083a8:	add	x4, x0, x1, lsl #3
  4083ac:	str	w3, [x4, #4]
  4083b0:	add	x1, x1, #0x1
  4083b4:	cmp	x1, #0x100
  4083b8:	b.ne	4083a0 <printf@plt+0x6c50>  // b.any
  4083bc:	ldp	x29, x30, [sp], #16
  4083c0:	ret
  4083c4:	stp	x29, x30, [sp, #-48]!
  4083c8:	mov	x29, sp
  4083cc:	stp	x19, x20, [sp, #16]
  4083d0:	mov	x20, x0
  4083d4:	mov	x19, x1
  4083d8:	mov	x0, x1
  4083dc:	bl	40786c <printf@plt+0x611c>
  4083e0:	tbz	w0, #31, 40841c <printf@plt+0x6ccc>
  4083e4:	mov	x1, x19
  4083e8:	add	x0, sp, #0x20
  4083ec:	bl	40defc <printf@plt+0xc7ac>
  4083f0:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4083f4:	add	x3, x3, #0x1c8
  4083f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4083fc:	mov	x2, x3
  408400:	add	x1, sp, #0x20
  408404:	add	x0, x0, #0x73a
  408408:	bl	40e2dc <printf@plt+0xcb8c>
  40840c:	mov	x0, x19
  408410:	ldp	x19, x20, [sp, #16]
  408414:	ldp	x29, x30, [sp], #48
  408418:	b	4014e0 <free@plt>
  40841c:	str	w0, [x20, #8]
  408420:	b	40840c <printf@plt+0x6cbc>
  408424:	stp	x29, x30, [sp, #-32]!
  408428:	mov	x29, sp
  40842c:	stp	x19, x20, [sp, #16]
  408430:	mov	x19, x0
  408434:	and	w20, w1, #0xff
  408438:	bl	4056a0 <printf@plt+0x3f50>
  40843c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408440:	add	x0, x0, #0x300
  408444:	str	x0, [x19]
  408448:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  40844c:	add	x0, x0, #0xe98
  408450:	strb	w20, [x19, #16]
  408454:	sbfiz	x20, x20, #3, #32
  408458:	sturh	wzr, [x19, #17]
  40845c:	ldr	w0, [x0, x20]
  408460:	str	w0, [x19, #8]
  408464:	ldp	x19, x20, [sp, #16]
  408468:	ldp	x29, x30, [sp], #32
  40846c:	ret
  408470:	stp	x29, x30, [sp, #-32]!
  408474:	mov	x29, sp
  408478:	stp	x19, x20, [sp, #16]
  40847c:	mov	x19, x0
  408480:	mov	x20, x1
  408484:	bl	4056a0 <printf@plt+0x3f50>
  408488:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40848c:	add	x0, x0, #0x388
  408490:	str	x0, [x19]
  408494:	mov	x0, x20
  408498:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40849c:	mov	x1, x0
  4084a0:	str	x1, [x19, #16]
  4084a4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  4084a8:	add	x0, x0, #0xe98
  4084ac:	add	x0, x0, #0x800
  4084b0:	bl	407fd0 <printf@plt+0x6880>
  4084b4:	cbz	x0, 4084cc <printf@plt+0x6d7c>
  4084b8:	ldr	w0, [x0]
  4084bc:	str	w0, [x19, #8]
  4084c0:	ldp	x19, x20, [sp, #16]
  4084c4:	ldp	x29, x30, [sp], #32
  4084c8:	ret
  4084cc:	mov	w0, #0x0                   	// #0
  4084d0:	b	4084bc <printf@plt+0x6d6c>
  4084d4:	mov	x20, x0
  4084d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4084dc:	add	x0, x0, #0xcf0
  4084e0:	str	x0, [x19]
  4084e4:	mov	x0, x19
  4084e8:	bl	4056cc <printf@plt+0x3f7c>
  4084ec:	mov	x0, x20
  4084f0:	bl	4016f0 <_Unwind_Resume@plt>
  4084f4:	stp	x29, x30, [sp, #-48]!
  4084f8:	mov	x29, sp
  4084fc:	stp	x19, x20, [sp, #16]
  408500:	mov	x20, x0
  408504:	str	x21, [sp, #32]
  408508:	bl	405bb8 <printf@plt+0x4468>
  40850c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408510:	add	x0, x0, #0x410
  408514:	str	x0, [x20]
  408518:	mov	x0, #0x18                  	// #24
  40851c:	bl	40f158 <_Znwm@@Base>
  408520:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  408524:	mov	x21, x0
  408528:	add	x1, x1, #0x751
  40852c:	bl	408470 <printf@plt+0x6d20>
  408530:	str	x21, [x20, #24]
  408534:	ldp	x19, x20, [sp, #16]
  408538:	ldr	x21, [sp, #32]
  40853c:	ldp	x29, x30, [sp], #48
  408540:	ret
  408544:	mov	x19, x0
  408548:	mov	x1, #0x18                  	// #24
  40854c:	mov	x0, x21
  408550:	bl	40f1b8 <_ZdlPvm@@Base>
  408554:	mov	x0, x20
  408558:	bl	405bec <printf@plt+0x449c>
  40855c:	mov	x0, x19
  408560:	bl	4016f0 <_Unwind_Resume@plt>
  408564:	mov	x19, x0
  408568:	b	408554 <printf@plt+0x6e04>
  40856c:	stp	x29, x30, [sp, #-32]!
  408570:	mov	x29, sp
  408574:	stp	x19, x20, [sp, #16]
  408578:	mov	x20, x0
  40857c:	mov	x0, #0x20                  	// #32
  408580:	bl	40f158 <_Znwm@@Base>
  408584:	mov	x19, x0
  408588:	mov	x1, x20
  40858c:	bl	4084f4 <printf@plt+0x6da4>
  408590:	b	4085ac <printf@plt+0x6e5c>
  408594:	mov	x1, #0x20                  	// #32
  408598:	mov	x20, x0
  40859c:	mov	x0, x19
  4085a0:	bl	40f1b8 <_ZdlPvm@@Base>
  4085a4:	mov	x0, x20
  4085a8:	bl	4016f0 <_Unwind_Resume@plt>
  4085ac:	mov	x0, x19
  4085b0:	ldp	x19, x20, [sp, #16]
  4085b4:	ldp	x29, x30, [sp], #32
  4085b8:	ret
  4085bc:	stp	x29, x30, [sp, #-112]!
  4085c0:	mov	x29, sp
  4085c4:	stp	x21, x22, [sp, #32]
  4085c8:	mov	x21, x0
  4085cc:	mov	x22, #0x0                   	// #0
  4085d0:	stp	x23, x24, [sp, #48]
  4085d4:	mov	x24, x0
  4085d8:	mov	x23, #0x0                   	// #0
  4085dc:	stp	x25, x26, [sp, #64]
  4085e0:	adrp	x25, 413000 <_ZdlPvm@@Base+0x3e48>
  4085e4:	adrp	x26, 413000 <_ZdlPvm@@Base+0x3e48>
  4085e8:	add	x25, x25, #0x734
  4085ec:	add	x26, x26, #0x737
  4085f0:	stp	x19, x20, [sp, #16]
  4085f4:	str	x27, [sp, #80]
  4085f8:	ldrb	w27, [x21]
  4085fc:	cbz	w27, 408a1c <printf@plt+0x72cc>
  408600:	add	x20, x21, #0x1
  408604:	cmp	w27, #0x3c
  408608:	b.eq	4086d4 <printf@plt+0x6f84>  // b.none
  40860c:	b.hi	40864c <printf@plt+0x6efc>  // b.pmore
  408610:	cmp	w27, #0x2b
  408614:	b.eq	408680 <printf@plt+0x6f30>  // b.none
  408618:	cmp	w27, #0x2d
  40861c:	b.eq	40869c <printf@plt+0x6f4c>  // b.none
  408620:	cmp	w27, #0x27
  408624:	b.eq	4086b8 <printf@plt+0x6f68>  // b.none
  408628:	mov	x0, #0x18                  	// #24
  40862c:	bl	40f158 <_Znwm@@Base>
  408630:	mov	w1, w27
  408634:	mov	x19, x0
  408638:	bl	408424 <printf@plt+0x6cd4>
  40863c:	b	4086fc <printf@plt+0x6fac>
  408640:	mov	x22, x23
  408644:	mov	x23, x19
  408648:	b	4085f8 <printf@plt+0x6ea8>
  40864c:	cmp	w27, #0x3e
  408650:	b.eq	408728 <printf@plt+0x6fd8>  // b.none
  408654:	cmp	w27, #0x5c
  408658:	b.eq	408750 <printf@plt+0x7000>  // b.none
  40865c:	cmp	w27, #0x3d
  408660:	b.ne	408628 <printf@plt+0x6ed8>  // b.any
  408664:	mov	x0, #0x18                  	// #24
  408668:	bl	40f158 <_Znwm@@Base>
  40866c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  408670:	mov	x19, x0
  408674:	add	x1, x1, #0x731
  408678:	bl	408470 <printf@plt+0x6d20>
  40867c:	b	4086fc <printf@plt+0x6fac>
  408680:	mov	x0, #0x18                  	// #24
  408684:	bl	40f158 <_Znwm@@Base>
  408688:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  40868c:	mov	x19, x0
  408690:	add	x1, x1, #0x72b
  408694:	bl	408470 <printf@plt+0x6d20>
  408698:	b	4086fc <printf@plt+0x6fac>
  40869c:	mov	x0, #0x18                  	// #24
  4086a0:	bl	40f158 <_Znwm@@Base>
  4086a4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  4086a8:	mov	x19, x0
  4086ac:	add	x1, x1, #0x72e
  4086b0:	bl	408470 <printf@plt+0x6d20>
  4086b4:	b	4086fc <printf@plt+0x6fac>
  4086b8:	mov	x0, #0x18                  	// #24
  4086bc:	bl	40f158 <_Znwm@@Base>
  4086c0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  4086c4:	mov	x19, x0
  4086c8:	add	x1, x1, #0x751
  4086cc:	bl	408470 <printf@plt+0x6d20>
  4086d0:	b	4086fc <printf@plt+0x6fac>
  4086d4:	ldrb	w0, [x21, #1]
  4086d8:	cmp	w0, #0x3d
  4086dc:	b.ne	408628 <printf@plt+0x6ed8>  // b.any
  4086e0:	mov	x0, #0x18                  	// #24
  4086e4:	bl	40f158 <_Znwm@@Base>
  4086e8:	mov	x1, x25
  4086ec:	mov	x19, x0
  4086f0:	bl	408470 <printf@plt+0x6d20>
  4086f4:	b	408748 <printf@plt+0x6ff8>
  4086f8:	mov	x20, x21
  4086fc:	mov	x21, x20
  408700:	ldrb	w0, [x21]
  408704:	cmp	w0, #0x27
  408708:	b.ne	4089e8 <printf@plt+0x7298>  // b.any
  40870c:	cbnz	x19, 4089c8 <printf@plt+0x7278>
  408710:	mov	x0, #0x18                  	// #24
  408714:	bl	40f158 <_Znwm@@Base>
  408718:	mov	x1, #0x0                   	// #0
  40871c:	mov	x19, x0
  408720:	bl	405c3c <printf@plt+0x44ec>
  408724:	b	4089c8 <printf@plt+0x7278>
  408728:	ldrb	w0, [x21, #1]
  40872c:	cmp	w0, #0x3d
  408730:	b.ne	408628 <printf@plt+0x6ed8>  // b.any
  408734:	mov	x0, #0x18                  	// #24
  408738:	bl	40f158 <_Znwm@@Base>
  40873c:	mov	x1, x26
  408740:	mov	x19, x0
  408744:	bl	408470 <printf@plt+0x6d20>
  408748:	add	x20, x21, #0x2
  40874c:	b	4086fc <printf@plt+0x6fac>
  408750:	ldrb	w0, [x21, #1]
  408754:	cbnz	w0, 40877c <printf@plt+0x702c>
  408758:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  40875c:	add	x3, x3, #0x1c8
  408760:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408764:	mov	x2, x3
  408768:	mov	x1, x3
  40876c:	add	x0, x0, #0x754
  408770:	bl	403bc4 <printf@plt+0x2474>
  408774:	mov	x19, #0x0                   	// #0
  408778:	b	4086fc <printf@plt+0x6fac>
  40877c:	add	x20, x21, #0x2
  408780:	cmp	w0, #0x6e
  408784:	b.hi	408824 <printf@plt+0x70d4>  // b.pmore
  408788:	cmp	w0, #0x5a
  40878c:	b.hi	4087e0 <printf@plt+0x7090>  // b.pmore
  408790:	sub	w2, w0, #0x27
  408794:	and	w1, w2, #0xff
  408798:	cmp	w1, #0x9
  40879c:	b.ls	408804 <printf@plt+0x70b4>  // b.plast
  4087a0:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  4087a4:	add	x3, x3, #0x1c8
  4087a8:	mov	x1, x3
  4087ac:	mov	x2, x3
  4087b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4087b4:	add	x0, x0, #0x762
  4087b8:	bl	403bc4 <printf@plt+0x2474>
  4087bc:	mov	x0, x21
  4087c0:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4087c4:	mov	x21, x0
  4087c8:	mov	x0, #0x18                  	// #24
  4087cc:	bl	40f158 <_Znwm@@Base>
  4087d0:	mov	x19, x0
  4087d4:	mov	x1, x21
  4087d8:	bl	405c3c <printf@plt+0x44ec>
  4087dc:	b	4089b8 <printf@plt+0x7268>
  4087e0:	sub	w2, w0, #0x5b
  4087e4:	cmp	w2, #0x13
  4087e8:	b.hi	4087a0 <printf@plt+0x7050>  // b.pmore
  4087ec:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  4087f0:	add	x1, x1, #0x258
  4087f4:	ldrb	w1, [x1, w2, uxtw]
  4087f8:	adr	x2, 408804 <printf@plt+0x70b4>
  4087fc:	add	x1, x2, w1, sxtb #2
  408800:	br	x1
  408804:	cmp	w2, #0x9
  408808:	b.hi	4087a0 <printf@plt+0x7050>  // b.pmore
  40880c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  408810:	add	x1, x1, #0x26c
  408814:	ldrb	w1, [x1, w2, uxtw]
  408818:	adr	x2, 408824 <printf@plt+0x70d4>
  40881c:	add	x1, x2, w1, sxtb #2
  408820:	br	x1
  408824:	cmp	w0, #0x7c
  408828:	b.ne	4087a0 <printf@plt+0x7050>  // b.any
  40882c:	mov	w1, #0x5c                  	// #92
  408830:	strb	w1, [sp, #104]
  408834:	strb	w0, [sp, #105]
  408838:	add	x0, sp, #0x68
  40883c:	strb	wzr, [sp, #106]
  408840:	bl	410354 <_ZdlPvm@@Base+0x119c>
  408844:	mov	x21, x0
  408848:	mov	x0, #0x18                  	// #24
  40884c:	bl	40f158 <_Znwm@@Base>
  408850:	mov	x19, x0
  408854:	mov	x1, x21
  408858:	bl	405c3c <printf@plt+0x44ec>
  40885c:	b	4086fc <printf@plt+0x6fac>
  408860:	ldrb	w0, [x21, #2]
  408864:	cbz	w0, 408758 <printf@plt+0x7008>
  408868:	strb	w0, [sp, #104]
  40886c:	ldrb	w0, [x21, #3]
  408870:	cbz	w0, 408898 <printf@plt+0x7148>
  408874:	strb	w0, [sp, #105]
  408878:	mov	x0, #0x18                  	// #24
  40887c:	strb	wzr, [sp, #106]
  408880:	bl	40f158 <_Znwm@@Base>
  408884:	add	x20, x21, #0x4
  408888:	mov	x19, x0
  40888c:	add	x1, sp, #0x68
  408890:	bl	408470 <printf@plt+0x6d20>
  408894:	b	4086fc <printf@plt+0x6fac>
  408898:	add	x20, x21, #0x3
  40889c:	b	408758 <printf@plt+0x7008>
  4088a0:	mov	x21, x20
  4088a4:	ldrb	w0, [x21]
  4088a8:	cmp	w0, #0x5d
  4088ac:	b.eq	408b18 <printf@plt+0x73c8>  // b.none
  4088b0:	cbz	w0, 408af4 <printf@plt+0x73a4>
  4088b4:	add	x21, x21, #0x1
  4088b8:	b	4088a4 <printf@plt+0x7154>
  4088bc:	ldrb	w0, [x21, #2]
  4088c0:	cmp	w0, #0x28
  4088c4:	b.eq	408914 <printf@plt+0x71c4>  // b.none
  4088c8:	cmp	w0, #0x5b
  4088cc:	b.eq	40892c <printf@plt+0x71dc>  // b.none
  4088d0:	ldrb	w0, [x20]
  4088d4:	cbz	w0, 408758 <printf@plt+0x7008>
  4088d8:	add	x20, x20, #0x1
  4088dc:	sub	x19, x20, x21
  4088e0:	add	x0, x19, #0x1
  4088e4:	bl	401410 <_Znam@plt>
  4088e8:	mov	x27, x0
  4088ec:	mov	x2, x19
  4088f0:	mov	x1, x21
  4088f4:	bl	401430 <memcpy@plt>
  4088f8:	mov	x0, #0x18                  	// #24
  4088fc:	strb	wzr, [x27, x19]
  408900:	bl	40f158 <_Znwm@@Base>
  408904:	mov	x19, x0
  408908:	mov	x1, x27
  40890c:	bl	405c3c <printf@plt+0x44ec>
  408910:	b	4086fc <printf@plt+0x6fac>
  408914:	mov	x0, x21
  408918:	add	x20, x21, #0x4
  40891c:	ldrb	w1, [x0, #3]!
  408920:	cmp	w1, #0x0
  408924:	csel	x20, x20, x0, ne  // ne = any
  408928:	b	4088d0 <printf@plt+0x7180>
  40892c:	add	x20, x21, #0x3
  408930:	ldrb	w0, [x20]
  408934:	cbz	w0, 4088d0 <printf@plt+0x7180>
  408938:	cmp	w0, #0x5d
  40893c:	b.eq	4088d0 <printf@plt+0x7180>  // b.none
  408940:	add	x20, x20, #0x1
  408944:	b	408930 <printf@plt+0x71e0>
  408948:	strb	w0, [sp, #104]
  40894c:	mov	x0, #0x18                  	// #24
  408950:	strb	wzr, [sp, #105]
  408954:	bl	40f158 <_Znwm@@Base>
  408958:	add	x1, sp, #0x68
  40895c:	mov	x19, x0
  408960:	bl	408470 <printf@plt+0x6d20>
  408964:	b	4086fc <printf@plt+0x6fac>
  408968:	mov	x0, #0x18                  	// #24
  40896c:	bl	40f158 <_Znwm@@Base>
  408970:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  408974:	mov	x19, x0
  408978:	add	x1, x1, #0xf94
  40897c:	bl	408470 <printf@plt+0x6d20>
  408980:	b	4086fc <printf@plt+0x6fac>
  408984:	mov	x0, #0x18                  	// #24
  408988:	bl	40f158 <_Znwm@@Base>
  40898c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  408990:	mov	x19, x0
  408994:	add	x1, x1, #0x75f
  408998:	bl	408470 <printf@plt+0x6d20>
  40899c:	b	4086fc <printf@plt+0x6fac>
  4089a0:	mov	x0, #0x18                  	// #24
  4089a4:	bl	40f158 <_Znwm@@Base>
  4089a8:	mov	w1, #0x5c                  	// #92
  4089ac:	mov	x19, x0
  4089b0:	bl	408424 <printf@plt+0x6cd4>
  4089b4:	b	4086fc <printf@plt+0x6fac>
  4089b8:	mov	x0, x20
  4089bc:	bl	401460 <strlen@plt>
  4089c0:	add	x20, x20, x0
  4089c4:	b	4086fc <printf@plt+0x6fac>
  4089c8:	mov	x0, #0x20                  	// #32
  4089cc:	bl	40f158 <_Znwm@@Base>
  4089d0:	mov	x1, x19
  4089d4:	mov	x20, x0
  4089d8:	bl	4084f4 <printf@plt+0x6da4>
  4089dc:	add	x21, x21, #0x1
  4089e0:	mov	x19, x20
  4089e4:	b	408700 <printf@plt+0x6fb0>
  4089e8:	cbz	x19, 4085f8 <printf@plt+0x6ea8>
  4089ec:	cbz	x22, 408a00 <printf@plt+0x72b0>
  4089f0:	mov	x1, x19
  4089f4:	mov	x0, x22
  4089f8:	bl	406884 <printf@plt+0x5134>
  4089fc:	b	4085f8 <printf@plt+0x6ea8>
  408a00:	cbz	x23, 408640 <printf@plt+0x6ef0>
  408a04:	mov	x0, #0x38                  	// #56
  408a08:	bl	40f158 <_Znwm@@Base>
  408a0c:	mov	x1, x23
  408a10:	mov	x22, x0
  408a14:	bl	406928 <printf@plt+0x51d8>
  408a18:	b	4089f0 <printf@plt+0x72a0>
  408a1c:	mov	x0, x24
  408a20:	bl	4014e0 <free@plt>
  408a24:	cbnz	x22, 408a48 <printf@plt+0x72f8>
  408a28:	cbnz	x23, 408a44 <printf@plt+0x72f4>
  408a2c:	mov	x0, #0x18                  	// #24
  408a30:	bl	40f158 <_Znwm@@Base>
  408a34:	mov	x1, #0x0                   	// #0
  408a38:	mov	x22, x0
  408a3c:	bl	405c3c <printf@plt+0x44ec>
  408a40:	b	408a48 <printf@plt+0x72f8>
  408a44:	mov	x22, x23
  408a48:	mov	x0, x22
  408a4c:	ldp	x19, x20, [sp, #16]
  408a50:	ldp	x21, x22, [sp, #32]
  408a54:	ldp	x23, x24, [sp, #48]
  408a58:	ldp	x25, x26, [sp, #64]
  408a5c:	ldr	x27, [sp, #80]
  408a60:	ldp	x29, x30, [sp], #112
  408a64:	ret
  408a68:	mov	x20, x0
  408a6c:	mov	x1, #0x18                  	// #24
  408a70:	mov	x0, x19
  408a74:	bl	40f1b8 <_ZdlPvm@@Base>
  408a78:	mov	x0, x20
  408a7c:	bl	4016f0 <_Unwind_Resume@plt>
  408a80:	b	408a68 <printf@plt+0x7318>
  408a84:	b	408a68 <printf@plt+0x7318>
  408a88:	b	408a68 <printf@plt+0x7318>
  408a8c:	b	408a68 <printf@plt+0x7318>
  408a90:	b	408a68 <printf@plt+0x7318>
  408a94:	b	408a68 <printf@plt+0x7318>
  408a98:	b	408a68 <printf@plt+0x7318>
  408a9c:	b	408a68 <printf@plt+0x7318>
  408aa0:	b	408a68 <printf@plt+0x7318>
  408aa4:	b	408a68 <printf@plt+0x7318>
  408aa8:	b	408a68 <printf@plt+0x7318>
  408aac:	b	408a68 <printf@plt+0x7318>
  408ab0:	b	408a68 <printf@plt+0x7318>
  408ab4:	b	408a68 <printf@plt+0x7318>
  408ab8:	b	408a68 <printf@plt+0x7318>
  408abc:	b	408a68 <printf@plt+0x7318>
  408ac0:	mov	x19, x0
  408ac4:	mov	x0, x20
  408ac8:	mov	x1, #0x20                  	// #32
  408acc:	bl	40f1b8 <_ZdlPvm@@Base>
  408ad0:	mov	x0, x19
  408ad4:	b	408a7c <printf@plt+0x732c>
  408ad8:	mov	x19, x0
  408adc:	mov	x1, #0x38                  	// #56
  408ae0:	mov	x0, x22
  408ae4:	b	408acc <printf@plt+0x737c>
  408ae8:	mov	x19, x0
  408aec:	mov	x1, #0x18                  	// #24
  408af0:	b	408ae0 <printf@plt+0x7390>
  408af4:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  408af8:	add	x3, x3, #0x1c8
  408afc:	mov	x2, x3
  408b00:	mov	x1, x3
  408b04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408b08:	mov	x20, x21
  408b0c:	add	x0, x0, #0x754
  408b10:	bl	403bc4 <printf@plt+0x2474>
  408b14:	b	408774 <printf@plt+0x7024>
  408b18:	strb	wzr, [x21], #1
  408b1c:	mov	x0, #0x18                  	// #24
  408b20:	bl	40f158 <_Znwm@@Base>
  408b24:	mov	x19, x0
  408b28:	mov	x1, x20
  408b2c:	bl	408470 <printf@plt+0x6d20>
  408b30:	b	4086f8 <printf@plt+0x6fa8>
  408b34:	stp	x29, x30, [sp, #-80]!
  408b38:	mov	x29, sp
  408b3c:	stp	x19, x20, [sp, #16]
  408b40:	mov	x20, x0
  408b44:	mov	x19, x1
  408b48:	stp	x21, x22, [sp, #32]
  408b4c:	stp	x23, x24, [sp, #48]
  408b50:	cbnz	x1, 408b64 <printf@plt+0x7414>
  408b54:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3e48>
  408b58:	mov	w0, #0x2bb                 	// #699
  408b5c:	add	x1, x1, #0x6d5
  408b60:	bl	40dbb0 <printf@plt+0xc460>
  408b64:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  408b68:	add	x21, x21, #0x4c8
  408b6c:	mov	x0, x20
  408b70:	add	x21, x21, #0x50
  408b74:	bl	40786c <printf@plt+0x611c>
  408b78:	mov	w22, w0
  408b7c:	mov	x23, #0x0                   	// #0
  408b80:	ldr	x0, [x21, x23, lsl #3]
  408b84:	mov	w24, w23
  408b88:	cbz	x0, 408bd0 <printf@plt+0x7480>
  408b8c:	mov	x1, x20
  408b90:	add	x23, x23, #0x1
  408b94:	bl	401660 <strcmp@plt>
  408b98:	cbnz	w0, 408b80 <printf@plt+0x7430>
  408b9c:	mov	x0, x19
  408ba0:	bl	4085bc <printf@plt+0x6e6c>
  408ba4:	ldr	x1, [x0]
  408ba8:	mov	x19, x0
  408bac:	mov	w2, w24
  408bb0:	ldr	x3, [x1, #96]
  408bb4:	mov	w1, w22
  408bb8:	blr	x3
  408bbc:	ldr	x0, [x19]
  408bc0:	ldr	x1, [x0, #16]
  408bc4:	mov	x0, x19
  408bc8:	blr	x1
  408bcc:	b	408c08 <printf@plt+0x74b8>
  408bd0:	tbz	w22, #31, 408c1c <printf@plt+0x74cc>
  408bd4:	mov	x1, x20
  408bd8:	add	x0, sp, #0x40
  408bdc:	bl	40defc <printf@plt+0xc7ac>
  408be0:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  408be4:	add	x3, x3, #0x1c8
  408be8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408bec:	mov	x2, x3
  408bf0:	add	x1, sp, #0x40
  408bf4:	add	x0, x0, #0x772
  408bf8:	bl	40e2dc <printf@plt+0xcb8c>
  408bfc:	cbz	x19, 408c08 <printf@plt+0x74b8>
  408c00:	mov	x0, x19
  408c04:	bl	401620 <_ZdaPv@plt>
  408c08:	ldp	x19, x20, [sp, #16]
  408c0c:	ldp	x21, x22, [sp, #32]
  408c10:	ldp	x23, x24, [sp, #48]
  408c14:	ldp	x29, x30, [sp], #80
  408c18:	ret
  408c1c:	mov	w24, #0xffffffff            	// #-1
  408c20:	b	408b9c <printf@plt+0x744c>
  408c24:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  408c28:	add	x1, x1, #0xcf0
  408c2c:	str	x1, [x0]
  408c30:	b	4056cc <printf@plt+0x3f7c>
  408c34:	stp	x29, x30, [sp, #-32]!
  408c38:	mov	x29, sp
  408c3c:	str	x19, [sp, #16]
  408c40:	mov	x19, x0
  408c44:	bl	408c24 <printf@plt+0x74d4>
  408c48:	mov	x0, x19
  408c4c:	mov	x1, #0x18                  	// #24
  408c50:	ldr	x19, [sp, #16]
  408c54:	ldp	x29, x30, [sp], #32
  408c58:	b	40f1b8 <_ZdlPvm@@Base>
  408c5c:	ldr	x0, [x0, #16]
  408c60:	ldr	x1, [x0]
  408c64:	ldr	x1, [x1, #80]
  408c68:	mov	x16, x1
  408c6c:	br	x16
  408c70:	ldr	x0, [x0, #16]
  408c74:	and	w1, w1, #0xfffffffd
  408c78:	ldr	x2, [x0]
  408c7c:	ldr	x2, [x2, #104]
  408c80:	mov	x16, x2
  408c84:	br	x16
  408c88:	stp	x29, x30, [sp, #-32]!
  408c8c:	mov	x29, sp
  408c90:	stp	x19, x20, [sp, #16]
  408c94:	mov	x20, x0
  408c98:	mov	w19, w1
  408c9c:	ldr	x0, [x0, #32]
  408ca0:	cbz	x0, 408cb4 <printf@plt+0x7564>
  408ca4:	ldr	x1, [x0]
  408ca8:	ldr	x2, [x1, #112]
  408cac:	add	w1, w19, #0x1
  408cb0:	blr	x2
  408cb4:	ldr	x0, [x20, #24]
  408cb8:	cbz	x0, 408ccc <printf@plt+0x757c>
  408cbc:	ldr	x1, [x0]
  408cc0:	ldr	x2, [x1, #112]
  408cc4:	add	w1, w19, #0x1
  408cc8:	blr	x2
  408ccc:	ldr	x0, [x20, #16]
  408cd0:	ldr	x1, [x0]
  408cd4:	ldr	x2, [x1, #112]
  408cd8:	mov	w1, w19
  408cdc:	ldp	x19, x20, [sp, #16]
  408ce0:	mov	x16, x2
  408ce4:	ldp	x29, x30, [sp], #32
  408ce8:	br	x16
  408cec:	stp	x29, x30, [sp, #-32]!
  408cf0:	mov	x29, sp
  408cf4:	str	x19, [sp, #16]
  408cf8:	mov	x19, x0
  408cfc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408d00:	add	x0, x0, #0x790
  408d04:	str	x0, [x19]
  408d08:	ldr	x0, [x19, #24]
  408d0c:	cbz	x0, 408d1c <printf@plt+0x75cc>
  408d10:	ldr	x1, [x0]
  408d14:	ldr	x1, [x1, #16]
  408d18:	blr	x1
  408d1c:	ldr	x0, [x19, #32]
  408d20:	cbz	x0, 408d30 <printf@plt+0x75e0>
  408d24:	ldr	x1, [x0]
  408d28:	ldr	x1, [x1, #16]
  408d2c:	blr	x1
  408d30:	mov	x0, x19
  408d34:	ldr	x19, [sp, #16]
  408d38:	ldp	x29, x30, [sp], #32
  408d3c:	b	405bec <printf@plt+0x449c>
  408d40:	stp	x29, x30, [sp, #-32]!
  408d44:	mov	x29, sp
  408d48:	str	x19, [sp, #16]
  408d4c:	mov	x19, x0
  408d50:	bl	408cec <printf@plt+0x759c>
  408d54:	mov	x0, x19
  408d58:	mov	x1, #0x28                  	// #40
  408d5c:	ldr	x19, [sp, #16]
  408d60:	ldp	x29, x30, [sp], #32
  408d64:	b	40f1b8 <_ZdlPvm@@Base>
  408d68:	stp	x29, x30, [sp, #-32]!
  408d6c:	mov	x29, sp
  408d70:	str	x19, [sp, #16]
  408d74:	mov	x19, x0
  408d78:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408d7c:	ldr	w0, [x0, #3500]
  408d80:	cbnz	w0, 408e88 <printf@plt+0x7738>
  408d84:	ldr	x0, [x19, #16]
  408d88:	ldr	x1, [x0]
  408d8c:	ldr	x1, [x1, #48]
  408d90:	blr	x1
  408d94:	ldr	x0, [x19, #32]
  408d98:	cbz	x0, 408df4 <printf@plt+0x76a4>
  408d9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408da0:	add	x0, x0, #0xf96
  408da4:	bl	401750 <printf@plt>
  408da8:	ldr	w1, [x19, #12]
  408dac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408db0:	add	x0, x0, #0xf9d
  408db4:	bl	401750 <printf@plt>
  408db8:	ldr	w1, [x19, #12]
  408dbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408dc0:	add	x0, x0, #0xf88
  408dc4:	bl	401750 <printf@plt>
  408dc8:	ldr	x0, [x19, #32]
  408dcc:	ldr	x1, [x0]
  408dd0:	ldr	x1, [x1, #48]
  408dd4:	blr	x1
  408dd8:	ldr	w1, [x19, #12]
  408ddc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408de0:	add	x0, x0, #0xc
  408de4:	bl	401750 <printf@plt>
  408de8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  408dec:	add	x0, x0, #0xa1c
  408df0:	bl	401750 <printf@plt>
  408df4:	ldr	x0, [x19, #24]
  408df8:	cbz	x0, 408e68 <printf@plt+0x7718>
  408dfc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408e00:	add	x0, x0, #0xf96
  408e04:	bl	401750 <printf@plt>
  408e08:	ldr	w1, [x19, #12]
  408e0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408e10:	add	x0, x0, #0xfd5
  408e14:	bl	401750 <printf@plt>
  408e18:	ldr	w1, [x19, #12]
  408e1c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  408e20:	add	x0, x0, #0xf88
  408e24:	bl	401750 <printf@plt>
  408e28:	ldr	x0, [x19, #16]
  408e2c:	ldr	w1, [x0, #12]
  408e30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408e34:	add	x0, x0, #0x488
  408e38:	bl	401750 <printf@plt>
  408e3c:	ldr	x0, [x19, #24]
  408e40:	ldr	x1, [x0]
  408e44:	ldr	x1, [x1, #48]
  408e48:	blr	x1
  408e4c:	ldr	w1, [x19, #12]
  408e50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408e54:	add	x0, x0, #0xc
  408e58:	bl	401750 <printf@plt>
  408e5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  408e60:	add	x0, x0, #0xa1c
  408e64:	bl	401750 <printf@plt>
  408e68:	ldr	x0, [x19, #16]
  408e6c:	ldr	w1, [x19, #12]
  408e70:	ldr	x19, [sp, #16]
  408e74:	ldp	x29, x30, [sp], #32
  408e78:	ldr	w2, [x0, #12]
  408e7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408e80:	add	x0, x0, #0x497
  408e84:	b	401750 <printf@plt>
  408e88:	cmp	w0, #0x1
  408e8c:	b.ne	408f60 <printf@plt+0x7810>  // b.any
  408e90:	ldp	x0, x1, [x19, #24]
  408e94:	cbz	x1, 408f24 <printf@plt+0x77d4>
  408e98:	cbz	x0, 408eec <printf@plt+0x779c>
  408e9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408ea0:	add	x0, x0, #0x4af
  408ea4:	bl	401750 <printf@plt>
  408ea8:	ldr	x0, [x19, #16]
  408eac:	ldr	x1, [x0]
  408eb0:	ldr	x1, [x1, #48]
  408eb4:	blr	x1
  408eb8:	ldr	x0, [x19, #24]
  408ebc:	ldr	x1, [x0]
  408ec0:	ldr	x1, [x1, #48]
  408ec4:	blr	x1
  408ec8:	ldr	x0, [x19, #32]
  408ecc:	ldr	x1, [x0]
  408ed0:	ldr	x1, [x1, #48]
  408ed4:	blr	x1
  408ed8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408edc:	add	x0, x0, #0x4b9
  408ee0:	ldr	x19, [sp, #16]
  408ee4:	ldp	x29, x30, [sp], #32
  408ee8:	b	401750 <printf@plt>
  408eec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408ef0:	add	x0, x0, #0x4c4
  408ef4:	bl	401750 <printf@plt>
  408ef8:	ldr	x0, [x19, #16]
  408efc:	ldr	x1, [x0]
  408f00:	ldr	x1, [x1, #48]
  408f04:	blr	x1
  408f08:	ldr	x0, [x19, #32]
  408f0c:	ldr	x1, [x0]
  408f10:	ldr	x1, [x1, #48]
  408f14:	blr	x1
  408f18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408f1c:	add	x0, x0, #0x4cb
  408f20:	b	408ee0 <printf@plt+0x7790>
  408f24:	cbz	x0, 408f60 <printf@plt+0x7810>
  408f28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408f2c:	add	x0, x0, #0x4d3
  408f30:	bl	401750 <printf@plt>
  408f34:	ldr	x0, [x19, #16]
  408f38:	ldr	x1, [x0]
  408f3c:	ldr	x1, [x1, #48]
  408f40:	blr	x1
  408f44:	ldr	x0, [x19, #24]
  408f48:	ldr	x1, [x0]
  408f4c:	ldr	x1, [x1, #48]
  408f50:	blr	x1
  408f54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  408f58:	add	x0, x0, #0x4da
  408f5c:	b	408ee0 <printf@plt+0x7790>
  408f60:	ldr	x19, [sp, #16]
  408f64:	ldp	x29, x30, [sp], #32
  408f68:	ret
  408f6c:	stp	x29, x30, [sp, #-64]!
  408f70:	mov	x29, sp
  408f74:	stp	x19, x20, [sp, #16]
  408f78:	mov	x19, x0
  408f7c:	mov	w20, w1
  408f80:	ldr	x0, [x0, #16]
  408f84:	stp	x21, x22, [sp, #32]
  408f88:	ldr	x2, [x0]
  408f8c:	ldr	x2, [x2, #24]
  408f90:	str	x23, [sp, #48]
  408f94:	blr	x2
  408f98:	mov	w21, w0
  408f9c:	ldr	x0, [x19, #16]
  408fa0:	ldr	x1, [x0]
  408fa4:	ldr	x1, [x1, #32]
  408fa8:	blr	x1
  408fac:	ldr	w1, [x19, #12]
  408fb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408fb4:	add	x0, x0, #0x72
  408fb8:	bl	401750 <printf@plt>
  408fbc:	cmp	w20, #0x1
  408fc0:	b.gt	408fd0 <printf@plt+0x7880>
  408fc4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408fc8:	ldr	w0, [x0, #3536]
  408fcc:	cbnz	w0, 408fd4 <printf@plt+0x7884>
  408fd0:	bl	405664 <printf@plt+0x3f14>
  408fd4:	ldr	w1, [x19, #12]
  408fd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  408fdc:	add	x0, x0, #0x84
  408fe0:	bl	401750 <printf@plt>
  408fe4:	ldr	x22, [x19, #24]
  408fe8:	cbz	x22, 40900c <printf@plt+0x78bc>
  408fec:	ldr	x0, [x22]
  408ff0:	ldr	x23, [x0, #24]
  408ff4:	mov	w0, w20
  408ff8:	bl	40532c <printf@plt+0x3bdc>
  408ffc:	bl	40533c <printf@plt+0x3bec>
  409000:	mov	w1, w0
  409004:	mov	x0, x22
  409008:	blr	x23
  40900c:	ldr	x22, [x19, #32]
  409010:	cbz	x22, 409030 <printf@plt+0x78e0>
  409014:	ldr	x0, [x22]
  409018:	ldr	x23, [x0, #24]
  40901c:	mov	w0, w20
  409020:	bl	40532c <printf@plt+0x3bdc>
  409024:	mov	w1, w0
  409028:	mov	x0, x22
  40902c:	blr	x23
  409030:	ldr	x0, [x19, #16]
  409034:	ldr	x1, [x0]
  409038:	ldr	x1, [x1, #72]
  40903c:	blr	x1
  409040:	cbz	w0, 4091d4 <printf@plt+0x7a84>
  409044:	ldr	w1, [x19, #12]
  409048:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40904c:	add	x0, x0, #0x4e2
  409050:	bl	401750 <printf@plt>
  409054:	ldr	w1, [x19, #12]
  409058:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40905c:	add	x0, x0, #0x4ee
  409060:	bl	401750 <printf@plt>
  409064:	ldr	w1, [x19, #12]
  409068:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40906c:	add	x0, x0, #0xb1
  409070:	adrp	x22, 42e000 <_Znam@GLIBCXX_3.4>
  409074:	bl	401750 <printf@plt>
  409078:	ldr	x0, [x19, #32]
  40907c:	cbnz	x0, 409218 <printf@plt+0x7ac8>
  409080:	ldr	x0, [x19, #24]
  409084:	cbnz	x0, 409098 <printf@plt+0x7948>
  409088:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40908c:	mov	w0, #0x60                  	// #96
  409090:	add	x1, x1, #0x52b
  409094:	bl	40dbb0 <printf@plt+0xc460>
  409098:	ldr	x0, [x19, #24]
  40909c:	ldr	w2, [x19, #12]
  4090a0:	ldr	w5, [x22, #1140]
  4090a4:	ldr	w4, [x0, #12]
  4090a8:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  4090ac:	mov	w1, w2
  4090b0:	ldr	w3, [x0, #1156]
  4090b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4090b8:	add	x0, x0, #0x546
  4090bc:	bl	401750 <printf@plt>
  4090c0:	ldr	x0, [x19, #16]
  4090c4:	ldr	w1, [x19, #12]
  4090c8:	ldr	w2, [x0, #12]
  4090cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  4090d0:	add	x0, x0, #0x104
  4090d4:	bl	401750 <printf@plt>
  4090d8:	ldp	x0, x5, [x19, #24]
  4090dc:	cbz	x0, 409324 <printf@plt+0x7bd4>
  4090e0:	ldr	w1, [x0, #12]
  4090e4:	ldr	x0, [x19, #16]
  4090e8:	ldr	w2, [x0, #12]
  4090ec:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  4090f0:	ldr	w3, [x0, #1200]
  4090f4:	cbz	x5, 409314 <printf@plt+0x7bc4>
  4090f8:	mov	w4, w3
  4090fc:	ldr	w3, [x5, #12]
  409100:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409104:	add	x0, x0, #0x66d
  409108:	bl	401750 <printf@plt>
  40910c:	ldr	x0, [x19, #16]
  409110:	ldr	w1, [x19, #12]
  409114:	ldr	w2, [x0, #12]
  409118:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40911c:	add	x0, x0, #0x6c7
  409120:	bl	401750 <printf@plt>
  409124:	ldr	x0, [x19, #32]
  409128:	cbz	x0, 409140 <printf@plt+0x79f0>
  40912c:	ldr	w2, [x0, #12]
  409130:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409134:	ldr	w1, [x19, #12]
  409138:	add	x0, x0, #0x6d9
  40913c:	bl	401750 <printf@plt>
  409140:	ldr	x0, [x19, #24]
  409144:	cbz	x0, 40915c <printf@plt+0x7a0c>
  409148:	ldr	w2, [x0, #12]
  40914c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409150:	ldr	w1, [x19, #12]
  409154:	add	x0, x0, #0x6ef
  409158:	bl	401750 <printf@plt>
  40915c:	mov	w0, #0xa                   	// #10
  409160:	bl	401550 <putchar@plt>
  409164:	ldr	x0, [x19, #16]
  409168:	ldr	w1, [x19, #12]
  40916c:	ldr	w2, [x0, #12]
  409170:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409174:	add	x0, x0, #0x706
  409178:	bl	401750 <printf@plt>
  40917c:	ldr	x0, [x19, #24]
  409180:	cbz	x0, 409198 <printf@plt+0x7a48>
  409184:	ldr	w2, [x0, #12]
  409188:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40918c:	ldr	w1, [x19, #12]
  409190:	add	x0, x0, #0x718
  409194:	bl	401750 <printf@plt>
  409198:	ldr	x0, [x19, #32]
  40919c:	cbz	x0, 4091b4 <printf@plt+0x7a64>
  4091a0:	ldr	w2, [x0, #12]
  4091a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4091a8:	ldr	w1, [x19, #12]
  4091ac:	add	x0, x0, #0x72e
  4091b0:	bl	401750 <printf@plt>
  4091b4:	mov	w0, #0xa                   	// #10
  4091b8:	bl	401550 <putchar@plt>
  4091bc:	mov	w0, w21
  4091c0:	ldp	x19, x20, [sp, #16]
  4091c4:	ldp	x21, x22, [sp, #32]
  4091c8:	ldr	x23, [sp, #48]
  4091cc:	ldp	x29, x30, [sp], #64
  4091d0:	ret
  4091d4:	ldr	x0, [x19, #16]
  4091d8:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  4091dc:	ldr	w3, [x1, #1148]
  4091e0:	ldr	w2, [x0, #12]
  4091e4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4091e8:	ldr	w1, [x19, #12]
  4091ec:	add	x0, x0, #0x4fa
  4091f0:	bl	401750 <printf@plt>
  4091f4:	ldr	x0, [x19, #16]
  4091f8:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  4091fc:	ldr	w3, [x1, #1144]
  409200:	ldr	w2, [x0, #12]
  409204:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409208:	ldr	w1, [x19, #12]
  40920c:	add	x0, x0, #0x514
  409210:	bl	401750 <printf@plt>
  409214:	b	409064 <printf@plt+0x7914>
  409218:	cmp	w20, #0x3
  40921c:	b.ne	4092f8 <printf@plt+0x7ba8>  // b.any
  409220:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  409224:	ldr	w3, [x1, #1172]
  409228:	ldr	w4, [x0, #12]
  40922c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409230:	ldr	w2, [x19, #12]
  409234:	add	x0, x0, #0x574
  409238:	ldr	w5, [x22, #1140]
  40923c:	mov	w1, w2
  409240:	bl	401750 <printf@plt>
  409244:	ldr	x0, [x19, #24]
  409248:	cbz	x0, 4090c0 <printf@plt+0x7970>
  40924c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  409250:	ldr	w2, [x19, #12]
  409254:	ldr	w3, [x0, #1152]
  409258:	mov	w1, w2
  40925c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409260:	add	x0, x0, #0x5a0
  409264:	bl	401750 <printf@plt>
  409268:	ldp	x1, x0, [x19, #24]
  40926c:	adrp	x2, 42e000 <_Znam@GLIBCXX_3.4>
  409270:	ldr	w4, [x19, #12]
  409274:	ldr	w5, [x2, #1160]
  409278:	mov	w2, w4
  40927c:	ldr	w3, [x1, #12]
  409280:	ldr	w1, [x0, #12]
  409284:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409288:	add	x0, x0, #0x5b8
  40928c:	bl	401750 <printf@plt>
  409290:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409294:	add	x0, x0, #0x5ef
  409298:	bl	401750 <printf@plt>
  40929c:	ldr	w1, [x19, #12]
  4092a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4092a4:	add	x0, x0, #0x600
  4092a8:	bl	401750 <printf@plt>
  4092ac:	ldr	x0, [x19, #32]
  4092b0:	ldr	w2, [x19, #12]
  4092b4:	ldr	w1, [x22, #1140]
  4092b8:	ldr	w3, [x0, #12]
  4092bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4092c0:	add	x0, x0, #0x615
  4092c4:	bl	401750 <printf@plt>
  4092c8:	ldr	w1, [x19, #12]
  4092cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4092d0:	add	x0, x0, #0x63f
  4092d4:	bl	401750 <printf@plt>
  4092d8:	ldr	w1, [x19, #12]
  4092dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4092e0:	add	x0, x0, #0x654
  4092e4:	bl	401750 <printf@plt>
  4092e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4092ec:	add	x0, x0, #0x669
  4092f0:	bl	401440 <puts@plt>
  4092f4:	b	4090c0 <printf@plt+0x7970>
  4092f8:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  4092fc:	tst	x20, #0x1
  409300:	ldr	w3, [x1, #1168]
  409304:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  409308:	ldr	w1, [x1, #1164]
  40930c:	csel	w3, w3, w1, ne  // ne = any
  409310:	b	409228 <printf@plt+0x7ad8>
  409314:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409318:	add	x0, x0, #0x696
  40931c:	bl	401750 <printf@plt>
  409320:	b	40910c <printf@plt+0x79bc>
  409324:	cbz	x5, 409344 <printf@plt+0x7bf4>
  409328:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40932c:	ldr	w1, [x5, #12]
  409330:	ldr	w2, [x0, #1200]
  409334:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409338:	add	x0, x0, #0x6b3
  40933c:	bl	401750 <printf@plt>
  409340:	b	40910c <printf@plt+0x79bc>
  409344:	mov	w0, #0xa                   	// #10
  409348:	bl	401550 <putchar@plt>
  40934c:	b	40910c <printf@plt+0x79bc>
  409350:	stp	x29, x30, [sp, #-48]!
  409354:	mov	x29, sp
  409358:	stp	x19, x20, [sp, #16]
  40935c:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409360:	mov	x20, x0
  409364:	ldr	x1, [x19, #3488]
  409368:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40936c:	add	x0, x0, #0xce7
  409370:	str	x21, [sp, #32]
  409374:	adrp	x21, 410000 <_ZdlPvm@@Base+0xe48>
  409378:	add	x21, x21, #0xc22
  40937c:	bl	401420 <fputs@plt>
  409380:	ldr	x0, [x20, #16]
  409384:	ldr	x1, [x0]
  409388:	ldr	x1, [x1]
  40938c:	blr	x1
  409390:	ldr	x1, [x19, #3488]
  409394:	mov	x0, x21
  409398:	bl	401420 <fputs@plt>
  40939c:	ldr	x0, [x20, #24]
  4093a0:	cbz	x0, 4093d0 <printf@plt+0x7c80>
  4093a4:	ldr	x1, [x19, #3488]
  4093a8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4093ac:	add	x0, x0, #0x745
  4093b0:	bl	401420 <fputs@plt>
  4093b4:	ldr	x0, [x20, #24]
  4093b8:	ldr	x1, [x0]
  4093bc:	ldr	x1, [x1]
  4093c0:	blr	x1
  4093c4:	ldr	x1, [x19, #3488]
  4093c8:	mov	x0, x21
  4093cc:	bl	401420 <fputs@plt>
  4093d0:	ldr	x0, [x20, #32]
  4093d4:	cbz	x0, 409410 <printf@plt+0x7cc0>
  4093d8:	ldr	x1, [x19, #3488]
  4093dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4093e0:	add	x0, x0, #0x74d
  4093e4:	bl	401420 <fputs@plt>
  4093e8:	ldr	x0, [x20, #32]
  4093ec:	ldr	x1, [x0]
  4093f0:	ldr	x1, [x1]
  4093f4:	blr	x1
  4093f8:	ldr	x1, [x19, #3488]
  4093fc:	mov	x0, x21
  409400:	ldp	x19, x20, [sp, #16]
  409404:	ldr	x21, [sp, #32]
  409408:	ldp	x29, x30, [sp], #48
  40940c:	b	401420 <fputs@plt>
  409410:	ldp	x19, x20, [sp, #16]
  409414:	ldr	x21, [sp, #32]
  409418:	ldp	x29, x30, [sp], #48
  40941c:	ret
  409420:	stp	x29, x30, [sp, #-64]!
  409424:	mov	x29, sp
  409428:	stp	x21, x22, [sp, #32]
  40942c:	mov	x21, x1
  409430:	mov	x22, x0
  409434:	ldr	x1, [x0]
  409438:	stp	x19, x20, [sp, #16]
  40943c:	mov	x20, x2
  409440:	ldr	x1, [x1, #56]
  409444:	str	x23, [sp, #48]
  409448:	blr	x1
  40944c:	cbz	x0, 409490 <printf@plt+0x7d40>
  409450:	mov	x19, x0
  409454:	mov	x0, #0xfffffffffffffff8    	// #-8
  409458:	mov	x2, x20
  40945c:	mov	x1, x21
  409460:	ldr	w22, [x19, #40]
  409464:	ldr	x23, [x19, #32]
  409468:	add	x22, x0, w22, sxtw #3
  40946c:	ldr	x0, [x23, x22]
  409470:	bl	409420 <printf@plt+0x7cd0>
  409474:	str	x0, [x23, x22]
  409478:	mov	x0, x19
  40947c:	ldp	x19, x20, [sp, #16]
  409480:	ldp	x21, x22, [sp, #32]
  409484:	ldr	x23, [sp, #48]
  409488:	ldp	x29, x30, [sp], #64
  40948c:	ret
  409490:	mov	x0, #0x28                  	// #40
  409494:	bl	40f158 <_Znwm@@Base>
  409498:	mov	x1, x22
  40949c:	mov	x19, x0
  4094a0:	bl	405bb8 <printf@plt+0x4468>
  4094a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4094a8:	add	x0, x0, #0x790
  4094ac:	str	x0, [x19]
  4094b0:	stp	x21, x20, [x19, #24]
  4094b4:	b	409478 <printf@plt+0x7d28>
  4094b8:	mov	x1, #0x28                  	// #40
  4094bc:	mov	x20, x0
  4094c0:	mov	x0, x19
  4094c4:	bl	40f1b8 <_ZdlPvm@@Base>
  4094c8:	mov	x0, x20
  4094cc:	bl	4016f0 <_Unwind_Resume@plt>
  4094d0:	stp	x29, x30, [sp, #-48]!
  4094d4:	mov	x29, sp
  4094d8:	stp	x19, x20, [sp, #16]
  4094dc:	mov	x19, x0
  4094e0:	mov	x20, x3
  4094e4:	str	x21, [sp, #32]
  4094e8:	mov	x21, x2
  4094ec:	bl	405bb8 <printf@plt+0x4468>
  4094f0:	stp	x21, x20, [x19, #24]
  4094f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4094f8:	add	x0, x0, #0x790
  4094fc:	str	x0, [x19]
  409500:	ldp	x19, x20, [sp, #16]
  409504:	ldr	x21, [sp, #32]
  409508:	ldp	x29, x30, [sp], #48
  40950c:	ret
  409510:	ldr	x0, [x0, #16]
  409514:	ldr	x1, [x0]
  409518:	ldr	x1, [x1, #48]
  40951c:	mov	x16, x1
  409520:	br	x16
  409524:	ldr	x0, [x0, #16]
  409528:	ldr	x1, [x0]
  40952c:	ldr	x1, [x1, #48]
  409530:	mov	x16, x1
  409534:	br	x16
  409538:	stp	x29, x30, [sp, #-32]!
  40953c:	mov	x29, sp
  409540:	str	x19, [sp, #16]
  409544:	mov	x19, x0
  409548:	ldr	x0, [x0, #16]
  40954c:	ldr	x2, [x0]
  409550:	ldr	x2, [x2, #24]
  409554:	blr	x2
  409558:	cbz	w0, 409578 <printf@plt+0x7e28>
  40955c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  409560:	add	x3, x3, #0x1c8
  409564:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  409568:	mov	x2, x3
  40956c:	mov	x1, x3
  409570:	add	x0, x0, #0x96
  409574:	bl	40e2dc <printf@plt+0xcb8c>
  409578:	ldr	x0, [x19, #16]
  40957c:	ldr	w1, [x19, #12]
  409580:	ldr	w2, [x0, #12]
  409584:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409588:	add	x0, x0, #0x42c
  40958c:	bl	401750 <printf@plt>
  409590:	ldr	x0, [x19, #16]
  409594:	ldr	w1, [x19, #12]
  409598:	ldr	w2, [x0, #12]
  40959c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4095a0:	add	x0, x0, #0x440
  4095a4:	bl	401750 <printf@plt>
  4095a8:	ldr	x0, [x19, #16]
  4095ac:	ldr	w1, [x19, #12]
  4095b0:	ldr	w2, [x0, #12]
  4095b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  4095b8:	add	x0, x0, #0x453
  4095bc:	bl	401750 <printf@plt>
  4095c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4095c4:	add	x0, x0, #0x808
  4095c8:	bl	401440 <puts@plt>
  4095cc:	mov	w0, #0x1                   	// #1
  4095d0:	ldr	x19, [sp, #16]
  4095d4:	ldp	x29, x30, [sp], #32
  4095d8:	ret
  4095dc:	stp	x29, x30, [sp, #-32]!
  4095e0:	mov	x29, sp
  4095e4:	str	x19, [sp, #16]
  4095e8:	mov	x19, x0
  4095ec:	ldr	x0, [x0, #16]
  4095f0:	ldr	x2, [x0]
  4095f4:	ldr	x2, [x2, #24]
  4095f8:	blr	x2
  4095fc:	cbz	w0, 40961c <printf@plt+0x7ecc>
  409600:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  409604:	add	x3, x3, #0x1c8
  409608:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40960c:	mov	x2, x3
  409610:	mov	x1, x3
  409614:	add	x0, x0, #0x96
  409618:	bl	40e2dc <printf@plt+0xcb8c>
  40961c:	ldr	x0, [x19, #16]
  409620:	ldr	w1, [x19, #12]
  409624:	ldr	w2, [x0, #12]
  409628:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40962c:	add	x0, x0, #0x42c
  409630:	bl	401750 <printf@plt>
  409634:	ldr	x0, [x19, #16]
  409638:	ldr	w1, [x19, #12]
  40963c:	ldr	w2, [x0, #12]
  409640:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409644:	add	x0, x0, #0x440
  409648:	bl	401750 <printf@plt>
  40964c:	ldr	x0, [x19, #16]
  409650:	ldr	w1, [x19, #12]
  409654:	ldr	w2, [x0, #12]
  409658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40965c:	add	x0, x0, #0x453
  409660:	bl	401750 <printf@plt>
  409664:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409668:	add	x0, x0, #0x808
  40966c:	bl	401440 <puts@plt>
  409670:	mov	w0, #0x2                   	// #2
  409674:	ldr	x19, [sp, #16]
  409678:	ldp	x29, x30, [sp], #32
  40967c:	ret
  409680:	stp	x29, x30, [sp, #-32]!
  409684:	mov	x29, sp
  409688:	stp	x19, x20, [sp, #16]
  40968c:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409690:	mov	x19, x0
  409694:	ldr	x1, [x20, #3488]
  409698:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40969c:	add	x0, x0, #0x814
  4096a0:	bl	401420 <fputs@plt>
  4096a4:	ldr	x0, [x19, #16]
  4096a8:	ldr	x1, [x0]
  4096ac:	ldr	x1, [x1]
  4096b0:	blr	x1
  4096b4:	ldr	x1, [x20, #3488]
  4096b8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  4096bc:	ldp	x19, x20, [sp, #16]
  4096c0:	add	x0, x0, #0xc22
  4096c4:	ldp	x29, x30, [sp], #32
  4096c8:	b	401420 <fputs@plt>
  4096cc:	stp	x29, x30, [sp, #-32]!
  4096d0:	mov	x29, sp
  4096d4:	stp	x19, x20, [sp, #16]
  4096d8:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4096dc:	mov	x19, x0
  4096e0:	ldr	x1, [x20, #3488]
  4096e4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4096e8:	add	x0, x0, #0x81c
  4096ec:	bl	401420 <fputs@plt>
  4096f0:	ldr	x0, [x19, #16]
  4096f4:	ldr	x1, [x0]
  4096f8:	ldr	x1, [x1]
  4096fc:	blr	x1
  409700:	ldr	x1, [x20, #3488]
  409704:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  409708:	ldp	x19, x20, [sp, #16]
  40970c:	add	x0, x0, #0xc22
  409710:	ldp	x29, x30, [sp], #32
  409714:	b	401420 <fputs@plt>
  409718:	stp	x29, x30, [sp, #-32]!
  40971c:	mov	x29, sp
  409720:	str	x19, [sp, #16]
  409724:	mov	x19, x0
  409728:	bl	405bb8 <printf@plt+0x4468>
  40972c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409730:	add	x0, x0, #0x880
  409734:	str	x0, [x19]
  409738:	ldr	x19, [sp, #16]
  40973c:	ldp	x29, x30, [sp], #32
  409740:	ret
  409744:	stp	x29, x30, [sp, #-32]!
  409748:	mov	x29, sp
  40974c:	ldr	x1, [x0]
  409750:	stp	x19, x20, [sp, #16]
  409754:	mov	x20, x0
  409758:	ldr	x1, [x1, #56]
  40975c:	blr	x1
  409760:	cbz	x0, 409788 <printf@plt+0x8038>
  409764:	ldr	x20, [x0, #32]
  409768:	mov	x19, x0
  40976c:	ldr	x0, [x20]
  409770:	bl	409744 <printf@plt+0x7ff4>
  409774:	str	x0, [x20]
  409778:	mov	x0, x19
  40977c:	ldp	x19, x20, [sp, #16]
  409780:	ldp	x29, x30, [sp], #32
  409784:	ret
  409788:	mov	x0, #0x18                  	// #24
  40978c:	bl	40f158 <_Znwm@@Base>
  409790:	mov	x1, x20
  409794:	mov	x19, x0
  409798:	bl	409718 <printf@plt+0x7fc8>
  40979c:	b	409778 <printf@plt+0x8028>
  4097a0:	mov	x1, #0x18                  	// #24
  4097a4:	mov	x20, x0
  4097a8:	mov	x0, x19
  4097ac:	bl	40f1b8 <_ZdlPvm@@Base>
  4097b0:	mov	x0, x20
  4097b4:	bl	4016f0 <_Unwind_Resume@plt>
  4097b8:	stp	x29, x30, [sp, #-32]!
  4097bc:	mov	x29, sp
  4097c0:	str	x19, [sp, #16]
  4097c4:	mov	x19, x0
  4097c8:	bl	405bb8 <printf@plt+0x4468>
  4097cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  4097d0:	add	x0, x0, #0x908
  4097d4:	str	x0, [x19]
  4097d8:	ldr	x19, [sp, #16]
  4097dc:	ldp	x29, x30, [sp], #32
  4097e0:	ret
  4097e4:	stp	x29, x30, [sp, #-32]!
  4097e8:	mov	x29, sp
  4097ec:	ldr	x1, [x0]
  4097f0:	stp	x19, x20, [sp, #16]
  4097f4:	mov	x20, x0
  4097f8:	ldr	x1, [x1, #56]
  4097fc:	blr	x1
  409800:	cbz	x0, 409828 <printf@plt+0x80d8>
  409804:	ldr	x20, [x0, #32]
  409808:	mov	x19, x0
  40980c:	ldr	x0, [x20]
  409810:	bl	4097e4 <printf@plt+0x8094>
  409814:	str	x0, [x20]
  409818:	mov	x0, x19
  40981c:	ldp	x19, x20, [sp, #16]
  409820:	ldp	x29, x30, [sp], #32
  409824:	ret
  409828:	mov	x0, #0x18                  	// #24
  40982c:	bl	40f158 <_Znwm@@Base>
  409830:	mov	x1, x20
  409834:	mov	x19, x0
  409838:	bl	4097b8 <printf@plt+0x8068>
  40983c:	b	409818 <printf@plt+0x80c8>
  409840:	mov	x1, #0x18                  	// #24
  409844:	mov	x20, x0
  409848:	mov	x0, x19
  40984c:	bl	40f1b8 <_ZdlPvm@@Base>
  409850:	mov	x0, x20
  409854:	bl	4016f0 <_Unwind_Resume@plt>
  409858:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40985c:	add	x1, x1, #0x908
  409860:	str	x1, [x0]
  409864:	b	405bec <printf@plt+0x449c>
  409868:	stp	x29, x30, [sp, #-32]!
  40986c:	mov	x29, sp
  409870:	str	x19, [sp, #16]
  409874:	mov	x19, x0
  409878:	bl	409858 <printf@plt+0x8108>
  40987c:	mov	x0, x19
  409880:	mov	x1, #0x18                  	// #24
  409884:	ldr	x19, [sp, #16]
  409888:	ldp	x29, x30, [sp], #32
  40988c:	b	40f1b8 <_ZdlPvm@@Base>
  409890:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  409894:	add	x1, x1, #0x880
  409898:	str	x1, [x0]
  40989c:	b	405bec <printf@plt+0x449c>
  4098a0:	stp	x29, x30, [sp, #-32]!
  4098a4:	mov	x29, sp
  4098a8:	str	x19, [sp, #16]
  4098ac:	mov	x19, x0
  4098b0:	bl	409890 <printf@plt+0x8140>
  4098b4:	mov	x0, x19
  4098b8:	mov	x1, #0x18                  	// #24
  4098bc:	ldr	x19, [sp, #16]
  4098c0:	ldp	x29, x30, [sp], #32
  4098c4:	b	40f1b8 <_ZdlPvm@@Base>
  4098c8:	stp	x29, x30, [sp, #-32]!
  4098cc:	mov	x29, sp
  4098d0:	stp	x19, x20, [sp, #16]
  4098d4:	mov	x20, x0
  4098d8:	add	w19, w1, #0x1
  4098dc:	ldr	x0, [x0, #24]
  4098e0:	ldr	x1, [x0]
  4098e4:	ldr	x2, [x1, #112]
  4098e8:	mov	w1, w19
  4098ec:	blr	x2
  4098f0:	ldr	x0, [x20, #16]
  4098f4:	ldr	x1, [x0]
  4098f8:	ldr	x2, [x1, #112]
  4098fc:	mov	w1, w19
  409900:	ldp	x19, x20, [sp, #16]
  409904:	mov	x16, x2
  409908:	ldp	x29, x30, [sp], #32
  40990c:	br	x16
  409910:	stp	x29, x30, [sp, #-32]!
  409914:	mov	x29, sp
  409918:	stp	x19, x20, [sp, #16]
  40991c:	mov	x20, x0
  409920:	add	w19, w1, #0x1
  409924:	ldr	x0, [x0, #24]
  409928:	ldr	x1, [x0]
  40992c:	ldr	x2, [x1, #112]
  409930:	mov	w1, w19
  409934:	blr	x2
  409938:	ldr	x0, [x20, #16]
  40993c:	ldr	x1, [x0]
  409940:	ldr	x2, [x1, #112]
  409944:	mov	w1, w19
  409948:	ldp	x19, x20, [sp, #16]
  40994c:	mov	x16, x2
  409950:	ldp	x29, x30, [sp], #32
  409954:	br	x16
  409958:	stp	x29, x30, [sp, #-32]!
  40995c:	mov	x29, sp
  409960:	str	x19, [sp, #16]
  409964:	mov	x19, x0
  409968:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40996c:	add	x0, x0, #0xc8
  409970:	str	x0, [x19]
  409974:	ldr	x0, [x19, #24]
  409978:	cbz	x0, 409988 <printf@plt+0x8238>
  40997c:	ldr	x1, [x0]
  409980:	ldr	x1, [x1, #16]
  409984:	blr	x1
  409988:	mov	x0, x19
  40998c:	ldr	x19, [sp, #16]
  409990:	ldp	x29, x30, [sp], #32
  409994:	b	405bec <printf@plt+0x449c>
  409998:	stp	x29, x30, [sp, #-32]!
  40999c:	mov	x29, sp
  4099a0:	str	x19, [sp, #16]
  4099a4:	mov	x19, x0
  4099a8:	bl	409958 <printf@plt+0x8208>
  4099ac:	mov	x0, x19
  4099b0:	mov	x1, #0x20                  	// #32
  4099b4:	ldr	x19, [sp, #16]
  4099b8:	ldp	x29, x30, [sp], #32
  4099bc:	b	40f1b8 <_ZdlPvm@@Base>
  4099c0:	stp	x29, x30, [sp, #-32]!
  4099c4:	mov	x29, sp
  4099c8:	str	x19, [sp, #16]
  4099cc:	mov	x19, x0
  4099d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  4099d4:	add	x0, x0, #0x260
  4099d8:	str	x0, [x19]
  4099dc:	ldr	x0, [x19, #24]
  4099e0:	cbz	x0, 4099f0 <printf@plt+0x82a0>
  4099e4:	ldr	x1, [x0]
  4099e8:	ldr	x1, [x1, #16]
  4099ec:	blr	x1
  4099f0:	mov	x0, x19
  4099f4:	ldr	x19, [sp, #16]
  4099f8:	ldp	x29, x30, [sp], #32
  4099fc:	b	405bec <printf@plt+0x449c>
  409a00:	stp	x29, x30, [sp, #-32]!
  409a04:	mov	x29, sp
  409a08:	str	x19, [sp, #16]
  409a0c:	mov	x19, x0
  409a10:	bl	4099c0 <printf@plt+0x8270>
  409a14:	mov	x0, x19
  409a18:	mov	x1, #0x20                  	// #32
  409a1c:	ldr	x19, [sp, #16]
  409a20:	ldp	x29, x30, [sp], #32
  409a24:	b	40f1b8 <_ZdlPvm@@Base>
  409a28:	stp	x29, x30, [sp, #-48]!
  409a2c:	mov	x29, sp
  409a30:	stp	x19, x20, [sp, #16]
  409a34:	mov	x19, x0
  409a38:	ldr	x0, [x0, #16]
  409a3c:	ldr	x2, [x0]
  409a40:	ldr	x2, [x2, #24]
  409a44:	str	x21, [sp, #32]
  409a48:	mov	w21, w1
  409a4c:	blr	x2
  409a50:	mov	w20, w0
  409a54:	ldr	x0, [x19, #16]
  409a58:	ldr	x1, [x0]
  409a5c:	ldr	x1, [x1, #40]
  409a60:	blr	x1
  409a64:	ldr	x0, [x19, #24]
  409a68:	ldr	x1, [x0]
  409a6c:	ldr	x2, [x1, #24]
  409a70:	mov	w1, w21
  409a74:	blr	x2
  409a78:	ldr	x0, [x19, #16]
  409a7c:	ldr	w1, [x19, #12]
  409a80:	ldr	w4, [x0, #12]
  409a84:	ldr	x0, [x19, #24]
  409a88:	mov	w2, w4
  409a8c:	ldr	w3, [x0, #12]
  409a90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409a94:	add	x0, x0, #0x980
  409a98:	bl	401750 <printf@plt>
  409a9c:	ldr	x0, [x19, #16]
  409aa0:	ldr	w5, [x19, #12]
  409aa4:	ldr	w4, [x0, #12]
  409aa8:	mov	w1, w5
  409aac:	ldr	x0, [x19, #24]
  409ab0:	mov	w2, w4
  409ab4:	ldr	w3, [x0, #12]
  409ab8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409abc:	add	x0, x0, #0x9ae
  409ac0:	bl	401750 <printf@plt>
  409ac4:	ldr	x0, [x19, #16]
  409ac8:	ldr	w1, [x19, #12]
  409acc:	ldr	w2, [x0, #12]
  409ad0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409ad4:	add	x0, x0, #0x453
  409ad8:	bl	401750 <printf@plt>
  409adc:	ldr	x0, [x19, #16]
  409ae0:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  409ae4:	ldr	w3, [x1, #1140]
  409ae8:	ldr	w2, [x0, #12]
  409aec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409af0:	ldr	w1, [x19, #12]
  409af4:	add	x0, x0, #0x4fa
  409af8:	bl	401750 <printf@plt>
  409afc:	ldr	x0, [x19, #24]
  409b00:	ldr	w3, [x19, #12]
  409b04:	ldr	w2, [x0, #12]
  409b08:	mov	w1, w3
  409b0c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409b10:	add	x0, x0, #0x9e5
  409b14:	bl	401750 <printf@plt>
  409b18:	cbz	w20, 409b34 <printf@plt+0x83e4>
  409b1c:	ldr	x0, [x19, #16]
  409b20:	ldr	w1, [x19, #12]
  409b24:	ldr	w2, [x0, #12]
  409b28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409b2c:	add	x0, x0, #0xa01
  409b30:	bl	401750 <printf@plt>
  409b34:	mov	w0, w20
  409b38:	ldp	x19, x20, [sp, #16]
  409b3c:	ldr	x21, [sp, #32]
  409b40:	ldp	x29, x30, [sp], #48
  409b44:	ret
  409b48:	stp	x29, x30, [sp, #-48]!
  409b4c:	mov	x29, sp
  409b50:	stp	x19, x20, [sp, #16]
  409b54:	mov	x19, x0
  409b58:	ldr	x0, [x0, #16]
  409b5c:	ldr	x2, [x0]
  409b60:	ldr	x2, [x2, #24]
  409b64:	str	x21, [sp, #32]
  409b68:	mov	w21, w1
  409b6c:	blr	x2
  409b70:	mov	w20, w0
  409b74:	ldr	x0, [x19, #24]
  409b78:	ldr	x1, [x0]
  409b7c:	ldr	x2, [x1, #24]
  409b80:	mov	w1, w21
  409b84:	blr	x2
  409b88:	ldp	x0, x1, [x19, #16]
  409b8c:	ldr	w2, [x0, #12]
  409b90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409b94:	ldr	w3, [x1, #12]
  409b98:	add	x0, x0, #0xa25
  409b9c:	ldr	w1, [x19, #12]
  409ba0:	bl	401750 <printf@plt>
  409ba4:	ldp	x0, x1, [x19, #16]
  409ba8:	ldr	w4, [x19, #12]
  409bac:	ldr	w3, [x1, #12]
  409bb0:	mov	w1, w4
  409bb4:	ldr	w2, [x0, #12]
  409bb8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409bbc:	add	x0, x0, #0xa4a
  409bc0:	bl	401750 <printf@plt>
  409bc4:	ldr	x0, [x19, #16]
  409bc8:	ldr	w1, [x19, #12]
  409bcc:	ldr	w2, [x0, #12]
  409bd0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409bd4:	add	x0, x0, #0x440
  409bd8:	bl	401750 <printf@plt>
  409bdc:	ldp	x0, x1, [x19, #16]
  409be0:	ldr	w2, [x0, #12]
  409be4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409be8:	ldr	w3, [x1, #12]
  409bec:	add	x0, x0, #0xa78
  409bf0:	ldr	w1, [x19, #12]
  409bf4:	bl	401750 <printf@plt>
  409bf8:	cbz	w20, 409c14 <printf@plt+0x84c4>
  409bfc:	ldr	x0, [x19, #16]
  409c00:	ldr	w1, [x19, #12]
  409c04:	ldr	w2, [x0, #12]
  409c08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409c0c:	add	x0, x0, #0xa01
  409c10:	bl	401750 <printf@plt>
  409c14:	mov	w0, w20
  409c18:	ldp	x19, x20, [sp, #16]
  409c1c:	ldr	x21, [sp, #32]
  409c20:	ldp	x29, x30, [sp], #48
  409c24:	ret
  409c28:	stp	x29, x30, [sp, #-32]!
  409c2c:	mov	x29, sp
  409c30:	stp	x19, x20, [sp, #16]
  409c34:	mov	x19, x0
  409c38:	ldr	x0, [x0, #16]
  409c3c:	ldr	x2, [x0]
  409c40:	ldr	x2, [x2, #24]
  409c44:	blr	x2
  409c48:	mov	w20, w0
  409c4c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  409c50:	ldr	w1, [x19, #12]
  409c54:	ldr	w3, [x0, #1160]
  409c58:	ldr	x0, [x19, #16]
  409c5c:	add	w3, w3, w3, lsl #2
  409c60:	ldr	w2, [x0, #12]
  409c64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409c68:	add	x0, x0, #0xa94
  409c6c:	bl	401750 <printf@plt>
  409c70:	ldr	x0, [x19, #16]
  409c74:	ldr	w1, [x19, #12]
  409c78:	ldr	w2, [x0, #12]
  409c7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409c80:	add	x0, x0, #0x42c
  409c84:	bl	401750 <printf@plt>
  409c88:	ldr	x0, [x19, #16]
  409c8c:	ldr	w1, [x19, #12]
  409c90:	ldr	w2, [x0, #12]
  409c94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409c98:	add	x0, x0, #0x440
  409c9c:	bl	401750 <printf@plt>
  409ca0:	mov	w0, w20
  409ca4:	ldp	x19, x20, [sp, #16]
  409ca8:	ldp	x29, x30, [sp], #32
  409cac:	ret
  409cb0:	stp	x29, x30, [sp, #-32]!
  409cb4:	mov	x29, sp
  409cb8:	stp	x19, x20, [sp, #16]
  409cbc:	mov	x19, x0
  409cc0:	mov	w20, w1
  409cc4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  409cc8:	add	x0, x0, #0x72
  409ccc:	ldr	w1, [x19, #12]
  409cd0:	bl	401750 <printf@plt>
  409cd4:	ldr	x1, [x19, #24]
  409cd8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409cdc:	add	x0, x0, #0xaab
  409ce0:	bl	401750 <printf@plt>
  409ce4:	ldr	w1, [x19, #12]
  409ce8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  409cec:	add	x0, x0, #0x84
  409cf0:	bl	401750 <printf@plt>
  409cf4:	ldr	x0, [x19, #16]
  409cf8:	ldr	x1, [x0]
  409cfc:	ldr	x2, [x1, #24]
  409d00:	mov	w1, w20
  409d04:	blr	x2
  409d08:	mov	w20, w0
  409d0c:	ldr	w1, [x19, #12]
  409d10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  409d14:	add	x0, x0, #0xb1
  409d18:	bl	401750 <printf@plt>
  409d1c:	ldr	x0, [x19, #16]
  409d20:	ldr	w1, [x19, #12]
  409d24:	ldr	w2, [x0, #12]
  409d28:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409d2c:	add	x0, x0, #0x42c
  409d30:	bl	401750 <printf@plt>
  409d34:	ldr	x0, [x19, #16]
  409d38:	ldr	w1, [x19, #12]
  409d3c:	ldr	w2, [x0, #12]
  409d40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409d44:	add	x0, x0, #0x440
  409d48:	bl	401750 <printf@plt>
  409d4c:	ldr	x0, [x19, #16]
  409d50:	ldr	w1, [x19, #12]
  409d54:	ldr	w2, [x0, #12]
  409d58:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409d5c:	add	x0, x0, #0x453
  409d60:	bl	401750 <printf@plt>
  409d64:	mov	w0, w20
  409d68:	ldp	x19, x20, [sp, #16]
  409d6c:	ldp	x29, x30, [sp], #32
  409d70:	ret
  409d74:	stp	x29, x30, [sp, #-48]!
  409d78:	mov	x29, sp
  409d7c:	stp	x19, x20, [sp, #16]
  409d80:	mov	w20, w1
  409d84:	ldr	w1, [x0, #12]
  409d88:	mov	x19, x0
  409d8c:	stp	x21, x22, [sp, #32]
  409d90:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x1260>
  409d94:	ldr	x0, [x0, #24]
  409d98:	ldr	x22, [x21, #3712]
  409d9c:	str	x0, [x21, #3712]
  409da0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409da4:	add	x0, x0, #0xab3
  409da8:	bl	401750 <printf@plt>
  409dac:	ldr	x1, [x19, #24]
  409db0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409db4:	add	x0, x0, #0x6d6
  409db8:	bl	401750 <printf@plt>
  409dbc:	ldr	x0, [x19, #16]
  409dc0:	ldr	x1, [x0]
  409dc4:	ldr	x2, [x1, #24]
  409dc8:	mov	w1, w20
  409dcc:	blr	x2
  409dd0:	str	x22, [x21, #3712]
  409dd4:	ldr	w1, [x19, #12]
  409dd8:	mov	w20, w0
  409ddc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409de0:	add	x0, x0, #0xac4
  409de4:	bl	401750 <printf@plt>
  409de8:	ldr	x0, [x19, #16]
  409dec:	ldr	w1, [x19, #12]
  409df0:	ldr	w2, [x0, #12]
  409df4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409df8:	add	x0, x0, #0x42c
  409dfc:	bl	401750 <printf@plt>
  409e00:	ldr	x0, [x19, #16]
  409e04:	ldr	w1, [x19, #12]
  409e08:	ldr	w2, [x0, #12]
  409e0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409e10:	add	x0, x0, #0x440
  409e14:	bl	401750 <printf@plt>
  409e18:	ldr	x0, [x19, #16]
  409e1c:	ldr	w1, [x19, #12]
  409e20:	ldr	w2, [x0, #12]
  409e24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409e28:	add	x0, x0, #0x453
  409e2c:	bl	401750 <printf@plt>
  409e30:	mov	w0, w20
  409e34:	ldp	x19, x20, [sp, #16]
  409e38:	ldp	x21, x22, [sp, #32]
  409e3c:	ldp	x29, x30, [sp], #48
  409e40:	ret
  409e44:	stp	x29, x30, [sp, #-32]!
  409e48:	mov	x29, sp
  409e4c:	stp	x19, x20, [sp, #16]
  409e50:	mov	x19, x0
  409e54:	ldr	x0, [x0, #16]
  409e58:	ldr	x2, [x0]
  409e5c:	ldr	x2, [x2, #24]
  409e60:	blr	x2
  409e64:	mov	w20, w0
  409e68:	ldr	x0, [x19, #16]
  409e6c:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  409e70:	ldr	w3, [x1, #1220]
  409e74:	ldr	w2, [x0, #12]
  409e78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409e7c:	ldr	w1, [x19, #12]
  409e80:	add	x0, x0, #0xad2
  409e84:	bl	401750 <printf@plt>
  409e88:	ldr	x0, [x19, #16]
  409e8c:	ldr	w1, [x19, #12]
  409e90:	ldr	w2, [x0, #12]
  409e94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409e98:	add	x0, x0, #0x440
  409e9c:	bl	401750 <printf@plt>
  409ea0:	ldr	x0, [x19, #16]
  409ea4:	ldr	w1, [x19, #12]
  409ea8:	ldr	w2, [x0, #12]
  409eac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409eb0:	add	x0, x0, #0x453
  409eb4:	bl	401750 <printf@plt>
  409eb8:	mov	w0, w20
  409ebc:	ldp	x19, x20, [sp, #16]
  409ec0:	ldp	x29, x30, [sp], #32
  409ec4:	ret
  409ec8:	stp	x29, x30, [sp, #-32]!
  409ecc:	mov	x29, sp
  409ed0:	stp	x19, x20, [sp, #16]
  409ed4:	mov	x19, x0
  409ed8:	ldr	x0, [x0, #16]
  409edc:	ldr	x2, [x0]
  409ee0:	ldr	x2, [x2, #24]
  409ee4:	blr	x2
  409ee8:	mov	w20, w0
  409eec:	ldr	x0, [x19, #16]
  409ef0:	ldr	w1, [x19, #12]
  409ef4:	ldr	w2, [x0, #12]
  409ef8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409efc:	add	x0, x0, #0x42c
  409f00:	bl	401750 <printf@plt>
  409f04:	ldr	x0, [x19, #16]
  409f08:	ldr	w2, [x19, #24]
  409f0c:	ldr	w3, [x0, #12]
  409f10:	cmp	w2, #0x0
  409f14:	b.le	409f50 <printf@plt+0x8800>
  409f18:	ldr	w1, [x19, #12]
  409f1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409f20:	add	x0, x0, #0xaea
  409f24:	bl	401750 <printf@plt>
  409f28:	ldr	x0, [x19, #16]
  409f2c:	ldr	w1, [x19, #12]
  409f30:	ldr	w2, [x0, #12]
  409f34:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409f38:	add	x0, x0, #0x453
  409f3c:	bl	401750 <printf@plt>
  409f40:	mov	w0, w20
  409f44:	ldp	x19, x20, [sp, #16]
  409f48:	ldp	x29, x30, [sp], #32
  409f4c:	ret
  409f50:	ldr	w1, [x19, #12]
  409f54:	neg	w2, w2
  409f58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409f5c:	add	x0, x0, #0xb01
  409f60:	bl	401750 <printf@plt>
  409f64:	ldr	x0, [x19, #16]
  409f68:	ldr	w1, [x19, #12]
  409f6c:	ldr	w2, [x0, #12]
  409f70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409f74:	add	x0, x0, #0x440
  409f78:	b	409f3c <printf@plt+0x87ec>
  409f7c:	stp	x29, x30, [sp, #-32]!
  409f80:	mov	x29, sp
  409f84:	stp	x19, x20, [sp, #16]
  409f88:	mov	x19, x0
  409f8c:	ldr	x0, [x0, #16]
  409f90:	ldr	x2, [x0]
  409f94:	ldr	x2, [x2, #24]
  409f98:	blr	x2
  409f9c:	mov	w20, w0
  409fa0:	ldr	x0, [x19, #16]
  409fa4:	ldr	w1, [x19, #12]
  409fa8:	ldr	w2, [x0, #12]
  409fac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  409fb0:	add	x0, x0, #0x42c
  409fb4:	bl	401750 <printf@plt>
  409fb8:	ldr	x0, [x19, #16]
  409fbc:	ldr	w1, [x19, #12]
  409fc0:	ldr	w3, [x0, #12]
  409fc4:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  409fc8:	ldr	w4, [x0, #1176]
  409fcc:	mov	w2, w3
  409fd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409fd4:	add	x0, x0, #0xb1b
  409fd8:	bl	401750 <printf@plt>
  409fdc:	ldr	x0, [x19, #16]
  409fe0:	ldr	w3, [x19, #12]
  409fe4:	ldr	w2, [x0, #12]
  409fe8:	mov	w1, w3
  409fec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  409ff0:	add	x0, x0, #0xb3d
  409ff4:	bl	401750 <printf@plt>
  409ff8:	ldr	x0, [x19, #16]
  409ffc:	ldr	w3, [x19, #12]
  40a000:	ldr	w2, [x0, #12]
  40a004:	mov	w1, w3
  40a008:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a00c:	add	x0, x0, #0xb5c
  40a010:	bl	401750 <printf@plt>
  40a014:	mov	w0, w20
  40a018:	ldp	x19, x20, [sp, #16]
  40a01c:	ldp	x29, x30, [sp], #32
  40a020:	ret
  40a024:	stp	x29, x30, [sp, #-32]!
  40a028:	mov	x29, sp
  40a02c:	stp	x19, x20, [sp, #16]
  40a030:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a034:	mov	x19, x0
  40a038:	ldr	x1, [x20, #3488]
  40a03c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a040:	add	x0, x0, #0xce7
  40a044:	bl	401420 <fputs@plt>
  40a048:	ldr	x0, [x19, #16]
  40a04c:	ldr	x1, [x0]
  40a050:	ldr	x1, [x1]
  40a054:	blr	x1
  40a058:	ldr	x1, [x20, #3488]
  40a05c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a060:	add	x0, x0, #0xb7b
  40a064:	bl	401420 <fputs@plt>
  40a068:	ldr	x0, [x19, #24]
  40a06c:	ldr	x1, [x0]
  40a070:	ldr	x1, [x1]
  40a074:	blr	x1
  40a078:	ldr	x1, [x20, #3488]
  40a07c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a080:	ldp	x19, x20, [sp, #16]
  40a084:	add	x0, x0, #0xc22
  40a088:	ldp	x29, x30, [sp], #32
  40a08c:	b	401420 <fputs@plt>
  40a090:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a094:	ldr	x1, [x0, #3488]
  40a098:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a09c:	add	x0, x0, #0xb88
  40a0a0:	b	401420 <fputs@plt>
  40a0a4:	stp	x29, x30, [sp, #-32]!
  40a0a8:	mov	x29, sp
  40a0ac:	stp	x19, x20, [sp, #16]
  40a0b0:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a0b4:	mov	x19, x0
  40a0b8:	ldr	x1, [x20, #3488]
  40a0bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a0c0:	add	x0, x0, #0xce7
  40a0c4:	bl	401420 <fputs@plt>
  40a0c8:	ldr	x0, [x19, #16]
  40a0cc:	ldr	x1, [x0]
  40a0d0:	ldr	x1, [x1]
  40a0d4:	blr	x1
  40a0d8:	ldr	x1, [x20, #3488]
  40a0dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a0e0:	ldp	x19, x20, [sp, #16]
  40a0e4:	add	x0, x0, #0xb98
  40a0e8:	ldp	x29, x30, [sp], #32
  40a0ec:	b	401420 <fputs@plt>
  40a0f0:	stp	x29, x30, [sp, #-32]!
  40a0f4:	mov	x29, sp
  40a0f8:	stp	x19, x20, [sp, #16]
  40a0fc:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a100:	mov	x19, x0
  40a104:	ldr	x1, [x20, #3488]
  40a108:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a10c:	add	x0, x0, #0xce7
  40a110:	bl	401420 <fputs@plt>
  40a114:	ldr	x0, [x19, #16]
  40a118:	ldr	x1, [x0]
  40a11c:	ldr	x1, [x1]
  40a120:	blr	x1
  40a124:	ldr	x1, [x20, #3488]
  40a128:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a12c:	add	x0, x0, #0xb9f
  40a130:	bl	401420 <fputs@plt>
  40a134:	ldr	x0, [x19, #24]
  40a138:	ldr	x1, [x0]
  40a13c:	ldr	x1, [x1]
  40a140:	blr	x1
  40a144:	ldr	x1, [x20, #3488]
  40a148:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a14c:	ldp	x19, x20, [sp, #16]
  40a150:	add	x0, x0, #0xc22
  40a154:	ldp	x29, x30, [sp], #32
  40a158:	b	401420 <fputs@plt>
  40a15c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a160:	ldr	x1, [x0, #3488]
  40a164:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a168:	add	x0, x0, #0xbad
  40a16c:	b	401420 <fputs@plt>
  40a170:	stp	x29, x30, [sp, #-32]!
  40a174:	mov	x29, sp
  40a178:	stp	x19, x20, [sp, #16]
  40a17c:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a180:	mov	x19, x0
  40a184:	ldr	x1, [x20, #3488]
  40a188:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a18c:	add	x0, x0, #0xce7
  40a190:	bl	401420 <fputs@plt>
  40a194:	ldr	x0, [x19, #16]
  40a198:	ldr	x1, [x0]
  40a19c:	ldr	x1, [x1]
  40a1a0:	blr	x1
  40a1a4:	ldr	x1, [x20, #3488]
  40a1a8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a1ac:	ldp	x19, x20, [sp, #16]
  40a1b0:	add	x0, x0, #0xbbe
  40a1b4:	ldp	x29, x30, [sp], #32
  40a1b8:	b	401420 <fputs@plt>
  40a1bc:	stp	x29, x30, [sp, #-32]!
  40a1c0:	mov	x29, sp
  40a1c4:	stp	x19, x20, [sp, #16]
  40a1c8:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a1cc:	mov	x19, x0
  40a1d0:	ldr	x1, [x20, #3488]
  40a1d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a1d8:	add	x0, x0, #0xbc7
  40a1dc:	bl	401420 <fputs@plt>
  40a1e0:	ldr	x0, [x19, #16]
  40a1e4:	ldr	x1, [x0]
  40a1e8:	ldr	x1, [x1]
  40a1ec:	blr	x1
  40a1f0:	ldr	x1, [x20, #3488]
  40a1f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a1f8:	ldp	x19, x20, [sp, #16]
  40a1fc:	add	x0, x0, #0xc22
  40a200:	ldp	x29, x30, [sp], #32
  40a204:	b	401420 <fputs@plt>
  40a208:	stp	x29, x30, [sp, #-32]!
  40a20c:	mov	x29, sp
  40a210:	stp	x19, x20, [sp, #16]
  40a214:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a218:	mov	x19, x0
  40a21c:	ldr	x1, [x20, #3488]
  40a220:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a224:	add	x0, x0, #0xbce
  40a228:	bl	401420 <fputs@plt>
  40a22c:	ldr	x0, [x19, #16]
  40a230:	ldr	x1, [x0]
  40a234:	ldr	x1, [x1]
  40a238:	blr	x1
  40a23c:	ldr	x1, [x20, #3488]
  40a240:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a244:	ldp	x19, x20, [sp, #16]
  40a248:	add	x0, x0, #0xc22
  40a24c:	ldp	x29, x30, [sp], #32
  40a250:	b	401420 <fputs@plt>
  40a254:	stp	x29, x30, [sp, #-48]!
  40a258:	mov	x29, sp
  40a25c:	stp	x19, x20, [sp, #16]
  40a260:	mov	x19, x0
  40a264:	mov	w0, w1
  40a268:	ldr	x20, [x19, #16]
  40a26c:	ldr	x1, [x20]
  40a270:	str	x21, [sp, #32]
  40a274:	ldr	x21, [x1, #24]
  40a278:	bl	40533c <printf@plt+0x3bec>
  40a27c:	mov	w1, w0
  40a280:	mov	x0, x20
  40a284:	blr	x21
  40a288:	mov	w20, w0
  40a28c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40a290:	ldr	w1, [x19, #12]
  40a294:	ldr	w3, [x0, #1160]
  40a298:	ldr	x0, [x19, #16]
  40a29c:	add	w3, w3, w3, lsl #2
  40a2a0:	ldr	w2, [x0, #12]
  40a2a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a2a8:	add	x0, x0, #0xbd9
  40a2ac:	bl	401750 <printf@plt>
  40a2b0:	ldr	x0, [x19, #16]
  40a2b4:	ldr	w1, [x19, #12]
  40a2b8:	ldr	w2, [x0, #12]
  40a2bc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40a2c0:	add	x0, x0, #0x42c
  40a2c4:	bl	401750 <printf@plt>
  40a2c8:	ldr	x0, [x19, #16]
  40a2cc:	ldr	w1, [x19, #12]
  40a2d0:	ldr	w2, [x0, #12]
  40a2d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40a2d8:	add	x0, x0, #0x453
  40a2dc:	bl	401750 <printf@plt>
  40a2e0:	mov	w0, w20
  40a2e4:	ldp	x19, x20, [sp, #16]
  40a2e8:	ldr	x21, [sp, #32]
  40a2ec:	ldp	x29, x30, [sp], #48
  40a2f0:	ret
  40a2f4:	stp	x29, x30, [sp, #-32]!
  40a2f8:	mov	x29, sp
  40a2fc:	str	x19, [sp, #16]
  40a300:	mov	x19, x0
  40a304:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a308:	add	x0, x0, #0x3f8
  40a30c:	str	x0, [x19]
  40a310:	ldr	x0, [x19, #24]
  40a314:	bl	4014e0 <free@plt>
  40a318:	mov	x0, x19
  40a31c:	ldr	x19, [sp, #16]
  40a320:	ldp	x29, x30, [sp], #32
  40a324:	b	405bec <printf@plt+0x449c>
  40a328:	stp	x29, x30, [sp, #-32]!
  40a32c:	mov	x29, sp
  40a330:	str	x19, [sp, #16]
  40a334:	mov	x19, x0
  40a338:	bl	40a2f4 <printf@plt+0x8ba4>
  40a33c:	mov	x0, x19
  40a340:	mov	x1, #0x20                  	// #32
  40a344:	ldr	x19, [sp, #16]
  40a348:	ldp	x29, x30, [sp], #32
  40a34c:	b	40f1b8 <_ZdlPvm@@Base>
  40a350:	stp	x29, x30, [sp, #-32]!
  40a354:	mov	x29, sp
  40a358:	str	x19, [sp, #16]
  40a35c:	mov	x19, x0
  40a360:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a364:	add	x0, x0, #0x480
  40a368:	str	x0, [x19]
  40a36c:	ldr	x0, [x19, #24]
  40a370:	bl	4014e0 <free@plt>
  40a374:	mov	x0, x19
  40a378:	ldr	x19, [sp, #16]
  40a37c:	ldp	x29, x30, [sp], #32
  40a380:	b	405bec <printf@plt+0x449c>
  40a384:	stp	x29, x30, [sp, #-32]!
  40a388:	mov	x29, sp
  40a38c:	str	x19, [sp, #16]
  40a390:	mov	x19, x0
  40a394:	bl	40a350 <printf@plt+0x8c00>
  40a398:	mov	x0, x19
  40a39c:	mov	x1, #0x20                  	// #32
  40a3a0:	ldr	x19, [sp, #16]
  40a3a4:	ldp	x29, x30, [sp], #32
  40a3a8:	b	40f1b8 <_ZdlPvm@@Base>
  40a3ac:	stp	x29, x30, [sp, #-32]!
  40a3b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a3b4:	add	x1, x1, #0xbf0
  40a3b8:	mov	x29, sp
  40a3bc:	stp	x19, x20, [sp, #16]
  40a3c0:	mov	x19, x0
  40a3c4:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a3c8:	ldr	x0, [x20, #3488]
  40a3cc:	ldr	x2, [x19, #24]
  40a3d0:	bl	401470 <fprintf@plt>
  40a3d4:	ldr	x0, [x19, #16]
  40a3d8:	ldr	x1, [x0]
  40a3dc:	ldr	x1, [x1]
  40a3e0:	blr	x1
  40a3e4:	ldr	x1, [x20, #3488]
  40a3e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a3ec:	ldp	x19, x20, [sp, #16]
  40a3f0:	add	x0, x0, #0xc22
  40a3f4:	ldp	x29, x30, [sp], #32
  40a3f8:	b	401420 <fputs@plt>
  40a3fc:	stp	x29, x30, [sp, #-32]!
  40a400:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a404:	add	x1, x1, #0xbfb
  40a408:	mov	x29, sp
  40a40c:	stp	x19, x20, [sp, #16]
  40a410:	mov	x19, x0
  40a414:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a418:	ldr	x0, [x20, #3488]
  40a41c:	ldr	x2, [x19, #24]
  40a420:	bl	401470 <fprintf@plt>
  40a424:	ldr	x0, [x19, #16]
  40a428:	ldr	x1, [x0]
  40a42c:	ldr	x1, [x1]
  40a430:	blr	x1
  40a434:	ldr	x1, [x20, #3488]
  40a438:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a43c:	ldp	x19, x20, [sp, #16]
  40a440:	add	x0, x0, #0xc22
  40a444:	ldp	x29, x30, [sp], #32
  40a448:	b	401420 <fputs@plt>
  40a44c:	stp	x29, x30, [sp, #-32]!
  40a450:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a454:	mov	x29, sp
  40a458:	ldr	w2, [x0, #24]
  40a45c:	stp	x19, x20, [sp, #16]
  40a460:	mov	x20, x0
  40a464:	mov	x19, x1
  40a468:	ldr	x0, [x1, #3488]
  40a46c:	tbnz	w2, #31, 40a4a4 <printf@plt+0x8d54>
  40a470:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a474:	add	x1, x1, #0xc06
  40a478:	bl	401470 <fprintf@plt>
  40a47c:	ldr	x0, [x20, #16]
  40a480:	ldr	x1, [x0]
  40a484:	ldr	x1, [x1]
  40a488:	blr	x1
  40a48c:	ldr	x1, [x19, #3488]
  40a490:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a494:	ldp	x19, x20, [sp, #16]
  40a498:	add	x0, x0, #0xc22
  40a49c:	ldp	x29, x30, [sp], #32
  40a4a0:	b	401420 <fputs@plt>
  40a4a4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a4a8:	neg	w2, w2
  40a4ac:	add	x1, x1, #0xc0f
  40a4b0:	b	40a478 <printf@plt+0x8d28>
  40a4b4:	stp	x29, x30, [sp, #-32]!
  40a4b8:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a4bc:	mov	x29, sp
  40a4c0:	ldr	w2, [x0, #24]
  40a4c4:	stp	x19, x20, [sp, #16]
  40a4c8:	mov	x20, x0
  40a4cc:	mov	x19, x1
  40a4d0:	ldr	x0, [x1, #3488]
  40a4d4:	tbnz	w2, #31, 40a50c <printf@plt+0x8dbc>
  40a4d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a4dc:	add	x1, x1, #0xc1a
  40a4e0:	bl	401470 <fprintf@plt>
  40a4e4:	ldr	x0, [x20, #16]
  40a4e8:	ldr	x1, [x0]
  40a4ec:	ldr	x1, [x1]
  40a4f0:	blr	x1
  40a4f4:	ldr	x1, [x19, #3488]
  40a4f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40a4fc:	ldp	x19, x20, [sp, #16]
  40a500:	add	x0, x0, #0xc22
  40a504:	ldp	x29, x30, [sp], #32
  40a508:	b	401420 <fputs@plt>
  40a50c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40a510:	neg	w2, w2
  40a514:	add	x1, x1, #0xc24
  40a518:	b	40a4e0 <printf@plt+0x8d90>
  40a51c:	stp	x29, x30, [sp, #-48]!
  40a520:	mov	x29, sp
  40a524:	stp	x19, x20, [sp, #16]
  40a528:	mov	x19, x0
  40a52c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a530:	str	x21, [sp, #32]
  40a534:	ldr	w0, [x0, #3500]
  40a538:	cbnz	w0, 40a5ec <printf@plt+0x8e9c>
  40a53c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e48>
  40a540:	add	x21, x21, #0xf96
  40a544:	mov	x0, x21
  40a548:	bl	401750 <printf@plt>
  40a54c:	ldp	x0, x1, [x19, #16]
  40a550:	adrp	x20, 415000 <_ZdlPvm@@Base+0x5e48>
  40a554:	add	x20, x20, #0xa1c
  40a558:	ldr	w3, [x1, #12]
  40a55c:	ldr	w2, [x0, #12]
  40a560:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a564:	ldr	w1, [x19, #12]
  40a568:	add	x0, x0, #0xc2f
  40a56c:	bl	401750 <printf@plt>
  40a570:	ldr	w1, [x19, #12]
  40a574:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40a578:	add	x0, x0, #0xf9d
  40a57c:	bl	401750 <printf@plt>
  40a580:	ldr	x0, [x19, #24]
  40a584:	ldr	x1, [x0]
  40a588:	ldr	x1, [x1, #48]
  40a58c:	blr	x1
  40a590:	mov	x0, x20
  40a594:	bl	401750 <printf@plt>
  40a598:	mov	x0, x21
  40a59c:	bl	401750 <printf@plt>
  40a5a0:	ldr	x0, [x19, #16]
  40a5a4:	ldr	w1, [x19, #12]
  40a5a8:	ldr	w2, [x0, #12]
  40a5ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40a5b0:	add	x0, x0, #0x1a
  40a5b4:	bl	401750 <printf@plt>
  40a5b8:	ldr	x0, [x19, #16]
  40a5bc:	ldr	x1, [x0]
  40a5c0:	ldr	x1, [x1, #48]
  40a5c4:	blr	x1
  40a5c8:	mov	x0, x20
  40a5cc:	bl	401750 <printf@plt>
  40a5d0:	ldr	w1, [x19, #12]
  40a5d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40a5d8:	ldp	x19, x20, [sp, #16]
  40a5dc:	add	x0, x0, #0x38
  40a5e0:	ldr	x21, [sp, #32]
  40a5e4:	ldp	x29, x30, [sp], #48
  40a5e8:	b	401750 <printf@plt>
  40a5ec:	cmp	w0, #0x1
  40a5f0:	b.ne	40a638 <printf@plt+0x8ee8>  // b.any
  40a5f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a5f8:	add	x0, x0, #0xc57
  40a5fc:	bl	401750 <printf@plt>
  40a600:	ldr	x0, [x19, #16]
  40a604:	ldr	x1, [x0]
  40a608:	ldr	x1, [x1, #48]
  40a60c:	blr	x1
  40a610:	ldr	x0, [x19, #24]
  40a614:	ldr	x1, [x0]
  40a618:	ldr	x1, [x1, #48]
  40a61c:	blr	x1
  40a620:	ldp	x19, x20, [sp, #16]
  40a624:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a628:	ldr	x21, [sp, #32]
  40a62c:	add	x0, x0, #0xd18
  40a630:	ldp	x29, x30, [sp], #48
  40a634:	b	401750 <printf@plt>
  40a638:	ldp	x19, x20, [sp, #16]
  40a63c:	ldr	x21, [sp, #32]
  40a640:	ldp	x29, x30, [sp], #48
  40a644:	ret
  40a648:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a64c:	ldr	w0, [x0, #3500]
  40a650:	cbnz	w0, 40a6d8 <printf@plt+0x8f88>
  40a654:	stp	x29, x30, [sp, #-48]!
  40a658:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a65c:	add	x0, x0, #0xc86
  40a660:	mov	x29, sp
  40a664:	str	x21, [sp, #32]
  40a668:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  40a66c:	stp	x19, x20, [sp, #16]
  40a670:	adrp	x20, 42e000 <_Znam@GLIBCXX_3.4>
  40a674:	ldr	w1, [x21, #1160]
  40a678:	mov	w19, #0x7                   	// #7
  40a67c:	ldr	w2, [x20, #1140]
  40a680:	mul	w1, w1, w19
  40a684:	bl	401750 <printf@plt>
  40a688:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a68c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4e48>
  40a690:	add	x2, x2, #0xc78
  40a694:	ldr	w1, [x0, #3540]
  40a698:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a69c:	add	x0, x0, #0xc6d
  40a6a0:	cmp	w1, #0x0
  40a6a4:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  40a6a8:	csel	x0, x0, x2, ne  // ne = any
  40a6ac:	ldr	w1, [x1, #1216]
  40a6b0:	bl	401750 <printf@plt>
  40a6b4:	ldr	w1, [x21, #1160]
  40a6b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a6bc:	ldr	w2, [x20, #1140]
  40a6c0:	add	x0, x0, #0xc96
  40a6c4:	ldr	x21, [sp, #32]
  40a6c8:	mul	w1, w1, w19
  40a6cc:	ldp	x19, x20, [sp, #16]
  40a6d0:	ldp	x29, x30, [sp], #48
  40a6d4:	b	401750 <printf@plt>
  40a6d8:	cmp	w0, #0x1
  40a6dc:	b.ne	40a6ec <printf@plt+0x8f9c>  // b.any
  40a6e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a6e4:	add	x0, x0, #0xca5
  40a6e8:	b	401750 <printf@plt>
  40a6ec:	ret
  40a6f0:	stp	x29, x30, [sp, #-32]!
  40a6f4:	mov	x29, sp
  40a6f8:	str	x19, [sp, #16]
  40a6fc:	mov	x19, x0
  40a700:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a704:	ldr	w0, [x0, #3500]
  40a708:	cbnz	w0, 40a794 <printf@plt+0x9044>
  40a70c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40a710:	add	x0, x0, #0xf96
  40a714:	bl	401750 <printf@plt>
  40a718:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40a71c:	mov	w1, #0x7                   	// #7
  40a720:	ldr	w2, [x0, #1160]
  40a724:	ldr	x0, [x19, #16]
  40a728:	mul	w2, w2, w1
  40a72c:	ldr	w1, [x0, #12]
  40a730:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a734:	add	x0, x0, #0xcb5
  40a738:	bl	401750 <printf@plt>
  40a73c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a740:	ldr	w1, [x0, #3540]
  40a744:	ldr	x0, [x19, #16]
  40a748:	cbz	w1, 40a784 <printf@plt+0x9034>
  40a74c:	ldr	w1, [x0, #12]
  40a750:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a754:	add	x0, x0, #0xccd
  40a758:	bl	401750 <printf@plt>
  40a75c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40a760:	add	x0, x0, #0xa1c
  40a764:	bl	401750 <printf@plt>
  40a768:	ldr	x0, [x19, #16]
  40a76c:	ldr	x19, [sp, #16]
  40a770:	ldr	x1, [x0]
  40a774:	ldp	x29, x30, [sp], #32
  40a778:	ldr	x1, [x1, #48]
  40a77c:	mov	x16, x1
  40a780:	br	x16
  40a784:	ldr	w1, [x0, #12]
  40a788:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a78c:	add	x0, x0, #0xcde
  40a790:	b	40a758 <printf@plt+0x9008>
  40a794:	cmp	w0, #0x1
  40a798:	b.ne	40a7cc <printf@plt+0x907c>  // b.any
  40a79c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a7a0:	add	x0, x0, #0xcf2
  40a7a4:	bl	401750 <printf@plt>
  40a7a8:	ldr	x0, [x19, #16]
  40a7ac:	ldr	x1, [x0]
  40a7b0:	ldr	x1, [x1, #48]
  40a7b4:	blr	x1
  40a7b8:	ldr	x19, [sp, #16]
  40a7bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a7c0:	ldp	x29, x30, [sp], #32
  40a7c4:	add	x0, x0, #0xd09
  40a7c8:	b	401750 <printf@plt>
  40a7cc:	ldr	x19, [sp, #16]
  40a7d0:	ldp	x29, x30, [sp], #32
  40a7d4:	ret
  40a7d8:	stp	x29, x30, [sp, #-48]!
  40a7dc:	mov	x29, sp
  40a7e0:	stp	x19, x20, [sp, #16]
  40a7e4:	mov	x19, x0
  40a7e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a7ec:	stp	x21, x22, [sp, #32]
  40a7f0:	ldr	w0, [x0, #3500]
  40a7f4:	cbnz	w0, 40a8a8 <printf@plt+0x9158>
  40a7f8:	adrp	x22, 412000 <_ZdlPvm@@Base+0x2e48>
  40a7fc:	add	x22, x22, #0xf96
  40a800:	mov	x0, x22
  40a804:	bl	401750 <printf@plt>
  40a808:	ldr	x0, [x19, #24]
  40a80c:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  40a810:	ldr	w1, [x19, #12]
  40a814:	add	x21, x21, #0x1a
  40a818:	adrp	x20, 415000 <_ZdlPvm@@Base+0x5e48>
  40a81c:	add	x20, x20, #0xa1c
  40a820:	ldr	w2, [x0, #12]
  40a824:	mov	x0, x21
  40a828:	bl	401750 <printf@plt>
  40a82c:	ldr	x0, [x19, #16]
  40a830:	ldr	w1, [x0, #12]
  40a834:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a838:	add	x0, x0, #0xd21
  40a83c:	bl	401750 <printf@plt>
  40a840:	ldr	x0, [x19, #24]
  40a844:	ldr	x1, [x0]
  40a848:	ldr	x1, [x1, #48]
  40a84c:	blr	x1
  40a850:	mov	x0, x20
  40a854:	bl	401750 <printf@plt>
  40a858:	mov	x0, x22
  40a85c:	bl	401750 <printf@plt>
  40a860:	ldr	x0, [x19, #16]
  40a864:	ldr	w1, [x19, #12]
  40a868:	ldr	w2, [x0, #12]
  40a86c:	mov	x0, x21
  40a870:	bl	401750 <printf@plt>
  40a874:	ldr	x0, [x19, #16]
  40a878:	ldr	x1, [x0]
  40a87c:	ldr	x1, [x1, #48]
  40a880:	blr	x1
  40a884:	mov	x0, x20
  40a888:	bl	401750 <printf@plt>
  40a88c:	ldr	w1, [x19, #12]
  40a890:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40a894:	ldp	x19, x20, [sp, #16]
  40a898:	add	x0, x0, #0x38
  40a89c:	ldp	x21, x22, [sp, #32]
  40a8a0:	ldp	x29, x30, [sp], #48
  40a8a4:	b	401750 <printf@plt>
  40a8a8:	cmp	w0, #0x1
  40a8ac:	b.ne	40a8f4 <printf@plt+0x91a4>  // b.any
  40a8b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a8b4:	add	x0, x0, #0xd2f
  40a8b8:	bl	401750 <printf@plt>
  40a8bc:	ldr	x0, [x19, #16]
  40a8c0:	ldr	x1, [x0]
  40a8c4:	ldr	x1, [x1, #48]
  40a8c8:	blr	x1
  40a8cc:	ldr	x0, [x19, #24]
  40a8d0:	ldr	x1, [x0]
  40a8d4:	ldr	x1, [x1, #48]
  40a8d8:	blr	x1
  40a8dc:	ldp	x19, x20, [sp, #16]
  40a8e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a8e4:	ldp	x21, x22, [sp, #32]
  40a8e8:	add	x0, x0, #0xd95
  40a8ec:	ldp	x29, x30, [sp], #48
  40a8f0:	b	401750 <printf@plt>
  40a8f4:	ldp	x19, x20, [sp, #16]
  40a8f8:	ldp	x21, x22, [sp, #32]
  40a8fc:	ldp	x29, x30, [sp], #48
  40a900:	ret
  40a904:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a908:	ldr	w0, [x0, #3500]
  40a90c:	cbnz	w0, 40a980 <printf@plt+0x9230>
  40a910:	stp	x29, x30, [sp, #-32]!
  40a914:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a918:	add	x0, x0, #0xd46
  40a91c:	mov	x29, sp
  40a920:	stp	x19, x20, [sp, #16]
  40a924:	adrp	x20, 42e000 <_Znam@GLIBCXX_3.4>
  40a928:	mov	w19, #0x7                   	// #7
  40a92c:	ldr	w1, [x20, #1160]
  40a930:	mul	w1, w1, w19
  40a934:	bl	401750 <printf@plt>
  40a938:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a93c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4e48>
  40a940:	add	x2, x2, #0xc78
  40a944:	ldr	w1, [x0, #3540]
  40a948:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a94c:	add	x0, x0, #0xc6d
  40a950:	cmp	w1, #0x0
  40a954:	adrp	x1, 42e000 <_Znam@GLIBCXX_3.4>
  40a958:	csel	x0, x0, x2, ne  // ne = any
  40a95c:	ldr	w1, [x1, #1216]
  40a960:	bl	401750 <printf@plt>
  40a964:	ldr	w1, [x20, #1160]
  40a968:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a96c:	add	x0, x0, #0xd51
  40a970:	mul	w1, w1, w19
  40a974:	ldp	x19, x20, [sp, #16]
  40a978:	ldp	x29, x30, [sp], #32
  40a97c:	b	401750 <printf@plt>
  40a980:	cmp	w0, #0x1
  40a984:	b.ne	40a994 <printf@plt+0x9244>  // b.any
  40a988:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a98c:	add	x0, x0, #0xd5d
  40a990:	b	401750 <printf@plt>
  40a994:	ret
  40a998:	stp	x29, x30, [sp, #-32]!
  40a99c:	mov	x29, sp
  40a9a0:	str	x19, [sp, #16]
  40a9a4:	mov	x19, x0
  40a9a8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a9ac:	ldr	w0, [x0, #3500]
  40a9b0:	cbnz	w0, 40aa3c <printf@plt+0x92ec>
  40a9b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40a9b8:	add	x0, x0, #0xf96
  40a9bc:	bl	401750 <printf@plt>
  40a9c0:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40a9c4:	mov	w1, #0x7                   	// #7
  40a9c8:	ldr	w2, [x0, #1160]
  40a9cc:	ldr	x0, [x19, #16]
  40a9d0:	mul	w2, w2, w1
  40a9d4:	ldr	w1, [x0, #12]
  40a9d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a9dc:	add	x0, x0, #0xd6f
  40a9e0:	bl	401750 <printf@plt>
  40a9e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a9e8:	ldr	w1, [x0, #3540]
  40a9ec:	ldr	x0, [x19, #16]
  40a9f0:	cbz	w1, 40aa2c <printf@plt+0x92dc>
  40a9f4:	ldr	w1, [x0, #12]
  40a9f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40a9fc:	add	x0, x0, #0xccd
  40aa00:	bl	401750 <printf@plt>
  40aa04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40aa08:	add	x0, x0, #0xa1c
  40aa0c:	bl	401750 <printf@plt>
  40aa10:	ldr	x0, [x19, #16]
  40aa14:	ldr	x19, [sp, #16]
  40aa18:	ldr	x1, [x0]
  40aa1c:	ldp	x29, x30, [sp], #32
  40aa20:	ldr	x1, [x1, #48]
  40aa24:	mov	x16, x1
  40aa28:	br	x16
  40aa2c:	ldr	w1, [x0, #12]
  40aa30:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aa34:	add	x0, x0, #0xcde
  40aa38:	b	40aa00 <printf@plt+0x92b0>
  40aa3c:	cmp	w0, #0x1
  40aa40:	b.ne	40aa74 <printf@plt+0x9324>  // b.any
  40aa44:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aa48:	add	x0, x0, #0xd2f
  40aa4c:	bl	401750 <printf@plt>
  40aa50:	ldr	x0, [x19, #16]
  40aa54:	ldr	x1, [x0]
  40aa58:	ldr	x1, [x1, #48]
  40aa5c:	blr	x1
  40aa60:	ldr	x19, [sp, #16]
  40aa64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aa68:	ldp	x29, x30, [sp], #32
  40aa6c:	add	x0, x0, #0xd86
  40aa70:	b	401750 <printf@plt>
  40aa74:	ldr	x19, [sp, #16]
  40aa78:	ldp	x29, x30, [sp], #32
  40aa7c:	ret
  40aa80:	stp	x29, x30, [sp, #-32]!
  40aa84:	mov	x29, sp
  40aa88:	str	x19, [sp, #16]
  40aa8c:	mov	x19, x0
  40aa90:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa94:	ldr	w0, [x0, #3500]
  40aa98:	cbnz	w0, 40aad4 <printf@plt+0x9384>
  40aa9c:	ldr	w1, [x19, #12]
  40aaa0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40aaa4:	add	x0, x0, #0xf88
  40aaa8:	bl	401750 <printf@plt>
  40aaac:	ldr	x0, [x19, #16]
  40aab0:	ldr	x1, [x0]
  40aab4:	ldr	x1, [x1, #48]
  40aab8:	blr	x1
  40aabc:	ldr	w1, [x19, #12]
  40aac0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40aac4:	ldr	x19, [sp, #16]
  40aac8:	add	x0, x0, #0xc
  40aacc:	ldp	x29, x30, [sp], #32
  40aad0:	b	401750 <printf@plt>
  40aad4:	cmp	w0, #0x1
  40aad8:	b.ne	40ab10 <printf@plt+0x93c0>  // b.any
  40aadc:	ldr	x1, [x19, #24]
  40aae0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aae4:	add	x0, x0, #0xd9f
  40aae8:	bl	401750 <printf@plt>
  40aaec:	ldr	x0, [x19, #16]
  40aaf0:	ldr	x1, [x0]
  40aaf4:	ldr	x1, [x1, #48]
  40aaf8:	blr	x1
  40aafc:	ldr	x19, [sp, #16]
  40ab00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ab04:	ldp	x29, x30, [sp], #32
  40ab08:	add	x0, x0, #0xdb6
  40ab0c:	b	401750 <printf@plt>
  40ab10:	ldr	x19, [sp, #16]
  40ab14:	ldp	x29, x30, [sp], #32
  40ab18:	ret
  40ab1c:	stp	x29, x30, [sp, #-48]!
  40ab20:	mov	x29, sp
  40ab24:	stp	x19, x20, [sp, #16]
  40ab28:	mov	x19, x0
  40ab2c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ab30:	str	x21, [sp, #32]
  40ab34:	ldr	w0, [x0, #3500]
  40ab38:	cbnz	w0, 40ab8c <printf@plt+0x943c>
  40ab3c:	ldr	x1, [x19, #24]
  40ab40:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x1260>
  40ab44:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40ab48:	add	x0, x0, #0x856
  40ab4c:	bl	401750 <printf@plt>
  40ab50:	ldr	x0, [x19, #24]
  40ab54:	ldr	x21, [x20, #3712]
  40ab58:	str	x0, [x20, #3712]
  40ab5c:	ldr	x0, [x19, #16]
  40ab60:	ldr	x1, [x0]
  40ab64:	ldr	x1, [x1, #48]
  40ab68:	blr	x1
  40ab6c:	str	x21, [x20, #3712]
  40ab70:	ldr	w1, [x19, #12]
  40ab74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ab78:	ldp	x19, x20, [sp, #16]
  40ab7c:	add	x0, x0, #0xdc7
  40ab80:	ldr	x21, [sp, #32]
  40ab84:	ldp	x29, x30, [sp], #48
  40ab88:	b	401750 <printf@plt>
  40ab8c:	cmp	w0, #0x1
  40ab90:	b.ne	40ac18 <printf@plt+0x94c8>  // b.any
  40ab94:	ldr	x0, [x19, #24]
  40ab98:	ldrb	w0, [x0]
  40ab9c:	cmp	w0, #0x62
  40aba0:	b.eq	40ac0c <printf@plt+0x94bc>  // b.none
  40aba4:	b.hi	40abfc <printf@plt+0x94ac>  // b.pmore
  40aba8:	cmp	w0, #0x42
  40abac:	b.eq	40ac0c <printf@plt+0x94bc>  // b.none
  40abb0:	cmp	w0, #0x49
  40abb4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e48>
  40abb8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40abbc:	add	x0, x2, #0x4de
  40abc0:	add	x1, x1, #0xdc0
  40abc4:	csel	x1, x1, x0, ne  // ne = any
  40abc8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40abcc:	add	x0, x0, #0xdd4
  40abd0:	bl	401750 <printf@plt>
  40abd4:	ldr	x0, [x19, #16]
  40abd8:	ldr	x1, [x0]
  40abdc:	ldr	x1, [x1, #48]
  40abe0:	blr	x1
  40abe4:	ldp	x19, x20, [sp, #16]
  40abe8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40abec:	ldr	x21, [sp, #32]
  40abf0:	add	x0, x0, #0xdb6
  40abf4:	ldp	x29, x30, [sp], #48
  40abf8:	b	401750 <printf@plt>
  40abfc:	cmp	w0, #0x69
  40ac00:	adrp	x2, 411000 <_ZdlPvm@@Base+0x1e48>
  40ac04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4e48>
  40ac08:	b	40abbc <printf@plt+0x946c>
  40ac0c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e48>
  40ac10:	add	x1, x1, #0x4d9
  40ac14:	b	40abc8 <printf@plt+0x9478>
  40ac18:	ldp	x19, x20, [sp, #16]
  40ac1c:	ldr	x21, [sp, #32]
  40ac20:	ldp	x29, x30, [sp], #48
  40ac24:	ret
  40ac28:	stp	x29, x30, [sp, #-32]!
  40ac2c:	mov	x29, sp
  40ac30:	str	x19, [sp, #16]
  40ac34:	mov	x19, x0
  40ac38:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac3c:	ldr	w0, [x0, #3500]
  40ac40:	cbnz	w0, 40ac98 <printf@plt+0x9548>
  40ac44:	ldr	x0, [x19, #16]
  40ac48:	ldr	x1, [x0]
  40ac4c:	ldr	x1, [x1, #48]
  40ac50:	blr	x1
  40ac54:	ldr	x0, [x19, #16]
  40ac58:	ldr	w1, [x0, #12]
  40ac5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ac60:	add	x0, x0, #0xdee
  40ac64:	bl	401750 <printf@plt>
  40ac68:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40ac6c:	ldr	w1, [x0, #1220]
  40ac70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40ac74:	add	x0, x0, #0x522
  40ac78:	bl	401750 <printf@plt>
  40ac7c:	ldr	x0, [x19, #16]
  40ac80:	ldr	x19, [sp, #16]
  40ac84:	ldr	x1, [x0]
  40ac88:	ldp	x29, x30, [sp], #32
  40ac8c:	ldr	x1, [x1, #48]
  40ac90:	mov	x16, x1
  40ac94:	br	x16
  40ac98:	cmp	w0, #0x1
  40ac9c:	b.ne	40acd0 <printf@plt+0x9580>  // b.any
  40aca0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aca4:	add	x0, x0, #0xdfd
  40aca8:	bl	401750 <printf@plt>
  40acac:	ldr	x0, [x19, #16]
  40acb0:	ldr	x1, [x0]
  40acb4:	ldr	x1, [x1, #48]
  40acb8:	blr	x1
  40acbc:	ldr	x19, [sp, #16]
  40acc0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40acc4:	ldp	x29, x30, [sp], #32
  40acc8:	add	x0, x0, #0xdb6
  40accc:	b	401750 <printf@plt>
  40acd0:	ldr	x19, [sp, #16]
  40acd4:	ldp	x29, x30, [sp], #32
  40acd8:	ret
  40acdc:	stp	x29, x30, [sp, #-32]!
  40ace0:	mov	x29, sp
  40ace4:	stp	x19, x20, [sp, #16]
  40ace8:	mov	x19, x0
  40acec:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40acf0:	ldr	w0, [x0, #3500]
  40acf4:	cbnz	w0, 40ad34 <printf@plt+0x95e4>
  40acf8:	ldr	w1, [x19, #24]
  40acfc:	adrp	x20, 413000 <_ZdlPvm@@Base+0x3e48>
  40ad00:	add	x20, x20, #0x55d
  40ad04:	mov	x0, x20
  40ad08:	neg	w1, w1
  40ad0c:	bl	401750 <printf@plt>
  40ad10:	ldr	x0, [x19, #16]
  40ad14:	ldr	x1, [x0]
  40ad18:	ldr	x1, [x1, #48]
  40ad1c:	blr	x1
  40ad20:	ldr	w1, [x19, #24]
  40ad24:	mov	x0, x20
  40ad28:	ldp	x19, x20, [sp, #16]
  40ad2c:	ldp	x29, x30, [sp], #32
  40ad30:	b	401750 <printf@plt>
  40ad34:	cmp	w0, #0x1
  40ad38:	b.ne	40ad64 <printf@plt+0x9614>  // b.any
  40ad3c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ad40:	add	x0, x0, #0xe22
  40ad44:	bl	401750 <printf@plt>
  40ad48:	ldr	x0, [x19, #16]
  40ad4c:	ldp	x19, x20, [sp, #16]
  40ad50:	ldr	x1, [x0]
  40ad54:	ldp	x29, x30, [sp], #32
  40ad58:	ldr	x1, [x1, #48]
  40ad5c:	mov	x16, x1
  40ad60:	br	x16
  40ad64:	ldp	x19, x20, [sp, #16]
  40ad68:	ldp	x29, x30, [sp], #32
  40ad6c:	ret
  40ad70:	stp	x29, x30, [sp, #-32]!
  40ad74:	mov	x29, sp
  40ad78:	stp	x19, x20, [sp, #16]
  40ad7c:	mov	x19, x0
  40ad80:	ldr	x0, [x0, #16]
  40ad84:	ldr	x2, [x0]
  40ad88:	ldr	x2, [x2, #24]
  40ad8c:	blr	x2
  40ad90:	mov	w20, w0
  40ad94:	ldr	x0, [x19, #16]
  40ad98:	ldr	w1, [x19, #12]
  40ad9c:	ldr	w3, [x19, #24]
  40ada0:	ldr	w2, [x0, #12]
  40ada4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ada8:	add	x0, x0, #0xad2
  40adac:	bl	401750 <printf@plt>
  40adb0:	ldr	x0, [x19, #16]
  40adb4:	ldr	w1, [x19, #12]
  40adb8:	ldr	w2, [x0, #12]
  40adbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40adc0:	add	x0, x0, #0x440
  40adc4:	bl	401750 <printf@plt>
  40adc8:	ldr	x0, [x19, #16]
  40adcc:	ldr	w1, [x19, #12]
  40add0:	ldr	w2, [x0, #12]
  40add4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40add8:	add	x0, x0, #0x453
  40addc:	bl	401750 <printf@plt>
  40ade0:	cbz	w20, 40adf4 <printf@plt+0x96a4>
  40ade4:	ldr	w1, [x19, #24]
  40ade8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40adec:	add	x0, x0, #0xe65
  40adf0:	bl	401750 <printf@plt>
  40adf4:	mov	w0, w20
  40adf8:	ldp	x19, x20, [sp, #16]
  40adfc:	ldp	x29, x30, [sp], #32
  40ae00:	ret
  40ae04:	stp	x29, x30, [sp, #-32]!
  40ae08:	mov	x29, sp
  40ae0c:	str	x19, [sp, #16]
  40ae10:	mov	x19, x0
  40ae14:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae18:	ldr	w0, [x0, #3500]
  40ae1c:	cbnz	w0, 40ae4c <printf@plt+0x96fc>
  40ae20:	ldr	w1, [x19, #24]
  40ae24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40ae28:	add	x0, x0, #0x522
  40ae2c:	bl	401750 <printf@plt>
  40ae30:	ldr	x0, [x19, #16]
  40ae34:	ldr	x19, [sp, #16]
  40ae38:	ldr	x1, [x0]
  40ae3c:	ldp	x29, x30, [sp], #32
  40ae40:	ldr	x1, [x1, #48]
  40ae44:	mov	x16, x1
  40ae48:	br	x16
  40ae4c:	cmp	w0, #0x1
  40ae50:	b.ne	40ae64 <printf@plt+0x9714>  // b.any
  40ae54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40ae58:	add	x0, x0, #0xe75
  40ae5c:	bl	401750 <printf@plt>
  40ae60:	b	40ae30 <printf@plt+0x96e0>
  40ae64:	ldr	x19, [sp, #16]
  40ae68:	ldp	x29, x30, [sp], #32
  40ae6c:	ret
  40ae70:	stp	x29, x30, [sp, #-32]!
  40ae74:	mov	x29, sp
  40ae78:	stp	x19, x20, [sp, #16]
  40ae7c:	mov	x19, x0
  40ae80:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae84:	mov	x20, x0
  40ae88:	ldr	w1, [x0, #3500]
  40ae8c:	cbnz	w1, 40aea0 <printf@plt+0x9750>
  40ae90:	ldr	w1, [x19, #12]
  40ae94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40ae98:	add	x0, x0, #0xf9d
  40ae9c:	bl	401750 <printf@plt>
  40aea0:	ldr	x0, [x19, #16]
  40aea4:	ldr	x1, [x0]
  40aea8:	ldr	x1, [x1, #48]
  40aeac:	blr	x1
  40aeb0:	ldr	w0, [x20, #3500]
  40aeb4:	cbnz	w0, 40aed0 <printf@plt+0x9780>
  40aeb8:	ldr	w1, [x19, #12]
  40aebc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40aec0:	ldp	x19, x20, [sp, #16]
  40aec4:	add	x0, x0, #0xeb9
  40aec8:	ldp	x29, x30, [sp], #32
  40aecc:	b	401750 <printf@plt>
  40aed0:	ldp	x19, x20, [sp, #16]
  40aed4:	ldp	x29, x30, [sp], #32
  40aed8:	ret
  40aedc:	stp	x29, x30, [sp, #-48]!
  40aee0:	mov	x29, sp
  40aee4:	stp	x19, x20, [sp, #16]
  40aee8:	mov	x20, x1
  40aeec:	str	x21, [sp, #32]
  40aef0:	mov	x21, x0
  40aef4:	mov	x0, #0x20                  	// #32
  40aef8:	bl	40f158 <_Znwm@@Base>
  40aefc:	mov	x1, x21
  40af00:	mov	x19, x0
  40af04:	bl	405bb8 <printf@plt+0x4468>
  40af08:	b	40af24 <printf@plt+0x97d4>
  40af0c:	mov	x1, #0x20                  	// #32
  40af10:	mov	x20, x0
  40af14:	mov	x0, x19
  40af18:	bl	40f1b8 <_ZdlPvm@@Base>
  40af1c:	mov	x0, x20
  40af20:	bl	4016f0 <_Unwind_Resume@plt>
  40af24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40af28:	add	x0, x0, #0xc8
  40af2c:	str	x0, [x19]
  40af30:	mov	x0, x19
  40af34:	str	x20, [x19, #24]
  40af38:	ldp	x19, x20, [sp, #16]
  40af3c:	ldr	x21, [sp, #32]
  40af40:	ldp	x29, x30, [sp], #48
  40af44:	ret
  40af48:	stp	x29, x30, [sp, #-32]!
  40af4c:	mov	x29, sp
  40af50:	stp	x19, x20, [sp, #16]
  40af54:	mov	x19, x0
  40af58:	mov	x20, x2
  40af5c:	bl	405bb8 <printf@plt+0x4468>
  40af60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40af64:	add	x0, x0, #0xc8
  40af68:	str	x0, [x19]
  40af6c:	str	x20, [x19, #24]
  40af70:	ldp	x19, x20, [sp, #16]
  40af74:	ldp	x29, x30, [sp], #32
  40af78:	ret
  40af7c:	stp	x29, x30, [sp, #-32]!
  40af80:	mov	x29, sp
  40af84:	str	x19, [sp, #16]
  40af88:	mov	x19, x0
  40af8c:	bl	4056a0 <printf@plt+0x3f50>
  40af90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40af94:	add	x0, x0, #0x150
  40af98:	str	x0, [x19]
  40af9c:	ldr	x19, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #32
  40afa4:	ret
  40afa8:	stp	x29, x30, [sp, #-32]!
  40afac:	mov	x29, sp
  40afb0:	str	x19, [sp, #16]
  40afb4:	mov	x19, x0
  40afb8:	bl	405bb8 <printf@plt+0x4468>
  40afbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40afc0:	add	x0, x0, #0x1d8
  40afc4:	str	x0, [x19]
  40afc8:	ldr	x19, [sp, #16]
  40afcc:	ldp	x29, x30, [sp], #32
  40afd0:	ret
  40afd4:	stp	x29, x30, [sp, #-48]!
  40afd8:	mov	x29, sp
  40afdc:	ldr	x1, [x0]
  40afe0:	stp	x19, x20, [sp, #16]
  40afe4:	mov	x20, x0
  40afe8:	ldr	x1, [x1, #72]
  40afec:	str	x21, [sp, #32]
  40aff0:	blr	x1
  40aff4:	cbz	w0, 40b040 <printf@plt+0x98f0>
  40aff8:	mov	x0, #0x10                  	// #16
  40affc:	bl	40f158 <_Znwm@@Base>
  40b000:	mov	x21, x0
  40b004:	bl	40af7c <printf@plt+0x982c>
  40b008:	mov	x0, #0x20                  	// #32
  40b00c:	bl	40f158 <_Znwm@@Base>
  40b010:	mov	x1, x20
  40b014:	mov	x19, x0
  40b018:	bl	405bb8 <printf@plt+0x4468>
  40b01c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b020:	add	x0, x0, #0xc8
  40b024:	str	x0, [x19]
  40b028:	str	x21, [x19, #24]
  40b02c:	mov	x0, x19
  40b030:	ldp	x19, x20, [sp, #16]
  40b034:	ldr	x21, [sp, #32]
  40b038:	ldp	x29, x30, [sp], #48
  40b03c:	ret
  40b040:	mov	x0, #0x18                  	// #24
  40b044:	bl	40f158 <_Znwm@@Base>
  40b048:	mov	x1, x20
  40b04c:	mov	x19, x0
  40b050:	bl	40afa8 <printf@plt+0x9858>
  40b054:	b	40b02c <printf@plt+0x98dc>
  40b058:	mov	x19, x0
  40b05c:	mov	x1, #0x10                  	// #16
  40b060:	mov	x0, x21
  40b064:	bl	40f1b8 <_ZdlPvm@@Base>
  40b068:	mov	x0, x19
  40b06c:	bl	4016f0 <_Unwind_Resume@plt>
  40b070:	mov	x20, x0
  40b074:	mov	x1, #0x20                  	// #32
  40b078:	mov	x0, x19
  40b07c:	bl	40f1b8 <_ZdlPvm@@Base>
  40b080:	mov	x0, x20
  40b084:	b	40b06c <printf@plt+0x991c>
  40b088:	mov	x20, x0
  40b08c:	mov	x1, #0x18                  	// #24
  40b090:	b	40b078 <printf@plt+0x9928>
  40b094:	stp	x29, x30, [sp, #-48]!
  40b098:	mov	x29, sp
  40b09c:	stp	x19, x20, [sp, #16]
  40b0a0:	mov	x20, x1
  40b0a4:	str	x21, [sp, #32]
  40b0a8:	mov	x21, x0
  40b0ac:	mov	x0, #0x20                  	// #32
  40b0b0:	bl	40f158 <_Znwm@@Base>
  40b0b4:	mov	x1, x21
  40b0b8:	mov	x19, x0
  40b0bc:	bl	405bb8 <printf@plt+0x4468>
  40b0c0:	b	40b0dc <printf@plt+0x998c>
  40b0c4:	mov	x1, #0x20                  	// #32
  40b0c8:	mov	x20, x0
  40b0cc:	mov	x0, x19
  40b0d0:	bl	40f1b8 <_ZdlPvm@@Base>
  40b0d4:	mov	x0, x20
  40b0d8:	bl	4016f0 <_Unwind_Resume@plt>
  40b0dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b0e0:	add	x0, x0, #0x260
  40b0e4:	str	x0, [x19]
  40b0e8:	mov	x0, x19
  40b0ec:	str	x20, [x19, #24]
  40b0f0:	ldp	x19, x20, [sp, #16]
  40b0f4:	ldr	x21, [sp, #32]
  40b0f8:	ldp	x29, x30, [sp], #48
  40b0fc:	ret
  40b100:	stp	x29, x30, [sp, #-32]!
  40b104:	mov	x29, sp
  40b108:	stp	x19, x20, [sp, #16]
  40b10c:	mov	x19, x0
  40b110:	mov	x20, x2
  40b114:	bl	405bb8 <printf@plt+0x4468>
  40b118:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b11c:	add	x0, x0, #0x260
  40b120:	str	x0, [x19]
  40b124:	str	x20, [x19, #24]
  40b128:	ldp	x19, x20, [sp, #16]
  40b12c:	ldp	x29, x30, [sp], #32
  40b130:	ret
  40b134:	stp	x29, x30, [sp, #-32]!
  40b138:	mov	x29, sp
  40b13c:	str	x19, [sp, #16]
  40b140:	mov	x19, x0
  40b144:	bl	4056a0 <printf@plt+0x3f50>
  40b148:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b14c:	add	x0, x0, #0x2e8
  40b150:	str	x0, [x19]
  40b154:	ldr	x19, [sp, #16]
  40b158:	ldp	x29, x30, [sp], #32
  40b15c:	ret
  40b160:	stp	x29, x30, [sp, #-32]!
  40b164:	mov	x29, sp
  40b168:	str	x19, [sp, #16]
  40b16c:	mov	x19, x0
  40b170:	bl	405bb8 <printf@plt+0x4468>
  40b174:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b178:	add	x0, x0, #0x370
  40b17c:	str	x0, [x19]
  40b180:	ldr	x19, [sp, #16]
  40b184:	ldp	x29, x30, [sp], #32
  40b188:	ret
  40b18c:	stp	x29, x30, [sp, #-48]!
  40b190:	mov	x29, sp
  40b194:	ldr	x1, [x0]
  40b198:	stp	x19, x20, [sp, #16]
  40b19c:	mov	x20, x0
  40b1a0:	ldr	x1, [x1, #72]
  40b1a4:	str	x21, [sp, #32]
  40b1a8:	blr	x1
  40b1ac:	cbz	w0, 40b1f8 <printf@plt+0x9aa8>
  40b1b0:	mov	x0, #0x10                  	// #16
  40b1b4:	bl	40f158 <_Znwm@@Base>
  40b1b8:	mov	x21, x0
  40b1bc:	bl	40b134 <printf@plt+0x99e4>
  40b1c0:	mov	x0, #0x20                  	// #32
  40b1c4:	bl	40f158 <_Znwm@@Base>
  40b1c8:	mov	x1, x20
  40b1cc:	mov	x19, x0
  40b1d0:	bl	405bb8 <printf@plt+0x4468>
  40b1d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b1d8:	add	x0, x0, #0x260
  40b1dc:	str	x0, [x19]
  40b1e0:	str	x21, [x19, #24]
  40b1e4:	mov	x0, x19
  40b1e8:	ldp	x19, x20, [sp, #16]
  40b1ec:	ldr	x21, [sp, #32]
  40b1f0:	ldp	x29, x30, [sp], #48
  40b1f4:	ret
  40b1f8:	mov	x0, #0x18                  	// #24
  40b1fc:	bl	40f158 <_Znwm@@Base>
  40b200:	mov	x1, x20
  40b204:	mov	x19, x0
  40b208:	bl	40b160 <printf@plt+0x9a10>
  40b20c:	b	40b1e4 <printf@plt+0x9a94>
  40b210:	mov	x19, x0
  40b214:	mov	x1, #0x10                  	// #16
  40b218:	mov	x0, x21
  40b21c:	bl	40f1b8 <_ZdlPvm@@Base>
  40b220:	mov	x0, x19
  40b224:	bl	4016f0 <_Unwind_Resume@plt>
  40b228:	mov	x20, x0
  40b22c:	mov	x1, #0x20                  	// #32
  40b230:	mov	x0, x19
  40b234:	bl	40f1b8 <_ZdlPvm@@Base>
  40b238:	mov	x0, x20
  40b23c:	b	40b224 <printf@plt+0x9ad4>
  40b240:	mov	x20, x0
  40b244:	mov	x1, #0x18                  	// #24
  40b248:	b	40b230 <printf@plt+0x9ae0>
  40b24c:	stp	x29, x30, [sp, #-32]!
  40b250:	mov	x29, sp
  40b254:	stp	x19, x20, [sp, #16]
  40b258:	mov	x19, x0
  40b25c:	mov	x20, x1
  40b260:	mov	x1, x2
  40b264:	bl	405bb8 <printf@plt+0x4468>
  40b268:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b26c:	add	x0, x0, #0x3f8
  40b270:	str	x0, [x19]
  40b274:	str	x20, [x19, #24]
  40b278:	ldp	x19, x20, [sp, #16]
  40b27c:	ldp	x29, x30, [sp], #32
  40b280:	ret
  40b284:	stp	x29, x30, [sp, #-32]!
  40b288:	mov	x29, sp
  40b28c:	stp	x19, x20, [sp, #16]
  40b290:	mov	x19, x0
  40b294:	mov	x20, x1
  40b298:	mov	x1, x2
  40b29c:	bl	405bb8 <printf@plt+0x4468>
  40b2a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b2a4:	add	x0, x0, #0x480
  40b2a8:	str	x0, [x19]
  40b2ac:	str	x20, [x19, #24]
  40b2b0:	ldp	x19, x20, [sp, #16]
  40b2b4:	ldp	x29, x30, [sp], #32
  40b2b8:	ret
  40b2bc:	stp	x29, x30, [sp, #-32]!
  40b2c0:	mov	x29, sp
  40b2c4:	str	x19, [sp, #16]
  40b2c8:	mov	x19, x0
  40b2cc:	bl	405bb8 <printf@plt+0x4468>
  40b2d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b2d4:	add	x0, x0, #0x508
  40b2d8:	str	x0, [x19]
  40b2dc:	ldr	x19, [sp, #16]
  40b2e0:	ldp	x29, x30, [sp], #32
  40b2e4:	ret
  40b2e8:	stp	x29, x30, [sp, #-32]!
  40b2ec:	mov	x29, sp
  40b2f0:	stp	x19, x20, [sp, #16]
  40b2f4:	mov	x19, x0
  40b2f8:	mov	w20, w1
  40b2fc:	mov	x1, x2
  40b300:	bl	405bb8 <printf@plt+0x4468>
  40b304:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b308:	add	x0, x0, #0x590
  40b30c:	str	x0, [x19]
  40b310:	str	w20, [x19, #24]
  40b314:	ldp	x19, x20, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #32
  40b31c:	ret
  40b320:	stp	x29, x30, [sp, #-32]!
  40b324:	mov	x29, sp
  40b328:	stp	x19, x20, [sp, #16]
  40b32c:	mov	x19, x0
  40b330:	mov	w20, w1
  40b334:	mov	x1, x2
  40b338:	bl	405bb8 <printf@plt+0x4468>
  40b33c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b340:	add	x0, x0, #0x618
  40b344:	str	x0, [x19]
  40b348:	str	w20, [x19, #24]
  40b34c:	ldp	x19, x20, [sp, #16]
  40b350:	ldp	x29, x30, [sp], #32
  40b354:	ret
  40b358:	stp	x29, x30, [sp, #-32]!
  40b35c:	mov	x29, sp
  40b360:	str	x19, [sp, #16]
  40b364:	mov	x19, x0
  40b368:	bl	405bb8 <printf@plt+0x4468>
  40b36c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b370:	add	x0, x0, #0x6a0
  40b374:	str	x0, [x19]
  40b378:	ldr	x19, [sp, #16]
  40b37c:	ldp	x29, x30, [sp], #32
  40b380:	ret
  40b384:	b	404f14 <printf@plt+0x37c4>
  40b388:	b	404f14 <printf@plt+0x37c4>
  40b38c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b390:	add	x1, x1, #0x6a0
  40b394:	str	x1, [x0]
  40b398:	b	405bec <printf@plt+0x449c>
  40b39c:	stp	x29, x30, [sp, #-32]!
  40b3a0:	mov	x29, sp
  40b3a4:	str	x19, [sp, #16]
  40b3a8:	mov	x19, x0
  40b3ac:	bl	40b38c <printf@plt+0x9c3c>
  40b3b0:	mov	x0, x19
  40b3b4:	mov	x1, #0x18                  	// #24
  40b3b8:	ldr	x19, [sp, #16]
  40b3bc:	ldp	x29, x30, [sp], #32
  40b3c0:	b	40f1b8 <_ZdlPvm@@Base>
  40b3c4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b3c8:	add	x1, x1, #0x618
  40b3cc:	str	x1, [x0]
  40b3d0:	b	405bec <printf@plt+0x449c>
  40b3d4:	stp	x29, x30, [sp, #-32]!
  40b3d8:	mov	x29, sp
  40b3dc:	str	x19, [sp, #16]
  40b3e0:	mov	x19, x0
  40b3e4:	bl	40b3c4 <printf@plt+0x9c74>
  40b3e8:	mov	x0, x19
  40b3ec:	mov	x1, #0x20                  	// #32
  40b3f0:	ldr	x19, [sp, #16]
  40b3f4:	ldp	x29, x30, [sp], #32
  40b3f8:	b	40f1b8 <_ZdlPvm@@Base>
  40b3fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b400:	add	x1, x1, #0x590
  40b404:	str	x1, [x0]
  40b408:	b	405bec <printf@plt+0x449c>
  40b40c:	stp	x29, x30, [sp, #-32]!
  40b410:	mov	x29, sp
  40b414:	str	x19, [sp, #16]
  40b418:	mov	x19, x0
  40b41c:	bl	40b3fc <printf@plt+0x9cac>
  40b420:	mov	x0, x19
  40b424:	mov	x1, #0x20                  	// #32
  40b428:	ldr	x19, [sp, #16]
  40b42c:	ldp	x29, x30, [sp], #32
  40b430:	b	40f1b8 <_ZdlPvm@@Base>
  40b434:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b438:	add	x1, x1, #0x508
  40b43c:	str	x1, [x0]
  40b440:	b	405bec <printf@plt+0x449c>
  40b444:	stp	x29, x30, [sp, #-32]!
  40b448:	mov	x29, sp
  40b44c:	str	x19, [sp, #16]
  40b450:	mov	x19, x0
  40b454:	bl	40b434 <printf@plt+0x9ce4>
  40b458:	mov	x0, x19
  40b45c:	mov	x1, #0x18                  	// #24
  40b460:	ldr	x19, [sp, #16]
  40b464:	ldp	x29, x30, [sp], #32
  40b468:	b	40f1b8 <_ZdlPvm@@Base>
  40b46c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b470:	add	x1, x1, #0x370
  40b474:	str	x1, [x0]
  40b478:	b	405bec <printf@plt+0x449c>
  40b47c:	stp	x29, x30, [sp, #-32]!
  40b480:	mov	x29, sp
  40b484:	str	x19, [sp, #16]
  40b488:	mov	x19, x0
  40b48c:	bl	40b46c <printf@plt+0x9d1c>
  40b490:	mov	x0, x19
  40b494:	mov	x1, #0x18                  	// #24
  40b498:	ldr	x19, [sp, #16]
  40b49c:	ldp	x29, x30, [sp], #32
  40b4a0:	b	40f1b8 <_ZdlPvm@@Base>
  40b4a4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b4a8:	add	x1, x1, #0x1d8
  40b4ac:	str	x1, [x0]
  40b4b0:	b	405bec <printf@plt+0x449c>
  40b4b4:	stp	x29, x30, [sp, #-32]!
  40b4b8:	mov	x29, sp
  40b4bc:	str	x19, [sp, #16]
  40b4c0:	mov	x19, x0
  40b4c4:	bl	40b4a4 <printf@plt+0x9d54>
  40b4c8:	mov	x0, x19
  40b4cc:	mov	x1, #0x18                  	// #24
  40b4d0:	ldr	x19, [sp, #16]
  40b4d4:	ldp	x29, x30, [sp], #32
  40b4d8:	b	40f1b8 <_ZdlPvm@@Base>
  40b4dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  40b4e0:	add	x1, x1, #0xcf0
  40b4e4:	str	x1, [x0]
  40b4e8:	b	4056cc <printf@plt+0x3f7c>
  40b4ec:	stp	x29, x30, [sp, #-32]!
  40b4f0:	mov	x29, sp
  40b4f4:	str	x19, [sp, #16]
  40b4f8:	mov	x19, x0
  40b4fc:	bl	40b4dc <printf@plt+0x9d8c>
  40b500:	mov	x0, x19
  40b504:	mov	x1, #0x10                  	// #16
  40b508:	ldr	x19, [sp, #16]
  40b50c:	ldp	x29, x30, [sp], #32
  40b510:	b	40f1b8 <_ZdlPvm@@Base>
  40b514:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2e48>
  40b518:	add	x1, x1, #0xcf0
  40b51c:	str	x1, [x0]
  40b520:	b	4056cc <printf@plt+0x3f7c>
  40b524:	stp	x29, x30, [sp, #-32]!
  40b528:	mov	x29, sp
  40b52c:	str	x19, [sp, #16]
  40b530:	mov	x19, x0
  40b534:	bl	40b514 <printf@plt+0x9dc4>
  40b538:	mov	x0, x19
  40b53c:	mov	x1, #0x10                  	// #16
  40b540:	ldr	x19, [sp, #16]
  40b544:	ldp	x29, x30, [sp], #32
  40b548:	b	40f1b8 <_ZdlPvm@@Base>
  40b54c:	ldr	x0, [x0, #32]
  40b550:	ldr	x2, [x0]
  40b554:	ldr	x2, [x2, #112]
  40b558:	mov	x16, x2
  40b55c:	br	x16
  40b560:	stp	x29, x30, [sp, #-32]!
  40b564:	mov	x29, sp
  40b568:	str	x19, [sp, #16]
  40b56c:	mov	x19, x0
  40b570:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40b574:	add	x0, x0, #0x38
  40b578:	str	x0, [x19]
  40b57c:	ldr	x0, [x19, #16]
  40b580:	cbz	x0, 40b588 <printf@plt+0x9e38>
  40b584:	bl	401620 <_ZdaPv@plt>
  40b588:	ldr	x0, [x19, #24]
  40b58c:	cbz	x0, 40b594 <printf@plt+0x9e44>
  40b590:	bl	401620 <_ZdaPv@plt>
  40b594:	ldr	x0, [x19, #32]
  40b598:	cbz	x0, 40b5a8 <printf@plt+0x9e58>
  40b59c:	ldr	x1, [x0]
  40b5a0:	ldr	x1, [x1, #16]
  40b5a4:	blr	x1
  40b5a8:	mov	x0, x19
  40b5ac:	ldr	x19, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	b	4056cc <printf@plt+0x3f7c>
  40b5b8:	stp	x29, x30, [sp, #-32]!
  40b5bc:	mov	x29, sp
  40b5c0:	str	x19, [sp, #16]
  40b5c4:	mov	x19, x0
  40b5c8:	bl	40b560 <printf@plt+0x9e10>
  40b5cc:	mov	x0, x19
  40b5d0:	mov	x1, #0x28                  	// #40
  40b5d4:	ldr	x19, [sp, #16]
  40b5d8:	ldp	x29, x30, [sp], #32
  40b5dc:	b	40f1b8 <_ZdlPvm@@Base>
  40b5e0:	stp	x29, x30, [sp, #-320]!
  40b5e4:	mov	x29, sp
  40b5e8:	stp	x19, x20, [sp, #16]
  40b5ec:	mov	x20, x0
  40b5f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b5f4:	add	x0, x0, #0x718
  40b5f8:	stp	x21, x22, [sp, #32]
  40b5fc:	mov	w22, w1
  40b600:	stp	x23, x24, [sp, #48]
  40b604:	mov	w23, w2
  40b608:	bl	401440 <puts@plt>
  40b60c:	mov	x0, x20
  40b610:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b614:	bl	401460 <strlen@plt>
  40b618:	add	x19, x19, #0x820
  40b61c:	sxtw	x24, w0
  40b620:	mov	w21, #0x11                  	// #17
  40b624:	ldr	x1, [x19]
  40b628:	mov	x2, x24
  40b62c:	mov	x0, x20
  40b630:	bl	4015a0 <strncmp@plt>
  40b634:	cbnz	w0, 40b644 <printf@plt+0x9ef4>
  40b638:	ldr	w0, [x19, #8]
  40b63c:	tst	w23, w0
  40b640:	b.ne	40b688 <printf@plt+0x9f38>  // b.any
  40b644:	add	x19, x19, #0x40
  40b648:	subs	w21, w21, #0x1
  40b64c:	b.ne	40b624 <printf@plt+0x9ed4>  // b.any
  40b650:	mov	x1, x20
  40b654:	add	x0, sp, #0x40
  40b658:	bl	40defc <printf@plt+0xc7ac>
  40b65c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x3260>
  40b660:	add	x3, x3, #0x1c8
  40b664:	mov	x2, x3
  40b668:	add	x1, sp, #0x40
  40b66c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b670:	add	x0, x0, #0xaa4
  40b674:	bl	40e2dc <printf@plt+0xcb8c>
  40b678:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b67c:	add	x0, x0, #0xabf
  40b680:	bl	401440 <puts@plt>
  40b684:	b	40b938 <printf@plt+0xa1e8>
  40b688:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1260>
  40b68c:	adrp	x20, 42e000 <_Znam@GLIBCXX_3.4>
  40b690:	ldr	x5, [x19, #16]
  40b694:	ldr	x4, [x0, #3712]
  40b698:	mov	x2, x5
  40b69c:	ldr	w3, [x20, #1176]
  40b6a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b6a4:	mov	x1, x4
  40b6a8:	add	x0, x0, #0xacd
  40b6ac:	bl	401750 <printf@plt>
  40b6b0:	ldr	x1, [x19, #24]
  40b6b4:	add	x0, sp, #0x40
  40b6b8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x5e48>
  40b6bc:	add	x2, x2, #0xb61
  40b6c0:	bl	401530 <sprintf@plt>
  40b6c4:	ldr	w3, [x20, #1176]
  40b6c8:	add	x4, sp, #0x40
  40b6cc:	mov	x1, x4
  40b6d0:	mov	x2, x4
  40b6d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b6d8:	add	x0, x0, #0xb69
  40b6dc:	bl	401750 <printf@plt>
  40b6e0:	ldr	x1, [x19, #32]
  40b6e4:	cbz	x1, 40b8e0 <printf@plt+0xa190>
  40b6e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b6ec:	add	x0, x0, #0x723
  40b6f0:	bl	401750 <printf@plt>
  40b6f4:	ldp	x24, x23, [x19, #32]
  40b6f8:	ldp	x21, x19, [x19, #48]
  40b6fc:	cbnz	x24, 40b710 <printf@plt+0x9fc0>
  40b700:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40b704:	mov	w0, #0xcc                  	// #204
  40b708:	add	x1, x1, #0x73f
  40b70c:	bl	40dbb0 <printf@plt+0xc460>
  40b710:	mov	x1, x24
  40b714:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b718:	add	x0, x0, #0x759
  40b71c:	bl	401750 <printf@plt>
  40b720:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b724:	add	x0, x0, #0x774
  40b728:	bl	401440 <puts@plt>
  40b72c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b730:	add	x0, x0, #0x785
  40b734:	bl	401440 <puts@plt>
  40b738:	cbz	x23, 40b764 <printf@plt+0xa014>
  40b73c:	mov	x1, x23
  40b740:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b744:	add	x0, x0, #0x797
  40b748:	bl	401750 <printf@plt>
  40b74c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b750:	add	x0, x0, #0x7bf
  40b754:	bl	401440 <puts@plt>
  40b758:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b75c:	add	x0, x0, #0x7d0
  40b760:	bl	401440 <puts@plt>
  40b764:	cbz	x21, 40b790 <printf@plt+0xa040>
  40b768:	mov	x1, x21
  40b76c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b770:	add	x0, x0, #0x797
  40b774:	bl	401750 <printf@plt>
  40b778:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b77c:	add	x0, x0, #0x7e2
  40b780:	bl	401440 <puts@plt>
  40b784:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b788:	add	x0, x0, #0x7f3
  40b78c:	bl	401440 <puts@plt>
  40b790:	cbz	x19, 40b7bc <printf@plt+0xa06c>
  40b794:	mov	x1, x19
  40b798:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b79c:	add	x0, x0, #0x797
  40b7a0:	bl	401750 <printf@plt>
  40b7a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7a8:	add	x0, x0, #0x805
  40b7ac:	bl	401440 <puts@plt>
  40b7b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7b4:	add	x0, x0, #0x816
  40b7b8:	bl	401440 <puts@plt>
  40b7bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7c0:	add	x0, x0, #0x828
  40b7c4:	bl	401750 <printf@plt>
  40b7c8:	cbz	x23, 40b7d8 <printf@plt+0xa088>
  40b7cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7d0:	add	x0, x0, #0x833
  40b7d4:	bl	401750 <printf@plt>
  40b7d8:	cbz	x19, 40b7e8 <printf@plt+0xa098>
  40b7dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7e0:	add	x0, x0, #0x844
  40b7e4:	bl	401750 <printf@plt>
  40b7e8:	cbz	x21, 40b7f8 <printf@plt+0xa0a8>
  40b7ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b7f0:	add	x0, x0, #0x855
  40b7f4:	bl	401750 <printf@plt>
  40b7f8:	mov	w0, #0xa                   	// #10
  40b7fc:	bl	401550 <putchar@plt>
  40b800:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b804:	add	x0, x0, #0x866
  40b808:	bl	401750 <printf@plt>
  40b80c:	cbz	x21, 40b81c <printf@plt+0xa0cc>
  40b810:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40b814:	add	x0, x0, #0x101
  40b818:	bl	401750 <printf@plt>
  40b81c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b820:	add	x0, x0, #0x884
  40b824:	bl	401440 <puts@plt>
  40b828:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b82c:	add	x0, x0, #0x8ac
  40b830:	bl	401750 <printf@plt>
  40b834:	cbz	x21, 40b844 <printf@plt+0xa0f4>
  40b838:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b83c:	add	x0, x0, #0x8d1
  40b840:	bl	401750 <printf@plt>
  40b844:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40b848:	add	x0, x0, #0x579
  40b84c:	bl	401440 <puts@plt>
  40b850:	ldr	w1, [x20, #1176]
  40b854:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b858:	add	x0, x0, #0x8d4
  40b85c:	bl	401750 <printf@plt>
  40b860:	cbz	x23, 40b874 <printf@plt+0xa124>
  40b864:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b868:	mov	x1, x23
  40b86c:	add	x0, x0, #0x8fe
  40b870:	bl	401750 <printf@plt>
  40b874:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b878:	adrp	x23, 415000 <_ZdlPvm@@Base+0x5e48>
  40b87c:	add	x0, x0, #0x92f
  40b880:	add	x23, x23, #0x972
  40b884:	bl	401440 <puts@plt>
  40b888:	mov	x1, x24
  40b88c:	mov	x0, x23
  40b890:	bl	401750 <printf@plt>
  40b894:	cbz	x21, 40b8b4 <printf@plt+0xa164>
  40b898:	mov	x1, x21
  40b89c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b8a0:	add	x0, x0, #0x9af
  40b8a4:	bl	401750 <printf@plt>
  40b8a8:	mov	x1, x24
  40b8ac:	mov	x0, x23
  40b8b0:	bl	401750 <printf@plt>
  40b8b4:	cbz	x19, 40b8c8 <printf@plt+0xa178>
  40b8b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b8bc:	mov	x1, x19
  40b8c0:	add	x0, x0, #0x9e0
  40b8c4:	bl	401750 <printf@plt>
  40b8c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b8cc:	add	x0, x0, #0xa11
  40b8d0:	bl	401440 <puts@plt>
  40b8d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b8d8:	add	x0, x0, #0xa21
  40b8dc:	bl	401440 <puts@plt>
  40b8e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40b8e4:	add	x0, x0, #0x669
  40b8e8:	bl	401440 <puts@plt>
  40b8ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b8f0:	add	x0, x0, #0xa27
  40b8f4:	bl	401440 <puts@plt>
  40b8f8:	mov	w1, w22
  40b8fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b900:	add	x0, x0, #0xa43
  40b904:	bl	401750 <printf@plt>
  40b908:	ldr	w3, [x20, #1176]
  40b90c:	mov	w2, w22
  40b910:	mov	w1, w22
  40b914:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b918:	add	x0, x0, #0xa5a
  40b91c:	bl	401750 <printf@plt>
  40b920:	ldr	w3, [x20, #1176]
  40b924:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b928:	mov	w2, w22
  40b92c:	mov	w1, w22
  40b930:	add	x0, x0, #0xa7f
  40b934:	bl	401750 <printf@plt>
  40b938:	ldp	x19, x20, [sp, #16]
  40b93c:	ldp	x21, x22, [sp, #32]
  40b940:	ldp	x23, x24, [sp, #48]
  40b944:	ldp	x29, x30, [sp], #320
  40b948:	ret
  40b94c:	stp	x29, x30, [sp, #-32]!
  40b950:	mov	x29, sp
  40b954:	stp	x19, x20, [sp, #16]
  40b958:	mov	x19, x0
  40b95c:	ldr	x0, [x0, #32]
  40b960:	ldr	x2, [x0]
  40b964:	ldr	x2, [x2, #24]
  40b968:	blr	x2
  40b96c:	mov	w20, w0
  40b970:	ldr	x0, [x19, #32]
  40b974:	ldr	w1, [x19, #12]
  40b978:	ldr	w2, [x0, #12]
  40b97c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40b980:	add	x0, x0, #0x42c
  40b984:	bl	401750 <printf@plt>
  40b988:	ldr	x0, [x19, #32]
  40b98c:	ldr	w1, [x19, #12]
  40b990:	ldr	w2, [x0, #12]
  40b994:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40b998:	add	x0, x0, #0x440
  40b99c:	bl	401750 <printf@plt>
  40b9a0:	ldr	x0, [x19, #32]
  40b9a4:	ldr	w1, [x19, #12]
  40b9a8:	ldr	w2, [x0, #12]
  40b9ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40b9b0:	add	x0, x0, #0x453
  40b9b4:	bl	401750 <printf@plt>
  40b9b8:	ldr	x0, [x19, #32]
  40b9bc:	ldr	w3, [x0, #12]
  40b9c0:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40b9c4:	ldr	w4, [x0, #1176]
  40b9c8:	mov	w1, w3
  40b9cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b9d0:	add	x0, x0, #0xc48
  40b9d4:	mov	w2, w4
  40b9d8:	bl	401750 <printf@plt>
  40b9dc:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40b9e0:	ldr	w2, [x0, #1208]
  40b9e4:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40b9e8:	ldr	w1, [x0, #1212]
  40b9ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40b9f0:	add	x0, x0, #0xc71
  40b9f4:	bl	401750 <printf@plt>
  40b9f8:	ldr	x0, [x19, #16]
  40b9fc:	cbz	x0, 40ba2c <printf@plt+0xa2dc>
  40ba00:	ldr	w1, [x19, #12]
  40ba04:	mov	w2, #0x1                   	// #1
  40ba08:	bl	40b5e0 <printf@plt+0x9e90>
  40ba0c:	ldr	w1, [x19, #12]
  40ba10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40ba14:	add	x0, x0, #0xca4
  40ba18:	bl	401750 <printf@plt>
  40ba1c:	cbz	w20, 40ba2c <printf@plt+0xa2dc>
  40ba20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40ba24:	add	x0, x0, #0xcb5
  40ba28:	bl	401440 <puts@plt>
  40ba2c:	ldr	x0, [x19, #24]
  40ba30:	cbz	x0, 40ba50 <printf@plt+0xa300>
  40ba34:	ldr	w1, [x19, #12]
  40ba38:	mov	w2, #0x2                   	// #2
  40ba3c:	bl	40b5e0 <printf@plt+0x9e90>
  40ba40:	ldr	w1, [x19, #12]
  40ba44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40ba48:	add	x0, x0, #0xccc
  40ba4c:	bl	401750 <printf@plt>
  40ba50:	mov	w0, w20
  40ba54:	ldp	x19, x20, [sp, #16]
  40ba58:	ldp	x29, x30, [sp], #32
  40ba5c:	ret
  40ba60:	stp	x29, x30, [sp, #-32]!
  40ba64:	mov	x29, sp
  40ba68:	stp	x19, x20, [sp, #16]
  40ba6c:	mov	x20, x0
  40ba70:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba74:	ldr	x2, [x20, #16]
  40ba78:	ldr	x0, [x19, #3488]
  40ba7c:	cbnz	x2, 40ba88 <printf@plt+0xa338>
  40ba80:	adrp	x2, 410000 <_ZdlPvm@@Base+0xe48>
  40ba84:	add	x2, x2, #0x8cd
  40ba88:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40ba8c:	add	x1, x1, #0xcdd
  40ba90:	bl	401470 <fprintf@plt>
  40ba94:	ldr	x0, [x20, #32]
  40ba98:	ldr	x1, [x0]
  40ba9c:	ldr	x1, [x1]
  40baa0:	blr	x1
  40baa4:	ldr	x1, [x19, #3488]
  40baa8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40baac:	add	x0, x0, #0xc22
  40bab0:	bl	401420 <fputs@plt>
  40bab4:	ldr	x2, [x20, #24]
  40bab8:	cbz	x2, 40bad4 <printf@plt+0xa384>
  40babc:	ldr	x0, [x19, #3488]
  40bac0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40bac4:	ldp	x19, x20, [sp, #16]
  40bac8:	add	x1, x1, #0xcea
  40bacc:	ldp	x29, x30, [sp], #32
  40bad0:	b	401470 <fprintf@plt>
  40bad4:	ldp	x19, x20, [sp, #16]
  40bad8:	ldp	x29, x30, [sp], #32
  40badc:	ret
  40bae0:	stp	x29, x30, [sp, #-32]!
  40bae4:	mov	x29, sp
  40bae8:	str	x19, [sp, #16]
  40baec:	mov	x19, x0
  40baf0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40baf4:	ldr	w0, [x0, #3500]
  40baf8:	cbnz	w0, 40bb44 <printf@plt+0xa3f4>
  40bafc:	ldr	x0, [x19, #16]
  40bb00:	cbz	x0, 40bb14 <printf@plt+0xa3c4>
  40bb04:	ldr	w1, [x19, #12]
  40bb08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40bb0c:	add	x0, x0, #0xcf6
  40bb10:	bl	401750 <printf@plt>
  40bb14:	ldr	x0, [x19, #32]
  40bb18:	ldr	x1, [x0]
  40bb1c:	ldr	x1, [x1, #48]
  40bb20:	blr	x1
  40bb24:	ldr	x0, [x19, #24]
  40bb28:	cbz	x0, 40bb84 <printf@plt+0xa434>
  40bb2c:	ldr	w1, [x19, #12]
  40bb30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40bb34:	ldr	x19, [sp, #16]
  40bb38:	add	x0, x0, #0xcff
  40bb3c:	ldp	x29, x30, [sp], #32
  40bb40:	b	401750 <printf@plt>
  40bb44:	cmp	w0, #0x1
  40bb48:	b.ne	40bb84 <printf@plt+0xa434>  // b.any
  40bb4c:	ldr	x1, [x19, #16]
  40bb50:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40bb54:	add	x0, x0, #0xd08
  40bb58:	bl	401750 <printf@plt>
  40bb5c:	ldr	x0, [x19, #32]
  40bb60:	ldr	x1, [x0]
  40bb64:	ldr	x1, [x1, #48]
  40bb68:	blr	x1
  40bb6c:	ldr	x1, [x19, #24]
  40bb70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40bb74:	ldr	x19, [sp, #16]
  40bb78:	add	x0, x0, #0xd1a
  40bb7c:	ldp	x29, x30, [sp], #32
  40bb80:	b	401750 <printf@plt>
  40bb84:	ldr	x19, [sp, #16]
  40bb88:	ldp	x29, x30, [sp], #32
  40bb8c:	ret
  40bb90:	stp	x29, x30, [sp, #-48]!
  40bb94:	mov	x29, sp
  40bb98:	stp	x19, x20, [sp, #16]
  40bb9c:	mov	x20, x2
  40bba0:	stp	x21, x22, [sp, #32]
  40bba4:	mov	x21, x0
  40bba8:	mov	x22, x1
  40bbac:	cbz	x0, 40bbc0 <printf@plt+0xa470>
  40bbb0:	ldrb	w1, [x0]
  40bbb4:	cbnz	w1, 40bbc0 <printf@plt+0xa470>
  40bbb8:	mov	x21, #0x0                   	// #0
  40bbbc:	bl	401620 <_ZdaPv@plt>
  40bbc0:	cbz	x20, 40bbd8 <printf@plt+0xa488>
  40bbc4:	ldrb	w0, [x20]
  40bbc8:	cbnz	w0, 40bbd8 <printf@plt+0xa488>
  40bbcc:	mov	x0, x20
  40bbd0:	mov	x20, #0x0                   	// #0
  40bbd4:	bl	401620 <_ZdaPv@plt>
  40bbd8:	mov	x0, #0x28                  	// #40
  40bbdc:	bl	40f158 <_Znwm@@Base>
  40bbe0:	mov	x19, x0
  40bbe4:	bl	4056a0 <printf@plt+0x3f50>
  40bbe8:	b	40bc04 <printf@plt+0xa4b4>
  40bbec:	mov	x1, #0x28                  	// #40
  40bbf0:	mov	x20, x0
  40bbf4:	mov	x0, x19
  40bbf8:	bl	40f1b8 <_ZdlPvm@@Base>
  40bbfc:	mov	x0, x20
  40bc00:	bl	4016f0 <_Unwind_Resume@plt>
  40bc04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bc08:	add	x0, x0, #0x38
  40bc0c:	str	x0, [x19]
  40bc10:	mov	x0, x19
  40bc14:	stp	x21, x20, [x19, #16]
  40bc18:	str	x22, [x19, #32]
  40bc1c:	ldp	x19, x20, [sp, #16]
  40bc20:	ldp	x21, x22, [sp, #32]
  40bc24:	ldp	x29, x30, [sp], #48
  40bc28:	ret
  40bc2c:	stp	x29, x30, [sp, #-48]!
  40bc30:	mov	x29, sp
  40bc34:	stp	x19, x20, [sp, #16]
  40bc38:	mov	x19, x0
  40bc3c:	mov	x20, x2
  40bc40:	stp	x21, x22, [sp, #32]
  40bc44:	mov	x22, x1
  40bc48:	mov	x21, x3
  40bc4c:	bl	4056a0 <printf@plt+0x3f50>
  40bc50:	stp	x22, x21, [x19, #16]
  40bc54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bc58:	add	x0, x0, #0x38
  40bc5c:	str	x0, [x19]
  40bc60:	str	x20, [x19, #32]
  40bc64:	ldp	x19, x20, [sp, #16]
  40bc68:	ldp	x21, x22, [sp, #32]
  40bc6c:	ldp	x29, x30, [sp], #48
  40bc70:	ret
  40bc74:	ldr	x0, [x0, #16]
  40bc78:	add	w1, w1, #0x1
  40bc7c:	ldr	x2, [x0]
  40bc80:	ldr	x2, [x2, #112]
  40bc84:	mov	x16, x2
  40bc88:	br	x16
  40bc8c:	stp	x29, x30, [sp, #-64]!
  40bc90:	mov	x29, sp
  40bc94:	stp	x19, x20, [sp, #16]
  40bc98:	mov	x19, x0
  40bc9c:	ldr	x20, [x0, #16]
  40bca0:	stp	x21, x22, [sp, #32]
  40bca4:	mov	w21, w1
  40bca8:	ldr	x0, [x20]
  40bcac:	ldr	x22, [x0, #24]
  40bcb0:	mov	w0, w1
  40bcb4:	str	x23, [sp, #48]
  40bcb8:	bl	40533c <printf@plt+0x3bec>
  40bcbc:	mov	w1, w0
  40bcc0:	mov	x0, x20
  40bcc4:	blr	x22
  40bcc8:	mov	w23, w0
  40bccc:	ldr	x0, [x19, #16]
  40bcd0:	adrp	x20, 42e000 <_Znam@GLIBCXX_3.4>
  40bcd4:	cmp	w21, #0x1
  40bcd8:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  40bcdc:	ldr	w3, [x20, #1160]
  40bce0:	add	x21, x21, #0xb1
  40bce4:	ldr	w2, [x0, #12]
  40bce8:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40bcec:	adrp	x22, 416000 <_ZdlPvm@@Base+0x6e48>
  40bcf0:	add	x22, x22, #0x373
  40bcf4:	ldr	w4, [x0, #1140]
  40bcf8:	mov	w1, w2
  40bcfc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd00:	add	x0, x0, #0xb0
  40bd04:	csel	w4, w4, w3, gt
  40bd08:	bl	401750 <printf@plt>
  40bd0c:	ldr	w1, [x19, #12]
  40bd10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40bd14:	add	x0, x0, #0x72
  40bd18:	bl	401750 <printf@plt>
  40bd1c:	ldr	w1, [x19, #12]
  40bd20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd24:	add	x0, x0, #0xd9
  40bd28:	bl	401750 <printf@plt>
  40bd2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd30:	add	x0, x0, #0xed
  40bd34:	bl	401440 <puts@plt>
  40bd38:	ldr	w1, [x19, #12]
  40bd3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd40:	add	x0, x0, #0x100
  40bd44:	bl	401750 <printf@plt>
  40bd48:	ldr	w1, [x20, #1160]
  40bd4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd50:	add	x0, x0, #0x11e
  40bd54:	bl	401750 <printf@plt>
  40bd58:	ldr	w2, [x19, #12]
  40bd5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd60:	ldr	w3, [x20, #1160]
  40bd64:	add	x0, x0, #0x143
  40bd68:	mov	w1, w2
  40bd6c:	bl	401750 <printf@plt>
  40bd70:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd74:	add	x0, x0, #0x251
  40bd78:	bl	401750 <printf@plt>
  40bd7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd80:	add	x0, x0, #0x261
  40bd84:	bl	401440 <puts@plt>
  40bd88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bd8c:	add	x0, x0, #0x26a
  40bd90:	bl	401440 <puts@plt>
  40bd94:	ldr	w1, [x19, #12]
  40bd98:	mov	x0, x21
  40bd9c:	bl	401750 <printf@plt>
  40bda0:	ldr	w3, [x20, #1160]
  40bda4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bda8:	ldr	w2, [x19, #12]
  40bdac:	add	x0, x0, #0x27c
  40bdb0:	mov	w1, w2
  40bdb4:	bl	401750 <printf@plt>
  40bdb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5e48>
  40bdbc:	add	x0, x0, #0xa21
  40bdc0:	bl	401440 <puts@plt>
  40bdc4:	ldr	w1, [x19, #12]
  40bdc8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40bdcc:	add	x0, x0, #0x84
  40bdd0:	bl	401750 <printf@plt>
  40bdd4:	ldr	w1, [x20, #1160]
  40bdd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bddc:	add	x0, x0, #0x312
  40bde0:	bl	401750 <printf@plt>
  40bde4:	ldr	x0, [x19, #16]
  40bde8:	ldr	w1, [x19, #12]
  40bdec:	ldr	w2, [x0, #12]
  40bdf0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bdf4:	add	x0, x0, #0x33b
  40bdf8:	bl	401750 <printf@plt>
  40bdfc:	ldr	x0, [x19, #16]
  40be00:	ldr	w3, [x19, #12]
  40be04:	ldr	w2, [x0, #12]
  40be08:	mov	w1, w3
  40be0c:	mov	x0, x22
  40be10:	bl	401750 <printf@plt>
  40be14:	ldr	x0, [x19, #16]
  40be18:	ldr	w3, [x19, #12]
  40be1c:	ldr	w2, [x0, #12]
  40be20:	mov	w1, w3
  40be24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be28:	add	x0, x0, #0x39a
  40be2c:	bl	401750 <printf@plt>
  40be30:	ldr	x0, [x19, #16]
  40be34:	ldr	w1, [x0, #12]
  40be38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be3c:	add	x0, x0, #0x3c2
  40be40:	bl	401750 <printf@plt>
  40be44:	ldr	w1, [x19, #12]
  40be48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be4c:	add	x0, x0, #0x3ea
  40be50:	bl	401750 <printf@plt>
  40be54:	ldr	w2, [x19, #12]
  40be58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be5c:	add	x0, x0, #0x40f
  40be60:	mov	w1, w2
  40be64:	bl	401750 <printf@plt>
  40be68:	cbz	w23, 40be7c <printf@plt+0xa72c>
  40be6c:	ldr	w1, [x19, #12]
  40be70:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be74:	add	x0, x0, #0x42d
  40be78:	bl	401750 <printf@plt>
  40be7c:	ldr	x0, [x19, #16]
  40be80:	ldr	w3, [x19, #12]
  40be84:	ldr	w2, [x0, #12]
  40be88:	mov	w1, w3
  40be8c:	mov	x0, x22
  40be90:	bl	401750 <printf@plt>
  40be94:	ldr	w2, [x20, #1160]
  40be98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40be9c:	ldr	w1, [x19, #12]
  40bea0:	add	x0, x0, #0x443
  40bea4:	bl	401750 <printf@plt>
  40bea8:	ldr	w1, [x19, #12]
  40beac:	mov	x0, x21
  40beb0:	bl	401750 <printf@plt>
  40beb4:	mov	w0, w23
  40beb8:	ldp	x19, x20, [sp, #16]
  40bebc:	ldp	x21, x22, [sp, #32]
  40bec0:	ldr	x23, [sp, #48]
  40bec4:	ldp	x29, x30, [sp], #64
  40bec8:	ret
  40becc:	stp	x29, x30, [sp, #-32]!
  40bed0:	mov	x29, sp
  40bed4:	stp	x19, x20, [sp, #16]
  40bed8:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bedc:	mov	x19, x0
  40bee0:	ldr	x1, [x20, #3488]
  40bee4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bee8:	add	x0, x0, #0x452
  40beec:	bl	401420 <fputs@plt>
  40bef0:	ldr	x0, [x19, #16]
  40bef4:	ldr	x1, [x0]
  40bef8:	ldr	x1, [x1]
  40befc:	blr	x1
  40bf00:	ldr	x1, [x20, #3488]
  40bf04:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40bf08:	ldp	x19, x20, [sp, #16]
  40bf0c:	add	x0, x0, #0xc22
  40bf10:	ldp	x29, x30, [sp], #32
  40bf14:	b	401420 <fputs@plt>
  40bf18:	stp	x29, x30, [sp, #-48]!
  40bf1c:	mov	x29, sp
  40bf20:	stp	x19, x20, [sp, #16]
  40bf24:	mov	x19, x0
  40bf28:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf2c:	str	x21, [sp, #32]
  40bf30:	ldr	w0, [x0, #3500]
  40bf34:	cbnz	w0, 40bff0 <printf@plt+0xa8a0>
  40bf38:	adrp	x21, 412000 <_ZdlPvm@@Base+0x2e48>
  40bf3c:	add	x21, x21, #0xf96
  40bf40:	mov	x0, x21
  40bf44:	bl	401750 <printf@plt>
  40bf48:	ldr	w1, [x19, #12]
  40bf4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40bf50:	add	x0, x0, #0xf88
  40bf54:	adrp	x20, 415000 <_ZdlPvm@@Base+0x5e48>
  40bf58:	add	x20, x20, #0xa1c
  40bf5c:	bl	401750 <printf@plt>
  40bf60:	ldr	w1, [x19, #12]
  40bf64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40bf68:	add	x0, x0, #0xf9d
  40bf6c:	bl	401750 <printf@plt>
  40bf70:	ldr	w1, [x19, #12]
  40bf74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bf78:	add	x0, x0, #0x45a
  40bf7c:	bl	401750 <printf@plt>
  40bf80:	ldr	w1, [x19, #12]
  40bf84:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40bf88:	add	x0, x0, #0xc
  40bf8c:	bl	401750 <printf@plt>
  40bf90:	mov	x0, x20
  40bf94:	bl	401750 <printf@plt>
  40bf98:	mov	x0, x21
  40bf9c:	bl	401750 <printf@plt>
  40bfa0:	ldr	x0, [x19, #16]
  40bfa4:	ldr	w3, [x19, #12]
  40bfa8:	ldr	w2, [x0, #12]
  40bfac:	mov	w1, w3
  40bfb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bfb4:	add	x0, x0, #0x465
  40bfb8:	bl	401750 <printf@plt>
  40bfbc:	ldr	x0, [x19, #16]
  40bfc0:	ldr	x1, [x0]
  40bfc4:	ldr	x1, [x1, #48]
  40bfc8:	blr	x1
  40bfcc:	mov	x0, x20
  40bfd0:	bl	401750 <printf@plt>
  40bfd4:	ldr	w1, [x19, #12]
  40bfd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40bfdc:	ldp	x19, x20, [sp, #16]
  40bfe0:	add	x0, x0, #0x38
  40bfe4:	ldr	x21, [sp, #32]
  40bfe8:	ldp	x29, x30, [sp], #48
  40bfec:	b	401750 <printf@plt>
  40bff0:	cmp	w0, #0x1
  40bff4:	b.ne	40c02c <printf@plt+0xa8dc>  // b.any
  40bff8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40bffc:	add	x0, x0, #0x48b
  40c000:	bl	401750 <printf@plt>
  40c004:	ldr	x0, [x19, #16]
  40c008:	ldr	x1, [x0]
  40c00c:	ldr	x1, [x1, #48]
  40c010:	blr	x1
  40c014:	ldp	x19, x20, [sp, #16]
  40c018:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c01c:	ldr	x21, [sp, #32]
  40c020:	add	x0, x0, #0x493
  40c024:	ldp	x29, x30, [sp], #48
  40c028:	b	401750 <printf@plt>
  40c02c:	ldp	x19, x20, [sp, #16]
  40c030:	ldr	x21, [sp, #32]
  40c034:	ldp	x29, x30, [sp], #48
  40c038:	ret
  40c03c:	stp	x29, x30, [sp, #-32]!
  40c040:	mov	x29, sp
  40c044:	str	x19, [sp, #16]
  40c048:	mov	x19, x0
  40c04c:	bl	405bb8 <printf@plt+0x4468>
  40c050:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c054:	add	x0, x0, #0x4d0
  40c058:	str	x0, [x19]
  40c05c:	ldr	x19, [sp, #16]
  40c060:	ldp	x29, x30, [sp], #32
  40c064:	ret
  40c068:	stp	x29, x30, [sp, #-32]!
  40c06c:	mov	x29, sp
  40c070:	stp	x19, x20, [sp, #16]
  40c074:	mov	x20, x0
  40c078:	mov	x0, #0x18                  	// #24
  40c07c:	bl	40f158 <_Znwm@@Base>
  40c080:	mov	x19, x0
  40c084:	mov	x1, x20
  40c088:	bl	40c03c <printf@plt+0xa8ec>
  40c08c:	b	40c0a8 <printf@plt+0xa958>
  40c090:	mov	x1, #0x18                  	// #24
  40c094:	mov	x20, x0
  40c098:	mov	x0, x19
  40c09c:	bl	40f1b8 <_ZdlPvm@@Base>
  40c0a0:	mov	x0, x20
  40c0a4:	bl	4016f0 <_Unwind_Resume@plt>
  40c0a8:	mov	x0, x19
  40c0ac:	ldp	x19, x20, [sp, #16]
  40c0b0:	ldp	x29, x30, [sp], #32
  40c0b4:	ret
  40c0b8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40c0bc:	add	x1, x1, #0x4d0
  40c0c0:	str	x1, [x0]
  40c0c4:	b	405bec <printf@plt+0x449c>
  40c0c8:	stp	x29, x30, [sp, #-32]!
  40c0cc:	mov	x29, sp
  40c0d0:	str	x19, [sp, #16]
  40c0d4:	mov	x19, x0
  40c0d8:	bl	40c0b8 <printf@plt+0xa968>
  40c0dc:	mov	x0, x19
  40c0e0:	mov	x1, #0x18                  	// #24
  40c0e4:	ldr	x19, [sp, #16]
  40c0e8:	ldp	x29, x30, [sp], #32
  40c0ec:	b	40f1b8 <_ZdlPvm@@Base>
  40c0f0:	stp	x29, x30, [sp, #-48]!
  40c0f4:	mov	x29, sp
  40c0f8:	stp	x19, x20, [sp, #16]
  40c0fc:	mov	x19, x0
  40c100:	mov	x20, #0x0                   	// #0
  40c104:	stp	x21, x22, [sp, #32]
  40c108:	mov	w21, w1
  40c10c:	ldr	w0, [x19, #32]
  40c110:	cmp	w0, w20
  40c114:	b.le	40c138 <printf@plt+0xa9e8>
  40c118:	ldr	x0, [x19, #24]
  40c11c:	ldr	x0, [x0, x20, lsl #3]
  40c120:	add	x20, x20, #0x1
  40c124:	ldr	x1, [x0]
  40c128:	ldr	x2, [x1, #24]
  40c12c:	mov	w1, w21
  40c130:	blr	x2
  40c134:	b	40c10c <printf@plt+0xa9bc>
  40c138:	ldr	w1, [x19, #12]
  40c13c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c140:	adrp	x21, 413000 <_ZdlPvm@@Base+0x3e48>
  40c144:	add	x0, x0, #0x548
  40c148:	add	x21, x21, #0x40a
  40c14c:	mov	x20, #0x0                   	// #0
  40c150:	bl	401750 <printf@plt>
  40c154:	ldr	w0, [x19, #32]
  40c158:	cmp	w0, w20
  40c15c:	b.le	40c17c <printf@plt+0xaa2c>
  40c160:	ldr	x0, [x19, #24]
  40c164:	ldr	x0, [x0, x20, lsl #3]
  40c168:	add	x20, x20, #0x1
  40c16c:	ldr	w1, [x0, #12]
  40c170:	mov	x0, x21
  40c174:	bl	401750 <printf@plt>
  40c178:	b	40c154 <printf@plt+0xaa04>
  40c17c:	mov	w0, #0xa                   	// #10
  40c180:	bl	401550 <putchar@plt>
  40c184:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c188:	ldr	w1, [x19, #12]
  40c18c:	ldr	w2, [x19, #40]
  40c190:	adrp	x22, 42e000 <_Znam@GLIBCXX_3.4>
  40c194:	ldr	w0, [x0, #1116]
  40c198:	adrp	x21, 416000 <_ZdlPvm@@Base+0x6e48>
  40c19c:	add	x22, x22, #0x488
  40c1a0:	add	x21, x21, #0x561
  40c1a4:	add	w2, w2, w0
  40c1a8:	mov	x20, #0x0                   	// #0
  40c1ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c1b0:	add	x0, x0, #0x553
  40c1b4:	bl	401750 <printf@plt>
  40c1b8:	ldr	w0, [x19, #32]
  40c1bc:	add	x20, x20, #0x1
  40c1c0:	cmp	w0, w20
  40c1c4:	b.le	40c1f8 <printf@plt+0xaaa8>
  40c1c8:	ldr	x0, [x19, #24]
  40c1cc:	lsl	x1, x20, #3
  40c1d0:	ldr	w3, [x22]
  40c1d4:	ldr	x2, [x0, x1]
  40c1d8:	add	x0, x0, x1
  40c1dc:	add	w3, w3, w3, lsl #2
  40c1e0:	ldur	x0, [x0, #-8]
  40c1e4:	ldr	w2, [x2, #12]
  40c1e8:	ldr	w1, [x0, #12]
  40c1ec:	mov	x0, x21
  40c1f0:	bl	401750 <printf@plt>
  40c1f4:	b	40c1b8 <printf@plt+0xaa68>
  40c1f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c1fc:	add	x0, x0, #0x57b
  40c200:	bl	401440 <puts@plt>
  40c204:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c208:	ldr	w2, [x19, #12]
  40c20c:	ldr	w3, [x19, #32]
  40c210:	ldr	w4, [x0, #1176]
  40c214:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c218:	mov	w1, w2
  40c21c:	sub	w3, w3, #0x1
  40c220:	ldr	w0, [x0, #1112]
  40c224:	sub	w4, w4, w0
  40c228:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c22c:	add	x0, x0, #0x592
  40c230:	bl	401750 <printf@plt>
  40c234:	ldr	x0, [x19, #24]
  40c238:	ldr	w2, [x19, #12]
  40c23c:	ldr	x0, [x0]
  40c240:	mov	w1, w2
  40c244:	ldr	w3, [x0, #12]
  40c248:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40c24c:	add	x0, x0, #0x4ad
  40c250:	bl	401750 <printf@plt>
  40c254:	ldr	w3, [x19, #32]
  40c258:	mov	x0, #0xfffffffffffffff8    	// #-8
  40c25c:	ldr	x1, [x19, #24]
  40c260:	add	x0, x0, w3, sxtw #3
  40c264:	ldr	w5, [x19, #12]
  40c268:	sub	w3, w3, #0x1
  40c26c:	mov	w2, w5
  40c270:	ldr	x0, [x1, x0]
  40c274:	mov	w1, w5
  40c278:	ldr	w4, [x0, #12]
  40c27c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c280:	add	x0, x0, #0x5af
  40c284:	bl	401750 <printf@plt>
  40c288:	mov	w0, #0x0                   	// #0
  40c28c:	ldp	x19, x20, [sp, #16]
  40c290:	ldp	x21, x22, [sp, #32]
  40c294:	ldp	x29, x30, [sp], #48
  40c298:	ret
  40c29c:	stp	x29, x30, [sp, #-80]!
  40c2a0:	mov	x29, sp
  40c2a4:	stp	x19, x20, [sp, #16]
  40c2a8:	mov	x19, x0
  40c2ac:	mov	w20, #0x0                   	// #0
  40c2b0:	stp	x23, x24, [sp, #48]
  40c2b4:	mov	w24, w1
  40c2b8:	stp	x21, x22, [sp, #32]
  40c2bc:	mov	x21, #0x0                   	// #0
  40c2c0:	mov	w22, #0x0                   	// #0
  40c2c4:	stp	x25, x26, [sp, #64]
  40c2c8:	ldr	w0, [x19, #16]
  40c2cc:	cmp	w0, w21
  40c2d0:	b.le	40c32c <printf@plt+0xabdc>
  40c2d4:	lsl	x25, x21, #3
  40c2d8:	mov	x23, #0x0                   	// #0
  40c2dc:	ldr	x0, [x19, #24]
  40c2e0:	ldr	x0, [x0, x25]
  40c2e4:	ldr	w2, [x0, #16]
  40c2e8:	cmp	w2, w23
  40c2ec:	b.le	40c310 <printf@plt+0xabc0>
  40c2f0:	ldr	x0, [x0, #8]
  40c2f4:	ldr	x0, [x0, x23, lsl #3]
  40c2f8:	add	x23, x23, #0x1
  40c2fc:	ldr	x1, [x0]
  40c300:	ldr	x2, [x1, #24]
  40c304:	mov	w1, w24
  40c308:	blr	x2
  40c30c:	b	40c2dc <printf@plt+0xab8c>
  40c310:	ldr	w0, [x0, #24]
  40c314:	cmp	w20, w2
  40c318:	csel	w20, w20, w2, ge  // ge = tcont
  40c31c:	add	x21, x21, #0x1
  40c320:	cmp	w22, w0
  40c324:	csel	w22, w22, w0, ge  // ge = tcont
  40c328:	b	40c2c8 <printf@plt+0xab78>
  40c32c:	adrp	x24, 416000 <_ZdlPvm@@Base+0x6e48>
  40c330:	adrp	x25, 413000 <_ZdlPvm@@Base+0x3e48>
  40c334:	add	x24, x24, #0x5d8
  40c338:	add	x25, x25, #0x40a
  40c33c:	mov	x21, #0x0                   	// #0
  40c340:	ldp	w1, w2, [x19, #12]
  40c344:	cmp	w2, w21
  40c348:	b.le	40c3a0 <printf@plt+0xac50>
  40c34c:	lsl	x26, x21, #3
  40c350:	mov	x23, #0x0                   	// #0
  40c354:	mov	w2, w21
  40c358:	mov	x0, x24
  40c35c:	bl	401750 <printf@plt>
  40c360:	ldr	x0, [x19, #24]
  40c364:	ldr	x0, [x0, x26]
  40c368:	ldr	w1, [x0, #16]
  40c36c:	cmp	w1, w23
  40c370:	b.le	40c390 <printf@plt+0xac40>
  40c374:	ldr	x0, [x0, #8]
  40c378:	ldr	x0, [x0, x23, lsl #3]
  40c37c:	add	x23, x23, #0x1
  40c380:	ldr	w1, [x0, #12]
  40c384:	mov	x0, x25
  40c388:	bl	401750 <printf@plt>
  40c38c:	b	40c360 <printf@plt+0xac10>
  40c390:	mov	w0, #0xa                   	// #10
  40c394:	add	x21, x21, #0x1
  40c398:	bl	401550 <putchar@plt>
  40c39c:	b	40c340 <printf@plt+0xabf0>
  40c3a0:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c3a4:	sub	w2, w2, #0x1
  40c3a8:	adrp	x23, 416000 <_ZdlPvm@@Base+0x6e48>
  40c3ac:	add	x23, x23, #0x5e7
  40c3b0:	ldr	w3, [x0, #1108]
  40c3b4:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c3b8:	mov	w21, #0x0                   	// #0
  40c3bc:	ldr	w0, [x0, #1104]
  40c3c0:	lsl	w0, w0, #1
  40c3c4:	madd	w2, w2, w3, w0
  40c3c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40c3cc:	add	x0, x0, #0x2c4
  40c3d0:	bl	401750 <printf@plt>
  40c3d4:	ldr	w0, [x19, #16]
  40c3d8:	cmp	w0, w21
  40c3dc:	b.le	40c3f8 <printf@plt+0xaca8>
  40c3e0:	ldr	w1, [x19, #12]
  40c3e4:	mov	w2, w21
  40c3e8:	mov	x0, x23
  40c3ec:	add	w21, w21, #0x1
  40c3f0:	bl	401750 <printf@plt>
  40c3f4:	b	40c3d4 <printf@plt+0xac84>
  40c3f8:	mov	w0, #0xa                   	// #10
  40c3fc:	bl	401550 <putchar@plt>
  40c400:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c404:	ldr	w1, [x19, #12]
  40c408:	adrp	x23, 42e000 <_Znam@GLIBCXX_3.4>
  40c40c:	adrp	x24, 416000 <_ZdlPvm@@Base+0x6e48>
  40c410:	ldr	w2, [x0, #1116]
  40c414:	add	x23, x23, #0x488
  40c418:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c41c:	add	x24, x24, #0x561
  40c420:	add	w2, w22, w2
  40c424:	add	x0, x0, #0x553
  40c428:	mov	x21, #0x0                   	// #0
  40c42c:	bl	401750 <printf@plt>
  40c430:	ldr	w0, [x19, #16]
  40c434:	cmp	w0, w21
  40c438:	b.le	40c494 <printf@plt+0xad44>
  40c43c:	lsl	x25, x21, #3
  40c440:	mov	x22, #0x0                   	// #0
  40c444:	ldr	x0, [x19, #24]
  40c448:	add	x22, x22, #0x1
  40c44c:	ldr	x0, [x0, x25]
  40c450:	ldr	w1, [x0, #16]
  40c454:	cmp	w1, w22
  40c458:	b.le	40c48c <printf@plt+0xad3c>
  40c45c:	ldr	x0, [x0, #8]
  40c460:	lsl	x1, x22, #3
  40c464:	ldr	w3, [x23]
  40c468:	ldr	x2, [x0, x1]
  40c46c:	add	x0, x0, x1
  40c470:	add	w3, w3, w3, lsl #2
  40c474:	ldur	x0, [x0, #-8]
  40c478:	ldr	w2, [x2, #12]
  40c47c:	ldr	w1, [x0, #12]
  40c480:	mov	x0, x24
  40c484:	bl	401750 <printf@plt>
  40c488:	b	40c444 <printf@plt+0xacf4>
  40c48c:	add	x21, x21, #0x1
  40c490:	b	40c430 <printf@plt+0xace0>
  40c494:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c498:	add	x0, x0, #0x57b
  40c49c:	bl	401440 <puts@plt>
  40c4a0:	sub	w23, w20, #0x1
  40c4a4:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c4a8:	ldr	w2, [x19, #12]
  40c4ac:	mov	w3, w23
  40c4b0:	adrp	x22, 413000 <_ZdlPvm@@Base+0x3e48>
  40c4b4:	ldr	w4, [x0, #1176]
  40c4b8:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c4bc:	mov	w1, w2
  40c4c0:	add	x22, x22, #0x2dc
  40c4c4:	ldr	w0, [x0, #1112]
  40c4c8:	mov	x21, #0x0                   	// #0
  40c4cc:	sub	w4, w4, w0
  40c4d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c4d4:	add	x0, x0, #0x592
  40c4d8:	bl	401750 <printf@plt>
  40c4dc:	ldr	w2, [x19, #12]
  40c4e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c4e4:	add	x0, x0, #0x5f5
  40c4e8:	mov	w1, w2
  40c4ec:	bl	401750 <printf@plt>
  40c4f0:	ldr	w0, [x19, #16]
  40c4f4:	cmp	w0, w21
  40c4f8:	b.le	40c520 <printf@plt+0xadd0>
  40c4fc:	ldr	x0, [x19, #24]
  40c500:	ldr	x0, [x0, x21, lsl #3]
  40c504:	add	x21, x21, #0x1
  40c508:	ldr	x0, [x0, #8]
  40c50c:	ldr	x0, [x0]
  40c510:	ldr	w1, [x0, #12]
  40c514:	mov	x0, x22
  40c518:	bl	401750 <printf@plt>
  40c51c:	b	40c4f0 <printf@plt+0xada0>
  40c520:	adrp	x21, 416000 <_ZdlPvm@@Base+0x6e48>
  40c524:	add	x21, x21, #0x60b
  40c528:	mov	x0, x21
  40c52c:	bl	401440 <puts@plt>
  40c530:	ldr	w4, [x19, #12]
  40c534:	mov	w3, w23
  40c538:	mov	x23, #0xfffffffffffffff8    	// #-8
  40c53c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c540:	adrp	x24, 413000 <_ZdlPvm@@Base+0x3e48>
  40c544:	add	x0, x0, #0x610
  40c548:	add	x23, x23, w20, sxtw #3
  40c54c:	add	x24, x24, #0x2f2
  40c550:	mov	w2, w4
  40c554:	mov	w1, w4
  40c558:	mov	x22, #0x0                   	// #0
  40c55c:	bl	401750 <printf@plt>
  40c560:	ldr	w0, [x19, #16]
  40c564:	cmp	w0, w22
  40c568:	b.le	40c59c <printf@plt+0xae4c>
  40c56c:	ldr	x0, [x19, #24]
  40c570:	ldr	x0, [x0, x22, lsl #3]
  40c574:	ldr	w1, [x0, #16]
  40c578:	cmp	w1, w20
  40c57c:	b.ne	40c594 <printf@plt+0xae44>  // b.any
  40c580:	ldr	x0, [x0, #8]
  40c584:	ldr	x0, [x0, x23]
  40c588:	ldr	w1, [x0, #12]
  40c58c:	mov	x0, x24
  40c590:	bl	401750 <printf@plt>
  40c594:	add	x22, x22, #0x1
  40c598:	b	40c560 <printf@plt+0xae10>
  40c59c:	mov	x0, x21
  40c5a0:	bl	401440 <puts@plt>
  40c5a4:	mov	w0, #0x0                   	// #0
  40c5a8:	ldp	x19, x20, [sp, #16]
  40c5ac:	ldp	x21, x22, [sp, #32]
  40c5b0:	ldp	x23, x24, [sp, #48]
  40c5b4:	ldp	x25, x26, [sp, #64]
  40c5b8:	ldp	x29, x30, [sp], #80
  40c5bc:	ret
  40c5c0:	stp	x29, x30, [sp, #-128]!
  40c5c4:	mov	x29, sp
  40c5c8:	stp	x19, x20, [sp, #16]
  40c5cc:	mov	x19, x0
  40c5d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c5d4:	stp	x21, x22, [sp, #32]
  40c5d8:	ldr	w0, [x0, #3500]
  40c5dc:	stp	x23, x24, [sp, #48]
  40c5e0:	stp	x25, x26, [sp, #64]
  40c5e4:	stp	x27, x28, [sp, #80]
  40c5e8:	cbnz	w0, 40c84c <printf@plt+0xb0fc>
  40c5ec:	adrp	x21, 42e000 <_Znam@GLIBCXX_3.4>
  40c5f0:	adrp	x23, 412000 <_ZdlPvm@@Base+0x2e48>
  40c5f4:	add	x23, x23, #0x522
  40c5f8:	adrp	x26, 416000 <_ZdlPvm@@Base+0x6e48>
  40c5fc:	ldr	w1, [x21, #1104]
  40c600:	mov	x0, x23
  40c604:	add	x26, x26, #0x651
  40c608:	mov	x20, #0x0                   	// #0
  40c60c:	bl	401750 <printf@plt>
  40c610:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40c614:	add	x0, x0, #0xf9d
  40c618:	stp	x21, x0, [sp, #112]
  40c61c:	ldr	w0, [x19, #16]
  40c620:	str	w20, [sp, #104]
  40c624:	mov	w24, w20
  40c628:	cmp	w0, w20
  40c62c:	b.le	40c824 <printf@plt+0xb0d4>
  40c630:	ldr	w1, [x19, #12]
  40c634:	adrp	x27, 416000 <_ZdlPvm@@Base+0x6e48>
  40c638:	ldr	x0, [sp, #120]
  40c63c:	lsl	x21, x20, #3
  40c640:	add	x27, x27, #0x632
  40c644:	mov	x25, #0x0                   	// #0
  40c648:	adrp	x28, 416000 <_ZdlPvm@@Base+0x6e48>
  40c64c:	bl	401750 <printf@plt>
  40c650:	ldr	x0, [x19, #24]
  40c654:	str	w25, [sp, #108]
  40c658:	ldr	x0, [x0, x21]
  40c65c:	ldr	w1, [x0, #16]
  40c660:	cmp	w1, w25
  40c664:	b.le	40c7b4 <printf@plt+0xb064>
  40c668:	ldr	w1, [x0, #20]
  40c66c:	lsl	x22, x25, #3
  40c670:	cmp	w1, #0x1
  40c674:	b.eq	40c734 <printf@plt+0xafe4>  // b.none
  40c678:	cmp	w1, #0x2
  40c67c:	b.eq	40c714 <printf@plt+0xafc4>  // b.none
  40c680:	cbnz	w1, 40c750 <printf@plt+0xb000>
  40c684:	ldr	x0, [x19, #24]
  40c688:	ldr	x0, [x0, x21]
  40c68c:	ldr	x0, [x0, #8]
  40c690:	ldr	x0, [x0, x22]
  40c694:	ldr	x1, [x0]
  40c698:	ldr	x1, [x1, #48]
  40c69c:	blr	x1
  40c6a0:	ldr	x0, [x19, #24]
  40c6a4:	ldr	x0, [x0, x21]
  40c6a8:	ldr	x0, [x0, #8]
  40c6ac:	ldr	x0, [x0, x22]
  40c6b0:	ldr	w1, [x0, #12]
  40c6b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40c6b8:	add	x0, x0, #0xdee
  40c6bc:	bl	401750 <printf@plt>
  40c6c0:	ldr	x0, [x19, #24]
  40c6c4:	ldr	x0, [x0, x21]
  40c6c8:	ldr	w1, [x0, #20]
  40c6cc:	cmp	w1, #0x1
  40c6d0:	b.eq	40c784 <printf@plt+0xb034>  // b.none
  40c6d4:	cmp	w1, #0x2
  40c6d8:	b.eq	40c760 <printf@plt+0xb010>  // b.none
  40c6dc:	cbnz	w1, 40c7a4 <printf@plt+0xb054>
  40c6e0:	ldr	x0, [x19, #24]
  40c6e4:	ldr	w1, [sp, #108]
  40c6e8:	ldr	x0, [x0, x21]
  40c6ec:	ldr	w0, [x0, #16]
  40c6f0:	sub	w0, w0, #0x1
  40c6f4:	cmp	w0, w1
  40c6f8:	b.eq	40c70c <printf@plt+0xafbc>  // b.none
  40c6fc:	ldr	w1, [x19, #12]
  40c700:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c704:	add	x0, x0, #0x6c1
  40c708:	bl	401750 <printf@plt>
  40c70c:	add	x25, x25, #0x1
  40c710:	b	40c650 <printf@plt+0xaf00>
  40c714:	ldr	x0, [x0, #8]
  40c718:	mov	w2, w24
  40c71c:	ldr	w1, [x19, #12]
  40c720:	ldr	x0, [x0, x22]
  40c724:	ldr	w3, [x0, #12]
  40c728:	mov	x0, x27
  40c72c:	bl	401750 <printf@plt>
  40c730:	b	40c684 <printf@plt+0xaf34>
  40c734:	ldr	x0, [x0, #8]
  40c738:	mov	w2, w24
  40c73c:	ldr	w1, [x19, #12]
  40c740:	ldr	x0, [x0, x22]
  40c744:	ldr	w3, [x0, #12]
  40c748:	mov	x0, x26
  40c74c:	b	40c72c <printf@plt+0xafdc>
  40c750:	add	x1, x28, #0x66d
  40c754:	mov	w0, #0xd0                  	// #208
  40c758:	bl	40dbb0 <printf@plt+0xc460>
  40c75c:	b	40c684 <printf@plt+0xaf34>
  40c760:	ldr	x0, [x0, #8]
  40c764:	mov	w3, w24
  40c768:	ldr	w2, [x19, #12]
  40c76c:	ldr	x0, [x0, x22]
  40c770:	ldr	w1, [x0, #12]
  40c774:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c778:	add	x0, x0, #0x686
  40c77c:	bl	401750 <printf@plt>
  40c780:	b	40c6e0 <printf@plt+0xaf90>
  40c784:	ldr	x0, [x0, #8]
  40c788:	mov	w3, w24
  40c78c:	ldr	w2, [x19, #12]
  40c790:	ldr	x0, [x0, x22]
  40c794:	ldr	w1, [x0, #12]
  40c798:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c79c:	add	x0, x0, #0x6a5
  40c7a0:	b	40c77c <printf@plt+0xb02c>
  40c7a4:	add	x1, x28, #0x66d
  40c7a8:	mov	w0, #0xe0                  	// #224
  40c7ac:	bl	40dbb0 <printf@plt+0xc460>
  40c7b0:	b	40c6e0 <printf@plt+0xaf90>
  40c7b4:	ldr	w1, [x19, #12]
  40c7b8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40c7bc:	add	x0, x0, #0xeb9
  40c7c0:	bl	401750 <printf@plt>
  40c7c4:	ldr	x0, [x19, #24]
  40c7c8:	ldr	w2, [x19, #12]
  40c7cc:	ldr	x0, [x0, x21]
  40c7d0:	ldr	w1, [x0, #16]
  40c7d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c7d8:	add	x0, x0, #0x6d0
  40c7dc:	sub	w1, w1, #0x1
  40c7e0:	bl	401750 <printf@plt>
  40c7e4:	ldr	w1, [x19, #12]
  40c7e8:	mov	w2, w24
  40c7ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c7f0:	add	x0, x0, #0x6e6
  40c7f4:	bl	401750 <printf@plt>
  40c7f8:	ldr	w0, [x19, #16]
  40c7fc:	ldr	w1, [sp, #104]
  40c800:	sub	w0, w0, #0x1
  40c804:	cmp	w0, w1
  40c808:	b.eq	40c81c <printf@plt+0xb0cc>  // b.none
  40c80c:	adrp	x0, 42e000 <_Znam@GLIBCXX_3.4>
  40c810:	ldr	w1, [x0, #1108]
  40c814:	mov	x0, x23
  40c818:	bl	401750 <printf@plt>
  40c81c:	add	x20, x20, #0x1
  40c820:	b	40c61c <printf@plt+0xaecc>
  40c824:	ldr	x0, [sp, #112]
  40c828:	ldp	x19, x20, [sp, #16]
  40c82c:	ldr	w1, [x0, #1104]
  40c830:	mov	x0, x23
  40c834:	ldp	x21, x22, [sp, #32]
  40c838:	ldp	x23, x24, [sp, #48]
  40c83c:	ldp	x25, x26, [sp, #64]
  40c840:	ldp	x27, x28, [sp, #80]
  40c844:	ldp	x29, x30, [sp], #128
  40c848:	b	401750 <printf@plt>
  40c84c:	cmp	w0, #0x1
  40c850:	b.ne	40c950 <printf@plt+0xb200>  // b.any
  40c854:	ldr	x0, [x19, #24]
  40c858:	adrp	x22, 416000 <_ZdlPvm@@Base+0x6e48>
  40c85c:	adrp	x23, 416000 <_ZdlPvm@@Base+0x6e48>
  40c860:	add	x22, x22, #0x701
  40c864:	add	x23, x23, #0x66d
  40c868:	mov	x20, #0x0                   	// #0
  40c86c:	ldr	x0, [x0]
  40c870:	ldr	w26, [x0, #16]
  40c874:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c878:	add	x0, x0, #0x6f8
  40c87c:	bl	401750 <printf@plt>
  40c880:	cmp	w26, w20
  40c884:	b.le	40c92c <printf@plt+0xb1dc>
  40c888:	adrp	x24, 416000 <_ZdlPvm@@Base+0x6e48>
  40c88c:	lsl	x27, x20, #3
  40c890:	add	x24, x24, #0x8d8
  40c894:	mov	x21, #0x0                   	// #0
  40c898:	mov	x0, x22
  40c89c:	bl	401750 <printf@plt>
  40c8a0:	ldr	w0, [x19, #16]
  40c8a4:	cmp	w0, w21
  40c8a8:	b.le	40c918 <printf@plt+0xb1c8>
  40c8ac:	ldr	x0, [x19, #24]
  40c8b0:	lsl	x28, x21, #3
  40c8b4:	ldr	x0, [x0, x28]
  40c8b8:	ldr	w0, [x0, #20]
  40c8bc:	cmp	w0, #0x2
  40c8c0:	b.hi	40c908 <printf@plt+0xb1b8>  // b.pmore
  40c8c4:	ldr	x25, [x24, w0, uxtw #3]
  40c8c8:	mov	x1, x25
  40c8cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c8d0:	add	x0, x0, #0x707
  40c8d4:	bl	401750 <printf@plt>
  40c8d8:	add	x21, x21, #0x1
  40c8dc:	ldr	x0, [x19, #24]
  40c8e0:	ldr	x0, [x0, x28]
  40c8e4:	ldr	x0, [x0, #8]
  40c8e8:	ldr	x0, [x0, x27]
  40c8ec:	ldr	x1, [x0]
  40c8f0:	ldr	x1, [x1, #48]
  40c8f4:	blr	x1
  40c8f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c8fc:	add	x0, x0, #0x71e
  40c900:	bl	401750 <printf@plt>
  40c904:	b	40c8a0 <printf@plt+0xb150>
  40c908:	mov	x1, x23
  40c90c:	mov	w0, #0xff                  	// #255
  40c910:	bl	40dbb0 <printf@plt+0xc460>
  40c914:	b	40c8c8 <printf@plt+0xb178>
  40c918:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c91c:	add	x20, x20, #0x1
  40c920:	add	x0, x0, #0x75a
  40c924:	bl	401750 <printf@plt>
  40c928:	b	40c880 <printf@plt+0xb130>
  40c92c:	ldp	x19, x20, [sp, #16]
  40c930:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c934:	ldp	x21, x22, [sp, #32]
  40c938:	add	x0, x0, #0x725
  40c93c:	ldp	x23, x24, [sp, #48]
  40c940:	ldp	x25, x26, [sp, #64]
  40c944:	ldp	x27, x28, [sp, #80]
  40c948:	ldp	x29, x30, [sp], #128
  40c94c:	b	401750 <printf@plt>
  40c950:	ldp	x19, x20, [sp, #16]
  40c954:	ldp	x21, x22, [sp, #32]
  40c958:	ldp	x23, x24, [sp, #48]
  40c95c:	ldp	x25, x26, [sp, #64]
  40c960:	ldp	x27, x28, [sp, #80]
  40c964:	ldp	x29, x30, [sp], #128
  40c968:	ret
  40c96c:	add	x0, x0, #0x10
  40c970:	b	405b60 <printf@plt+0x4410>
  40c974:	stp	x29, x30, [sp, #-48]!
  40c978:	mov	x29, sp
  40c97c:	stp	x19, x20, [sp, #16]
  40c980:	mov	x20, x0
  40c984:	mov	x19, #0x0                   	// #0
  40c988:	str	x21, [sp, #32]
  40c98c:	mov	w21, w1
  40c990:	ldr	w0, [x20, #16]
  40c994:	cmp	w0, w19
  40c998:	b.le	40c9b4 <printf@plt+0xb264>
  40c99c:	ldr	x0, [x20, #24]
  40c9a0:	mov	w1, w21
  40c9a4:	ldr	x0, [x0, x19, lsl #3]
  40c9a8:	add	x19, x19, #0x1
  40c9ac:	bl	405b60 <printf@plt+0x4410>
  40c9b0:	b	40c990 <printf@plt+0xb240>
  40c9b4:	ldp	x19, x20, [sp, #16]
  40c9b8:	ldr	x21, [sp, #32]
  40c9bc:	ldp	x29, x30, [sp], #48
  40c9c0:	ret
  40c9c4:	stp	x29, x30, [sp, #-48]!
  40c9c8:	mov	x29, sp
  40c9cc:	stp	x19, x20, [sp, #16]
  40c9d0:	mov	x19, x0
  40c9d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40c9d8:	add	x0, x0, #0x860
  40c9dc:	mov	x20, #0x0                   	// #0
  40c9e0:	str	x0, [x19]
  40c9e4:	str	x21, [sp, #32]
  40c9e8:	ldr	w1, [x19, #16]
  40c9ec:	ldr	x0, [x19, #24]
  40c9f0:	cmp	w1, w20
  40c9f4:	b.le	40ca1c <printf@plt+0xb2cc>
  40c9f8:	ldr	x21, [x0, x20, lsl #3]
  40c9fc:	cbz	x21, 40ca14 <printf@plt+0xb2c4>
  40ca00:	mov	x0, x21
  40ca04:	bl	405b04 <printf@plt+0x43b4>
  40ca08:	mov	x0, x21
  40ca0c:	mov	x1, #0x20                  	// #32
  40ca10:	bl	40f1b8 <_ZdlPvm@@Base>
  40ca14:	add	x20, x20, #0x1
  40ca18:	b	40c9e8 <printf@plt+0xb298>
  40ca1c:	cbz	x0, 40ca24 <printf@plt+0xb2d4>
  40ca20:	bl	401620 <_ZdaPv@plt>
  40ca24:	mov	x0, x19
  40ca28:	ldp	x19, x20, [sp, #16]
  40ca2c:	ldr	x21, [sp, #32]
  40ca30:	ldp	x29, x30, [sp], #48
  40ca34:	b	4056cc <printf@plt+0x3f7c>
  40ca38:	stp	x29, x30, [sp, #-32]!
  40ca3c:	mov	x29, sp
  40ca40:	str	x19, [sp, #16]
  40ca44:	mov	x19, x0
  40ca48:	bl	40c9c4 <printf@plt+0xb274>
  40ca4c:	mov	x0, x19
  40ca50:	mov	x1, #0x20                  	// #32
  40ca54:	ldr	x19, [sp, #16]
  40ca58:	ldp	x29, x30, [sp], #32
  40ca5c:	b	40f1b8 <_ZdlPvm@@Base>
  40ca60:	stp	x29, x30, [sp, #-80]!
  40ca64:	mov	x29, sp
  40ca68:	stp	x19, x20, [sp, #16]
  40ca6c:	mov	x19, x0
  40ca70:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ca74:	stp	x21, x22, [sp, #32]
  40ca78:	ldr	w0, [x0, #3500]
  40ca7c:	stp	x23, x24, [sp, #48]
  40ca80:	str	x25, [sp, #64]
  40ca84:	cbnz	w0, 40cc1c <printf@plt+0xb4cc>
  40ca88:	ldr	w1, [x19, #12]
  40ca8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2e48>
  40ca90:	adrp	x22, 414000 <_ZdlPvm@@Base+0x4e48>
  40ca94:	adrp	x23, 413000 <_ZdlPvm@@Base+0x3e48>
  40ca98:	add	x0, x0, #0xf9d
  40ca9c:	add	x22, x22, #0x497
  40caa0:	add	x23, x23, #0x52b
  40caa4:	mov	x21, #0x0                   	// #0
  40caa8:	adrp	x24, 416000 <_ZdlPvm@@Base+0x6e48>
  40caac:	bl	401750 <printf@plt>
  40cab0:	ldr	w0, [x19, #32]
  40cab4:	mov	w25, w21
  40cab8:	cmp	w0, w21
  40cabc:	b.le	40cbd0 <printf@plt+0xb480>
  40cac0:	ldr	w0, [x19, #36]
  40cac4:	lsl	x20, x21, #3
  40cac8:	cmp	w0, #0x1
  40cacc:	b.eq	40cb64 <printf@plt+0xb414>  // b.none
  40cad0:	cmp	w0, #0x2
  40cad4:	b.eq	40cb48 <printf@plt+0xb3f8>  // b.none
  40cad8:	cbnz	w0, 40cb7c <printf@plt+0xb42c>
  40cadc:	ldr	x0, [x19, #24]
  40cae0:	ldr	x0, [x0, x20]
  40cae4:	ldr	x1, [x0]
  40cae8:	ldr	x1, [x1, #48]
  40caec:	blr	x1
  40caf0:	ldr	x0, [x19, #24]
  40caf4:	ldr	x0, [x0, x20]
  40caf8:	ldr	w1, [x0, #12]
  40cafc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40cb00:	add	x0, x0, #0xdee
  40cb04:	bl	401750 <printf@plt>
  40cb08:	ldr	w0, [x19, #36]
  40cb0c:	cmp	w0, #0x1
  40cb10:	b.eq	40cba8 <printf@plt+0xb458>  // b.none
  40cb14:	cmp	w0, #0x2
  40cb18:	b.eq	40cb8c <printf@plt+0xb43c>  // b.none
  40cb1c:	cbnz	w0, 40cbc0 <printf@plt+0xb470>
  40cb20:	ldr	w0, [x19, #32]
  40cb24:	sub	w0, w0, #0x1
  40cb28:	cmp	w0, w25
  40cb2c:	b.eq	40cb40 <printf@plt+0xb3f0>  // b.none
  40cb30:	ldr	w1, [x19, #12]
  40cb34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cb38:	add	x0, x0, #0x6c1
  40cb3c:	bl	401750 <printf@plt>
  40cb40:	add	x21, x21, #0x1
  40cb44:	b	40cab0 <printf@plt+0xb360>
  40cb48:	ldr	x0, [x19, #24]
  40cb4c:	ldr	w1, [x19, #12]
  40cb50:	ldr	x0, [x0, x20]
  40cb54:	ldr	w2, [x0, #12]
  40cb58:	mov	x0, x23
  40cb5c:	bl	401750 <printf@plt>
  40cb60:	b	40cadc <printf@plt+0xb38c>
  40cb64:	ldr	x0, [x19, #24]
  40cb68:	ldr	w1, [x19, #12]
  40cb6c:	ldr	x0, [x0, x20]
  40cb70:	ldr	w2, [x0, #12]
  40cb74:	mov	x0, x22
  40cb78:	b	40cb5c <printf@plt+0xb40c>
  40cb7c:	add	x1, x24, #0x66d
  40cb80:	mov	w0, #0x4a                  	// #74
  40cb84:	bl	40dbb0 <printf@plt+0xc460>
  40cb88:	b	40cadc <printf@plt+0xb38c>
  40cb8c:	ldr	x0, [x19, #24]
  40cb90:	ldr	w2, [x19, #12]
  40cb94:	ldr	x0, [x0, x20]
  40cb98:	ldr	w1, [x0, #12]
  40cb9c:	mov	x0, x23
  40cba0:	bl	401750 <printf@plt>
  40cba4:	b	40cb20 <printf@plt+0xb3d0>
  40cba8:	ldr	x0, [x19, #24]
  40cbac:	ldr	w2, [x19, #12]
  40cbb0:	ldr	x0, [x0, x20]
  40cbb4:	ldr	w1, [x0, #12]
  40cbb8:	mov	x0, x22
  40cbbc:	b	40cba0 <printf@plt+0xb450>
  40cbc0:	add	x1, x24, #0x66d
  40cbc4:	mov	w0, #0x5a                  	// #90
  40cbc8:	bl	40dbb0 <printf@plt+0xc460>
  40cbcc:	b	40cb20 <printf@plt+0xb3d0>
  40cbd0:	ldr	w1, [x19, #12]
  40cbd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4e48>
  40cbd8:	add	x0, x0, #0xeb9
  40cbdc:	bl	401750 <printf@plt>
  40cbe0:	ldr	w2, [x19, #12]
  40cbe4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cbe8:	ldr	w1, [x19, #32]
  40cbec:	add	x0, x0, #0x6d0
  40cbf0:	sub	w1, w1, #0x1
  40cbf4:	bl	401750 <printf@plt>
  40cbf8:	ldr	w1, [x19, #12]
  40cbfc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3e48>
  40cc00:	ldp	x19, x20, [sp, #16]
  40cc04:	add	x0, x0, #0x38
  40cc08:	ldp	x21, x22, [sp, #32]
  40cc0c:	ldp	x23, x24, [sp, #48]
  40cc10:	ldr	x25, [sp, #64]
  40cc14:	ldp	x29, x30, [sp], #80
  40cc18:	b	401750 <printf@plt>
  40cc1c:	cmp	w0, #0x1
  40cc20:	b.ne	40cccc <printf@plt+0xb57c>  // b.any
  40cc24:	ldr	w1, [x19, #36]
  40cc28:	cmp	w1, #0x2
  40cc2c:	b.hi	40cc98 <printf@plt+0xb548>  // b.pmore
  40cc30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cc34:	add	x0, x0, #0x8d8
  40cc38:	ldr	x20, [x0, w1, uxtw #3]
  40cc3c:	adrp	x22, 416000 <_ZdlPvm@@Base+0x6e48>
  40cc40:	adrp	x21, 416000 <_ZdlPvm@@Base+0x6e48>
  40cc44:	add	x22, x22, #0x749
  40cc48:	add	x21, x21, #0x754
  40cc4c:	mov	x1, x20
  40cc50:	mov	x20, #0x0                   	// #0
  40cc54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cc58:	add	x0, x0, #0x72f
  40cc5c:	bl	401750 <printf@plt>
  40cc60:	ldr	w0, [x19, #32]
  40cc64:	cmp	w0, w20
  40cc68:	b.le	40ccac <printf@plt+0xb55c>
  40cc6c:	mov	x0, x22
  40cc70:	bl	401750 <printf@plt>
  40cc74:	ldr	x0, [x19, #24]
  40cc78:	ldr	x0, [x0, x20, lsl #3]
  40cc7c:	add	x20, x20, #0x1
  40cc80:	ldr	x1, [x0]
  40cc84:	ldr	x1, [x1, #48]
  40cc88:	blr	x1
  40cc8c:	mov	x0, x21
  40cc90:	bl	401750 <printf@plt>
  40cc94:	b	40cc60 <printf@plt+0xb510>
  40cc98:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40cc9c:	mov	w0, #0x70                  	// #112
  40cca0:	add	x1, x1, #0x66d
  40cca4:	bl	40dbb0 <printf@plt+0xc460>
  40cca8:	b	40cc3c <printf@plt+0xb4ec>
  40ccac:	ldp	x19, x20, [sp, #16]
  40ccb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40ccb4:	ldp	x21, x22, [sp, #32]
  40ccb8:	add	x0, x0, #0x725
  40ccbc:	ldp	x23, x24, [sp, #48]
  40ccc0:	ldr	x25, [sp, #64]
  40ccc4:	ldp	x29, x30, [sp], #80
  40ccc8:	b	401750 <printf@plt>
  40cccc:	ldp	x19, x20, [sp, #16]
  40ccd0:	ldp	x21, x22, [sp, #32]
  40ccd4:	ldp	x23, x24, [sp, #48]
  40ccd8:	ldr	x25, [sp, #64]
  40ccdc:	ldp	x29, x30, [sp], #80
  40cce0:	ret
  40cce4:	stp	x29, x30, [sp, #-32]!
  40cce8:	mov	x29, sp
  40ccec:	stp	x19, x20, [sp, #16]
  40ccf0:	mov	x19, x0
  40ccf4:	mov	x20, x1
  40ccf8:	bl	4056a0 <printf@plt+0x3f50>
  40ccfc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cd00:	add	x0, x0, #0x860
  40cd04:	str	x0, [x19]
  40cd08:	mov	x0, #0x50                  	// #80
  40cd0c:	bl	401410 <_Znam@plt>
  40cd10:	mov	x2, #0x0                   	// #0
  40cd14:	str	x0, [x19, #24]
  40cd18:	str	xzr, [x0, x2, lsl #3]
  40cd1c:	add	x2, x2, #0x1
  40cd20:	cmp	x2, #0xa
  40cd24:	b.ne	40cd18 <printf@plt+0xb5c8>  // b.any
  40cd28:	mov	x1, #0x1                   	// #1
  40cd2c:	str	x20, [x0]
  40cd30:	movk	x1, #0xa, lsl #32
  40cd34:	str	x1, [x19, #16]
  40cd38:	ldp	x19, x20, [sp, #16]
  40cd3c:	ldp	x29, x30, [sp], #32
  40cd40:	ret
  40cd44:	mov	x20, x0
  40cd48:	mov	x0, x19
  40cd4c:	bl	4056cc <printf@plt+0x3f7c>
  40cd50:	mov	x0, x20
  40cd54:	bl	4016f0 <_Unwind_Resume@plt>
  40cd58:	stp	x29, x30, [sp, #-48]!
  40cd5c:	mov	x29, sp
  40cd60:	ldr	w2, [x0, #20]
  40cd64:	stp	x19, x20, [sp, #16]
  40cd68:	mov	x19, x0
  40cd6c:	ldr	w0, [x0, #16]
  40cd70:	str	x21, [sp, #32]
  40cd74:	mov	x20, x1
  40cd78:	cmp	w0, w2
  40cd7c:	b.lt	40cdc0 <printf@plt+0xb670>  // b.tstop
  40cd80:	lsl	w2, w2, #1
  40cd84:	str	w2, [x19, #20]
  40cd88:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40cd8c:	sxtw	x0, w2
  40cd90:	cmp	x1, w2, sxtw
  40cd94:	ldr	x21, [x19, #24]
  40cd98:	b.cc	40cde4 <printf@plt+0xb694>  // b.lo, b.ul, b.last
  40cd9c:	lsl	x0, x0, #3
  40cda0:	bl	401410 <_Znam@plt>
  40cda4:	ldrsw	x2, [x19, #16]
  40cda8:	mov	x1, x21
  40cdac:	str	x0, [x19, #24]
  40cdb0:	lsl	x2, x2, #3
  40cdb4:	bl	401430 <memcpy@plt>
  40cdb8:	mov	x0, x21
  40cdbc:	bl	401620 <_ZdaPv@plt>
  40cdc0:	ldr	w0, [x19, #16]
  40cdc4:	ldr	x1, [x19, #24]
  40cdc8:	add	w2, w0, #0x1
  40cdcc:	ldr	x21, [sp, #32]
  40cdd0:	str	w2, [x19, #16]
  40cdd4:	str	x20, [x1, w0, sxtw #3]
  40cdd8:	ldp	x19, x20, [sp, #16]
  40cddc:	ldp	x29, x30, [sp], #48
  40cde0:	ret
  40cde4:	bl	401650 <__cxa_throw_bad_array_new_length@plt>
  40cde8:	stp	x29, x30, [sp, #-32]!
  40cdec:	mov	x29, sp
  40cdf0:	str	x19, [sp, #16]
  40cdf4:	mov	x19, x0
  40cdf8:	bl	405a24 <printf@plt+0x42d4>
  40cdfc:	mov	x0, #0x2                   	// #2
  40ce00:	stur	x0, [x19, #20]
  40ce04:	ldr	x19, [sp, #16]
  40ce08:	ldp	x29, x30, [sp], #32
  40ce0c:	ret
  40ce10:	stp	x29, x30, [sp, #-32]!
  40ce14:	mov	x29, sp
  40ce18:	stp	x19, x20, [sp, #16]
  40ce1c:	mov	x20, x1
  40ce20:	mov	x19, x0
  40ce24:	bl	4056a0 <printf@plt+0x3f50>
  40ce28:	mov	x0, x19
  40ce2c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40ce30:	add	x1, x1, #0x7d8
  40ce34:	str	x1, [x0], #16
  40ce38:	mov	x1, x20
  40ce3c:	bl	40cde8 <printf@plt+0xb698>
  40ce40:	b	40ce58 <printf@plt+0xb708>
  40ce44:	mov	x20, x0
  40ce48:	mov	x0, x19
  40ce4c:	bl	4056cc <printf@plt+0x3f7c>
  40ce50:	mov	x0, x20
  40ce54:	bl	4016f0 <_Unwind_Resume@plt>
  40ce58:	ldp	x19, x20, [sp, #16]
  40ce5c:	ldp	x29, x30, [sp], #32
  40ce60:	ret
  40ce64:	str	w1, [x0, #20]
  40ce68:	ret
  40ce6c:	str	w1, [x0, #24]
  40ce70:	ret
  40ce74:	stp	x29, x30, [sp, #-48]!
  40ce78:	mov	x29, sp
  40ce7c:	stp	x19, x20, [sp, #16]
  40ce80:	mov	x20, x1
  40ce84:	ldr	w1, [x0, #20]
  40ce88:	str	x21, [sp, #32]
  40ce8c:	mov	x19, x0
  40ce90:	cmp	w1, #0x2
  40ce94:	b.hi	40cef0 <printf@plt+0xb7a0>  // b.pmore
  40ce98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40ce9c:	add	x0, x0, #0x8d8
  40cea0:	add	x0, x0, #0x18
  40cea4:	ldrb	w2, [x0, w1, uxtw]
  40cea8:	adrp	x21, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ceac:	ldr	w4, [x19, #24]
  40ceb0:	mov	x3, x20
  40ceb4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40ceb8:	ldr	x0, [x21, #3488]
  40cebc:	add	x1, x1, #0x761
  40cec0:	bl	401470 <fprintf@plt>
  40cec4:	mov	x0, x19
  40cec8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40cecc:	add	x1, x1, #0x76c
  40ced0:	bl	405ce8 <printf@plt+0x4598>
  40ced4:	ldr	x1, [x21, #3488]
  40ced8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40cedc:	ldp	x19, x20, [sp, #16]
  40cee0:	add	x0, x0, #0xc22
  40cee4:	ldr	x21, [sp, #32]
  40cee8:	ldp	x29, x30, [sp], #48
  40ceec:	b	401420 <fputs@plt>
  40cef0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40cef4:	mov	w0, #0x155                 	// #341
  40cef8:	add	x1, x1, #0x66d
  40cefc:	bl	40dbb0 <printf@plt+0xc460>
  40cf00:	mov	w2, #0x0                   	// #0
  40cf04:	b	40cea8 <printf@plt+0xb758>
  40cf08:	add	x0, x0, #0x10
  40cf0c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e48>
  40cf10:	add	x1, x1, #0x4bb
  40cf14:	b	40ce74 <printf@plt+0xb724>
  40cf18:	stp	x29, x30, [sp, #-48]!
  40cf1c:	mov	x29, sp
  40cf20:	stp	x21, x22, [sp, #32]
  40cf24:	adrp	x22, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cf28:	adrp	x21, 411000 <_ZdlPvm@@Base+0x1e48>
  40cf2c:	ldr	x1, [x22, #3488]
  40cf30:	stp	x19, x20, [sp, #16]
  40cf34:	mov	x19, x0
  40cf38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40cf3c:	add	x0, x0, #0x774
  40cf40:	bl	401420 <fputs@plt>
  40cf44:	add	x21, x21, #0x512
  40cf48:	ldr	x0, [x19, #24]
  40cf4c:	mov	x1, x21
  40cf50:	mov	x20, #0x0                   	// #0
  40cf54:	ldr	x0, [x0]
  40cf58:	bl	40ce74 <printf@plt+0xb724>
  40cf5c:	ldr	w0, [x19, #16]
  40cf60:	add	x20, x20, #0x1
  40cf64:	ldr	x1, [x22, #3488]
  40cf68:	cmp	w0, w20
  40cf6c:	b.le	40cf8c <printf@plt+0xb83c>
  40cf70:	mov	w0, #0x20                  	// #32
  40cf74:	bl	4015d0 <fputc@plt>
  40cf78:	ldr	x0, [x19, #24]
  40cf7c:	mov	x1, x21
  40cf80:	ldr	x0, [x0, x20, lsl #3]
  40cf84:	bl	40ce74 <printf@plt+0xb724>
  40cf88:	b	40cf5c <printf@plt+0xb80c>
  40cf8c:	ldp	x19, x20, [sp, #16]
  40cf90:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40cf94:	ldp	x21, x22, [sp, #32]
  40cf98:	add	x0, x0, #0xc22
  40cf9c:	ldp	x29, x30, [sp], #48
  40cfa0:	b	401420 <fputs@plt>
  40cfa4:	stp	x29, x30, [sp, #-32]!
  40cfa8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40cfac:	add	x1, x1, #0x7d8
  40cfb0:	mov	x29, sp
  40cfb4:	str	x19, [sp, #16]
  40cfb8:	mov	x19, x0
  40cfbc:	str	x1, [x0], #16
  40cfc0:	bl	405b04 <printf@plt+0x43b4>
  40cfc4:	mov	x0, x19
  40cfc8:	ldr	x19, [sp, #16]
  40cfcc:	ldp	x29, x30, [sp], #32
  40cfd0:	b	4056cc <printf@plt+0x3f7c>
  40cfd4:	stp	x29, x30, [sp, #-32]!
  40cfd8:	mov	x29, sp
  40cfdc:	str	x19, [sp, #16]
  40cfe0:	mov	x19, x0
  40cfe4:	bl	40cfa4 <printf@plt+0xb854>
  40cfe8:	mov	x0, x19
  40cfec:	mov	x1, #0x30                  	// #48
  40cff0:	ldr	x19, [sp, #16]
  40cff4:	ldp	x29, x30, [sp], #32
  40cff8:	b	40f1b8 <_ZdlPvm@@Base>
  40cffc:	ret
  40d000:	stp	x29, x30, [sp, #-32]!
  40d004:	mov	x29, sp
  40d008:	str	x19, [sp, #16]
  40d00c:	mov	x19, x0
  40d010:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d014:	add	x0, x0, #0xa60
  40d018:	str	x0, [x19]
  40d01c:	ldr	x0, [x19, #24]
  40d020:	cbz	x0, 40d028 <printf@plt+0xb8d8>
  40d024:	bl	401620 <_ZdaPv@plt>
  40d028:	mov	x0, x19
  40d02c:	ldr	x19, [sp, #16]
  40d030:	ldp	x29, x30, [sp], #32
  40d034:	b	405bec <printf@plt+0x449c>
  40d038:	stp	x29, x30, [sp, #-32]!
  40d03c:	mov	x29, sp
  40d040:	str	x19, [sp, #16]
  40d044:	mov	x19, x0
  40d048:	bl	40d000 <printf@plt+0xb8b0>
  40d04c:	mov	x0, x19
  40d050:	mov	x1, #0x20                  	// #32
  40d054:	ldr	x19, [sp, #16]
  40d058:	ldp	x29, x30, [sp], #32
  40d05c:	b	40f1b8 <_ZdlPvm@@Base>
  40d060:	stp	x29, x30, [sp, #-32]!
  40d064:	mov	x29, sp
  40d068:	stp	x19, x20, [sp, #16]
  40d06c:	mov	x19, x0
  40d070:	ldr	x0, [x0, #16]
  40d074:	ldr	x2, [x0]
  40d078:	ldr	x2, [x2, #24]
  40d07c:	blr	x2
  40d080:	mov	w20, w0
  40d084:	ldr	x0, [x19, #16]
  40d088:	ldr	x1, [x0]
  40d08c:	ldr	x1, [x1, #32]
  40d090:	blr	x1
  40d094:	ldr	x0, [x19, #16]
  40d098:	ldr	x1, [x0]
  40d09c:	ldr	x1, [x1, #40]
  40d0a0:	blr	x1
  40d0a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d0a8:	add	x0, x0, #0x8f3
  40d0ac:	bl	401750 <printf@plt>
  40d0b0:	ldr	x0, [x19, #16]
  40d0b4:	ldr	x1, [x0]
  40d0b8:	ldr	x1, [x1, #48]
  40d0bc:	blr	x1
  40d0c0:	mov	w0, #0xa                   	// #10
  40d0c4:	bl	401550 <putchar@plt>
  40d0c8:	ldr	x0, [x19, #16]
  40d0cc:	ldr	w1, [x0, #12]
  40d0d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d0d4:	add	x0, x0, #0x8fc
  40d0d8:	bl	401750 <printf@plt>
  40d0dc:	ldr	x0, [x19, #16]
  40d0e0:	ldr	w1, [x0, #12]
  40d0e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d0e8:	add	x0, x0, #0x90e
  40d0ec:	bl	401750 <printf@plt>
  40d0f0:	ldr	x0, [x19, #16]
  40d0f4:	ldr	w1, [x0, #12]
  40d0f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d0fc:	add	x0, x0, #0x91f
  40d100:	bl	401750 <printf@plt>
  40d104:	ldr	x0, [x19, #16]
  40d108:	ldr	w1, [x0, #12]
  40d10c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d110:	add	x0, x0, #0x930
  40d114:	bl	401750 <printf@plt>
  40d118:	ldr	x0, [x19, #16]
  40d11c:	ldr	w1, [x0, #12]
  40d120:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d124:	add	x0, x0, #0x945
  40d128:	bl	401750 <printf@plt>
  40d12c:	ldr	x1, [x19, #24]
  40d130:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d134:	add	x0, x0, #0x95a
  40d138:	bl	401750 <printf@plt>
  40d13c:	ldr	w1, [x19, #12]
  40d140:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d144:	add	x0, x0, #0x95f
  40d148:	bl	401750 <printf@plt>
  40d14c:	ldr	w1, [x19, #12]
  40d150:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d154:	add	x0, x0, #0x96e
  40d158:	bl	401750 <printf@plt>
  40d15c:	ldr	w1, [x19, #12]
  40d160:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d164:	add	x0, x0, #0x980
  40d168:	bl	401750 <printf@plt>
  40d16c:	ldr	w1, [x19, #12]
  40d170:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d174:	add	x0, x0, #0x994
  40d178:	bl	401750 <printf@plt>
  40d17c:	ldr	w1, [x19, #12]
  40d180:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d184:	add	x0, x0, #0x9a8
  40d188:	bl	401750 <printf@plt>
  40d18c:	ldr	w1, [x19, #12]
  40d190:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d194:	add	x0, x0, #0x9c0
  40d198:	bl	401750 <printf@plt>
  40d19c:	mov	w0, w20
  40d1a0:	ldp	x19, x20, [sp, #16]
  40d1a4:	ldp	x29, x30, [sp], #32
  40d1a8:	ret
  40d1ac:	stp	x29, x30, [sp, #-32]!
  40d1b0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40d1b4:	add	x1, x1, #0x9d5
  40d1b8:	mov	x29, sp
  40d1bc:	stp	x19, x20, [sp, #16]
  40d1c0:	mov	x19, x0
  40d1c4:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d1c8:	ldr	x0, [x20, #3488]
  40d1cc:	ldr	x2, [x19, #24]
  40d1d0:	bl	401470 <fprintf@plt>
  40d1d4:	ldr	x0, [x19, #16]
  40d1d8:	ldr	x1, [x0]
  40d1dc:	ldr	x1, [x1]
  40d1e0:	blr	x1
  40d1e4:	ldr	x1, [x20, #3488]
  40d1e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40d1ec:	ldp	x19, x20, [sp, #16]
  40d1f0:	add	x0, x0, #0xc22
  40d1f4:	ldp	x29, x30, [sp], #32
  40d1f8:	b	401420 <fputs@plt>
  40d1fc:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d200:	ldr	w1, [x1, #3500]
  40d204:	cbnz	w1, 40d218 <printf@plt+0xbac8>
  40d208:	ldr	w1, [x0, #12]
  40d20c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d210:	add	x0, x0, #0x9e3
  40d214:	b	401750 <printf@plt>
  40d218:	cmp	w1, #0x1
  40d21c:	b.ne	40d22c <printf@plt+0xbadc>  // b.any
  40d220:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d224:	add	x0, x0, #0x9ee
  40d228:	b	401750 <printf@plt>
  40d22c:	ret
  40d230:	stp	x29, x30, [sp, #-48]!
  40d234:	mov	x29, sp
  40d238:	stp	x19, x20, [sp, #16]
  40d23c:	mov	x20, x0
  40d240:	mov	x0, #0x20                  	// #32
  40d244:	str	x21, [sp, #32]
  40d248:	mov	x21, x1
  40d24c:	bl	40f158 <_Znwm@@Base>
  40d250:	mov	x19, x0
  40d254:	mov	x1, x21
  40d258:	bl	405bb8 <printf@plt+0x4468>
  40d25c:	b	40d278 <printf@plt+0xbb28>
  40d260:	mov	x1, #0x20                  	// #32
  40d264:	mov	x20, x0
  40d268:	mov	x0, x19
  40d26c:	bl	40f1b8 <_ZdlPvm@@Base>
  40d270:	mov	x0, x20
  40d274:	bl	4016f0 <_Unwind_Resume@plt>
  40d278:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d27c:	add	x0, x0, #0xa60
  40d280:	str	x0, [x19]
  40d284:	mov	x0, x19
  40d288:	str	x20, [x19, #24]
  40d28c:	ldp	x19, x20, [sp, #16]
  40d290:	ldr	x21, [sp, #32]
  40d294:	ldp	x29, x30, [sp], #48
  40d298:	ret
  40d29c:	stp	x29, x30, [sp, #-32]!
  40d2a0:	mov	x29, sp
  40d2a4:	stp	x19, x20, [sp, #16]
  40d2a8:	mov	x19, x0
  40d2ac:	mov	x20, x1
  40d2b0:	mov	x1, x2
  40d2b4:	bl	405bb8 <printf@plt+0x4468>
  40d2b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d2bc:	add	x0, x0, #0xa60
  40d2c0:	str	x0, [x19]
  40d2c4:	str	x20, [x19, #24]
  40d2c8:	ldp	x19, x20, [sp, #16]
  40d2cc:	ldp	x29, x30, [sp], #32
  40d2d0:	ret
  40d2d4:	sub	sp, sp, #0x860
  40d2d8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  40d2dc:	stp	x29, x30, [sp]
  40d2e0:	mov	x29, sp
  40d2e4:	stp	x23, x24, [sp, #48]
  40d2e8:	add	x23, x0, #0x6b0
  40d2ec:	stp	x21, x22, [sp, #32]
  40d2f0:	add	x21, sp, #0x90
  40d2f4:	adrp	x22, 416000 <_ZdlPvm@@Base+0x6e48>
  40d2f8:	str	wzr, [x0, #1712]
  40d2fc:	add	x22, x22, #0xb8a
  40d300:	mov	w0, #0xfffffffe            	// #-2
  40d304:	mov	x24, x21
  40d308:	str	w0, [x23, #4]
  40d30c:	add	x0, x22, #0x258
  40d310:	stp	x19, x20, [sp, #16]
  40d314:	add	x20, sp, #0x220
  40d318:	mov	w19, #0x0                   	// #0
  40d31c:	stp	x25, x26, [sp, #64]
  40d320:	mov	x25, #0xc8                  	// #200
  40d324:	mov	w26, #0x0                   	// #0
  40d328:	stp	x27, x28, [sp, #80]
  40d32c:	stp	x0, x20, [sp, #96]
  40d330:	lsl	x0, x25, #1
  40d334:	sub	x1, x0, #0x2
  40d338:	strh	w19, [x21]
  40d33c:	add	x1, x24, x1
  40d340:	cmp	x21, x1
  40d344:	b.cc	40d3f0 <printf@plt+0xbca0>  // b.lo, b.ul, b.last
  40d348:	sub	x21, x21, x24
  40d34c:	mov	x1, #0x270f                	// #9999
  40d350:	cmp	x25, x1
  40d354:	asr	x20, x21, #1
  40d358:	add	x20, x20, #0x1
  40d35c:	b.hi	40dad0 <printf@plt+0xc380>  // b.pmore
  40d360:	mov	x25, #0x2710                	// #10000
  40d364:	cmp	x0, x25
  40d368:	csel	x25, x0, x25, ls  // ls = plast
  40d36c:	mov	x0, #0xa                   	// #10
  40d370:	mul	x0, x25, x0
  40d374:	add	x0, x0, #0x7
  40d378:	bl	401680 <malloc@plt>
  40d37c:	mov	x28, x0
  40d380:	cbz	x0, 40dad0 <printf@plt+0xc380>
  40d384:	add	x2, x21, #0x2
  40d388:	mov	x1, x24
  40d38c:	bl	401430 <memcpy@plt>
  40d390:	lsl	x20, x20, #3
  40d394:	ldr	x1, [sp, #104]
  40d398:	add	x4, x28, x25, lsl #1
  40d39c:	mov	x0, x4
  40d3a0:	mov	x2, x20
  40d3a4:	lsl	x27, x25, #1
  40d3a8:	bl	401430 <memcpy@plt>
  40d3ac:	mov	x4, x0
  40d3b0:	add	x0, sp, #0x90
  40d3b4:	cmp	x24, x0
  40d3b8:	b.eq	40d3cc <printf@plt+0xbc7c>  // b.none
  40d3bc:	mov	x0, x24
  40d3c0:	str	x4, [sp, #104]
  40d3c4:	bl	4014e0 <free@plt>
  40d3c8:	ldr	x4, [sp, #104]
  40d3cc:	sub	x27, x27, #0x2
  40d3d0:	add	x21, x28, x21
  40d3d4:	sub	x20, x20, #0x8
  40d3d8:	add	x27, x28, x27
  40d3dc:	add	x20, x4, x20
  40d3e0:	cmp	x21, x27
  40d3e4:	b.cs	40db18 <printf@plt+0xc3c8>  // b.hs, b.nlast
  40d3e8:	mov	x24, x28
  40d3ec:	str	x4, [sp, #104]
  40d3f0:	cmp	w19, #0x48
  40d3f4:	b.eq	40db10 <printf@plt+0xc3c0>  // b.none
  40d3f8:	ldrsh	w27, [x22, w19, sxtw #1]
  40d3fc:	sxtw	x28, w19
  40d400:	cmn	w27, #0x4c
  40d404:	b.eq	40d4a4 <printf@plt+0xbd54>  // b.none
  40d408:	ldr	w0, [x23, #4]
  40d40c:	cmn	w0, #0x2
  40d410:	b.ne	40d41c <printf@plt+0xbccc>  // b.any
  40d414:	bl	404ce0 <printf@plt+0x3590>
  40d418:	str	w0, [x23, #4]
  40d41c:	ldr	w0, [x23, #4]
  40d420:	cmp	w0, #0x0
  40d424:	b.gt	40d488 <printf@plt+0xbd38>
  40d428:	mov	w1, #0x0                   	// #0
  40d42c:	str	wzr, [x23, #4]
  40d430:	add	w0, w1, w27
  40d434:	cmp	w0, #0x17b
  40d438:	b.hi	40d4a4 <printf@plt+0xbd54>  // b.pmore
  40d43c:	ldr	x2, [sp, #96]
  40d440:	sxtw	x3, w0
  40d444:	ldrsh	w0, [x2, w0, sxtw #1]
  40d448:	cmp	w0, w1
  40d44c:	b.ne	40d4a4 <printf@plt+0xbd54>  // b.any
  40d450:	add	x0, x22, #0x550
  40d454:	ldrb	w0, [x0, x3]
  40d458:	cbz	w0, 40d518 <printf@plt+0xbdc8>
  40d45c:	cmp	w26, #0x0
  40d460:	add	x20, x20, #0x8
  40d464:	cset	w1, ne  // ne = any
  40d468:	sub	w26, w26, w1
  40d46c:	mov	w1, #0xfffffffe            	// #-2
  40d470:	str	w1, [x23, #4]
  40d474:	ldr	x1, [x23, #8]
  40d478:	str	x1, [x20]
  40d47c:	add	x21, x21, #0x2
  40d480:	mov	w19, w0
  40d484:	b	40d330 <printf@plt+0xbbe0>
  40d488:	cmp	w0, #0x13b
  40d48c:	b.gt	40d49c <printf@plt+0xbd4c>
  40d490:	add	x1, x22, #0x11c
  40d494:	ldrb	w1, [x1, w0, sxtw]
  40d498:	b	40d430 <printf@plt+0xbce0>
  40d49c:	mov	w1, #0x2                   	// #2
  40d4a0:	b	40d430 <printf@plt+0xbce0>
  40d4a4:	add	x0, x22, #0x6cc
  40d4a8:	ldrb	w0, [x0, x28]
  40d4ac:	cbnz	w0, 40d518 <printf@plt+0xbdc8>
  40d4b0:	cbnz	w26, 40da90 <printf@plt+0xc340>
  40d4b4:	ldr	w0, [x23]
  40d4b8:	add	w0, w0, #0x1
  40d4bc:	str	w0, [x23]
  40d4c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40d4c4:	add	x0, x0, #0xad8
  40d4c8:	bl	404de4 <printf@plt+0x3694>
  40d4cc:	add	x1, x22, #0x550
  40d4d0:	ldrsh	w0, [x22, w19, sxtw #1]
  40d4d4:	cmn	w0, #0x4c
  40d4d8:	b.eq	40d504 <printf@plt+0xbdb4>  // b.none
  40d4dc:	add	w0, w0, #0x1
  40d4e0:	cmp	w0, #0x17b
  40d4e4:	b.hi	40d504 <printf@plt+0xbdb4>  // b.pmore
  40d4e8:	ldr	x3, [sp, #96]
  40d4ec:	sxtw	x2, w0
  40d4f0:	ldrsh	w0, [x3, w0, sxtw #1]
  40d4f4:	cmp	w0, #0x1
  40d4f8:	b.ne	40d504 <printf@plt+0xbdb4>  // b.any
  40d4fc:	ldrb	w0, [x1, x2]
  40d500:	cbnz	w0, 40dabc <printf@plt+0xc36c>
  40d504:	cmp	x24, x21
  40d508:	b.eq	40daa8 <printf@plt+0xc358>  // b.none
  40d50c:	ldrsh	w19, [x21, #-2]!
  40d510:	sub	x20, x20, #0x8
  40d514:	b	40d4d0 <printf@plt+0xbd80>
  40d518:	add	x1, x22, #0x75a
  40d51c:	sxtw	x2, w0
  40d520:	str	x2, [sp, #112]
  40d524:	ldrb	w27, [x1, w0, sxtw]
  40d528:	mov	w1, #0x1                   	// #1
  40d52c:	sub	w0, w0, #0x3
  40d530:	sub	w1, w1, w27
  40d534:	cmp	w0, #0x48
  40d538:	ldr	x19, [x20, w1, sxtw #3]
  40d53c:	b.hi	40d56c <printf@plt+0xbe1c>  // b.pmore
  40d540:	adrp	x1, 416000 <_ZdlPvm@@Base+0x6e48>
  40d544:	add	x1, x1, #0xaf8
  40d548:	ldrh	w0, [x1, w0, uxtw #1]
  40d54c:	adr	x1, 40d558 <printf@plt+0xbe08>
  40d550:	add	x0, x1, w0, sxth #2
  40d554:	br	x0
  40d558:	ldr	x0, [x20]
  40d55c:	bl	405790 <printf@plt+0x4040>
  40d560:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d564:	mov	w1, #0x1                   	// #1
  40d568:	str	w1, [x0, #3512]
  40d56c:	sub	x0, x20, w27, uxtb #3
  40d570:	sub	x21, x21, w27, uxtb #1
  40d574:	ldr	x1, [sp, #112]
  40d578:	add	x20, x0, #0x8
  40d57c:	ldrsh	w2, [x21]
  40d580:	str	x19, [x0, #8]
  40d584:	add	x0, x22, #0x7a6
  40d588:	ldrb	w0, [x0, x1]
  40d58c:	add	x1, x22, #0x7f2
  40d590:	sub	w0, w0, #0x42
  40d594:	sxtw	x3, w0
  40d598:	ldrsb	w0, [x1, w0, sxtw]
  40d59c:	add	w0, w0, w2
  40d5a0:	cmp	w0, #0x17b
  40d5a4:	b.hi	40da84 <printf@plt+0xc334>  // b.pmore
  40d5a8:	ldr	x4, [sp, #96]
  40d5ac:	sxtw	x1, w0
  40d5b0:	ldrsh	w0, [x4, w0, sxtw #1]
  40d5b4:	cmp	w0, w2
  40d5b8:	b.ne	40da84 <printf@plt+0xc334>  // b.any
  40d5bc:	add	x0, x22, #0x550
  40d5c0:	ldrb	w0, [x0, x1]
  40d5c4:	b	40d47c <printf@plt+0xbd2c>
  40d5c8:	ldur	x28, [x20, #-8]
  40d5cc:	ldr	x0, [x28]
  40d5d0:	ldr	x2, [x0, #56]
  40d5d4:	mov	x0, x28
  40d5d8:	blr	x2
  40d5dc:	mov	x19, x0
  40d5e0:	cbnz	x0, 40d5f8 <printf@plt+0xbea8>
  40d5e4:	mov	x0, #0x38                  	// #56
  40d5e8:	bl	40f158 <_Znwm@@Base>
  40d5ec:	mov	x1, x28
  40d5f0:	mov	x19, x0
  40d5f4:	bl	406928 <printf@plt+0x51d8>
  40d5f8:	ldr	x1, [x20]
  40d5fc:	mov	x0, x19
  40d600:	bl	406884 <printf@plt+0x5134>
  40d604:	b	40d56c <printf@plt+0xbe1c>
  40d608:	ldr	x0, [x20]
  40d60c:	bl	409744 <printf@plt+0x7ff4>
  40d610:	mov	x19, x0
  40d614:	b	40d56c <printf@plt+0xbe1c>
  40d618:	ldr	x0, [x20]
  40d61c:	bl	4097e4 <printf@plt+0x8094>
  40d620:	b	40d610 <printf@plt+0xbec0>
  40d624:	ldr	x2, [x20]
  40d628:	mov	x1, #0x0                   	// #0
  40d62c:	ldur	x0, [x20, #-16]
  40d630:	bl	406510 <printf@plt+0x4dc0>
  40d634:	b	40d610 <printf@plt+0xbec0>
  40d638:	mov	x2, #0x0                   	// #0
  40d63c:	ldr	x1, [x20]
  40d640:	b	40d62c <printf@plt+0xbedc>
  40d644:	ldur	x0, [x20, #-32]
  40d648:	ldur	x1, [x20, #-16]
  40d64c:	ldr	x2, [x20]
  40d650:	b	40d630 <printf@plt+0xbee0>
  40d654:	ldur	x0, [x20, #-16]
  40d658:	mov	x2, #0x0                   	// #0
  40d65c:	ldr	x1, [x20]
  40d660:	ldur	x19, [x20, #-32]
  40d664:	bl	406510 <printf@plt+0x4dc0>
  40d668:	mov	x1, x0
  40d66c:	mov	x2, #0x0                   	// #0
  40d670:	mov	x0, x19
  40d674:	b	40d630 <printf@plt+0xbee0>
  40d678:	ldr	x0, [x20]
  40d67c:	bl	40c068 <printf@plt+0xa918>
  40d680:	b	40d610 <printf@plt+0xbec0>
  40d684:	ldur	x0, [x20, #-16]
  40d688:	ldr	x1, [x20]
  40d68c:	bl	407628 <printf@plt+0x5ed8>
  40d690:	b	40d610 <printf@plt+0xbec0>
  40d694:	ldur	x0, [x20, #-16]
  40d698:	ldr	x1, [x20]
  40d69c:	bl	40769c <printf@plt+0x5f4c>
  40d6a0:	b	40d610 <printf@plt+0xbec0>
  40d6a4:	ldr	x2, [x20]
  40d6a8:	mov	x1, #0x0                   	// #0
  40d6ac:	ldur	x0, [x20, #-16]
  40d6b0:	bl	409420 <printf@plt+0x7cd0>
  40d6b4:	b	40d610 <printf@plt+0xbec0>
  40d6b8:	mov	x2, #0x0                   	// #0
  40d6bc:	ldr	x1, [x20]
  40d6c0:	b	40d6ac <printf@plt+0xbf5c>
  40d6c4:	ldur	x0, [x20, #-32]
  40d6c8:	ldur	x1, [x20, #-16]
  40d6cc:	ldr	x2, [x20]
  40d6d0:	b	40d6b0 <printf@plt+0xbf60>
  40d6d4:	mov	x0, #0x18                  	// #24
  40d6d8:	bl	40f158 <_Znwm@@Base>
  40d6dc:	ldr	x1, [x20]
  40d6e0:	mov	x19, x0
  40d6e4:	bl	405c3c <printf@plt+0x44ec>
  40d6e8:	b	40d56c <printf@plt+0xbe1c>
  40d6ec:	ldr	x0, [x20]
  40d6f0:	bl	4085bc <printf@plt+0x6e6c>
  40d6f4:	b	40d610 <printf@plt+0xbec0>
  40d6f8:	mov	x0, #0x18                  	// #24
  40d6fc:	bl	40f158 <_Znwm@@Base>
  40d700:	ldr	x1, [x20]
  40d704:	mov	x19, x0
  40d708:	bl	405c3c <printf@plt+0x44ec>
  40d70c:	b	40d56c <printf@plt+0xbe1c>
  40d710:	mov	x0, #0x10                  	// #16
  40d714:	bl	40f158 <_Znwm@@Base>
  40d718:	mov	x19, x0
  40d71c:	bl	405cbc <printf@plt+0x456c>
  40d720:	b	40d56c <printf@plt+0xbe1c>
  40d724:	mov	x0, #0x10                  	// #16
  40d728:	bl	40f158 <_Znwm@@Base>
  40d72c:	mov	x19, x0
  40d730:	bl	405c90 <printf@plt+0x4540>
  40d734:	b	40d56c <printf@plt+0xbe1c>
  40d738:	mov	x0, #0x18                  	// #24
  40d73c:	bl	40f158 <_Znwm@@Base>
  40d740:	mov	x19, x0
  40d744:	bl	405c68 <printf@plt+0x4518>
  40d748:	b	40d56c <printf@plt+0xbe1c>
  40d74c:	ldr	x19, [x20]
  40d750:	mov	w1, #0x0                   	// #0
  40d754:	add	x0, x19, #0x10
  40d758:	bl	40ce64 <printf@plt+0xb714>
  40d75c:	b	40d56c <printf@plt+0xbe1c>
  40d760:	mov	w1, #0x1                   	// #1
  40d764:	ldr	x19, [x20]
  40d768:	b	40d754 <printf@plt+0xc004>
  40d76c:	mov	w1, #0x2                   	// #2
  40d770:	ldr	x19, [x20]
  40d774:	b	40d754 <printf@plt+0xc004>
  40d778:	ldp	x0, x1, [x20, #-24]
  40d77c:	ldr	x2, [x20]
  40d780:	bl	40bb90 <printf@plt+0xa440>
  40d784:	b	40d610 <printf@plt+0xbec0>
  40d788:	mov	x2, #0x0                   	// #0
  40d78c:	ldp	x0, x1, [x20, #-8]
  40d790:	b	40d780 <printf@plt+0xc030>
  40d794:	ldur	x0, [x20, #-8]
  40d798:	bl	40afd4 <printf@plt+0x9884>
  40d79c:	b	40d610 <printf@plt+0xbec0>
  40d7a0:	ldur	x0, [x20, #-8]
  40d7a4:	bl	40b18c <printf@plt+0x9a3c>
  40d7a8:	b	40d610 <printf@plt+0xbec0>
  40d7ac:	ldur	x0, [x20, #-8]
  40d7b0:	bl	40856c <printf@plt+0x6e1c>
  40d7b4:	b	40d610 <printf@plt+0xbec0>
  40d7b8:	ldur	x0, [x20, #-16]
  40d7bc:	ldr	x1, [x20]
  40d7c0:	bl	40aedc <printf@plt+0x978c>
  40d7c4:	b	40d610 <printf@plt+0xbec0>
  40d7c8:	ldur	x0, [x20, #-16]
  40d7cc:	ldr	x1, [x20]
  40d7d0:	bl	40b094 <printf@plt+0x9944>
  40d7d4:	b	40d610 <printf@plt+0xbec0>
  40d7d8:	bl	405450 <printf@plt+0x3d00>
  40d7dc:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40d7e0:	mov	x1, x0
  40d7e4:	mov	x0, #0x20                  	// #32
  40d7e8:	str	x1, [sp, #120]
  40d7ec:	bl	40f158 <_Znwm@@Base>
  40d7f0:	mov	x19, x0
  40d7f4:	ldr	x2, [x20]
  40d7f8:	ldr	x1, [sp, #120]
  40d7fc:	bl	40b284 <printf@plt+0x9b34>
  40d800:	b	40d56c <printf@plt+0xbe1c>
  40d804:	bl	405468 <printf@plt+0x3d18>
  40d808:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40d80c:	mov	x1, x0
  40d810:	mov	x0, #0x20                  	// #32
  40d814:	str	x1, [sp, #120]
  40d818:	bl	40f158 <_Znwm@@Base>
  40d81c:	mov	x19, x0
  40d820:	ldr	x2, [x20]
  40d824:	ldr	x1, [sp, #120]
  40d828:	bl	40b284 <printf@plt+0x9b34>
  40d82c:	b	40d56c <printf@plt+0xbe1c>
  40d830:	bl	405438 <printf@plt+0x3ce8>
  40d834:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40d838:	mov	x1, x0
  40d83c:	mov	x0, #0x20                  	// #32
  40d840:	str	x1, [sp, #120]
  40d844:	bl	40f158 <_Znwm@@Base>
  40d848:	mov	x19, x0
  40d84c:	ldr	x2, [x20]
  40d850:	ldr	x1, [sp, #120]
  40d854:	bl	40b284 <printf@plt+0x9b34>
  40d858:	b	40d56c <printf@plt+0xbe1c>
  40d85c:	mov	x0, #0x18                  	// #24
  40d860:	bl	40f158 <_Znwm@@Base>
  40d864:	ldr	x1, [x20]
  40d868:	mov	x19, x0
  40d86c:	bl	40b2bc <printf@plt+0x9b6c>
  40d870:	b	40d56c <printf@plt+0xbe1c>
  40d874:	mov	x0, #0x20                  	// #32
  40d878:	bl	40f158 <_Znwm@@Base>
  40d87c:	ldp	x1, x2, [x20, #-8]
  40d880:	mov	x19, x0
  40d884:	bl	40b284 <printf@plt+0x9b34>
  40d888:	b	40d56c <printf@plt+0xbe1c>
  40d88c:	mov	x0, #0x20                  	// #32
  40d890:	bl	40f158 <_Znwm@@Base>
  40d894:	ldp	x1, x2, [x20, #-8]
  40d898:	mov	x19, x0
  40d89c:	bl	40b24c <printf@plt+0x9afc>
  40d8a0:	b	40d56c <printf@plt+0xbe1c>
  40d8a4:	mov	x0, #0x20                  	// #32
  40d8a8:	bl	40f158 <_Znwm@@Base>
  40d8ac:	ldur	w1, [x20, #-8]
  40d8b0:	mov	x19, x0
  40d8b4:	ldr	x2, [x20]
  40d8b8:	bl	40b320 <printf@plt+0x9bd0>
  40d8bc:	b	40d56c <printf@plt+0xbe1c>
  40d8c0:	mov	x0, #0x20                  	// #32
  40d8c4:	bl	40f158 <_Znwm@@Base>
  40d8c8:	ldr	x2, [x20]
  40d8cc:	mov	x19, x0
  40d8d0:	ldur	w1, [x20, #-8]
  40d8d4:	neg	w1, w1
  40d8d8:	bl	40b320 <printf@plt+0x9bd0>
  40d8dc:	b	40d56c <printf@plt+0xbe1c>
  40d8e0:	mov	x0, #0x20                  	// #32
  40d8e4:	bl	40f158 <_Znwm@@Base>
  40d8e8:	ldur	w1, [x20, #-8]
  40d8ec:	mov	x19, x0
  40d8f0:	ldr	x2, [x20]
  40d8f4:	bl	40b2e8 <printf@plt+0x9b98>
  40d8f8:	b	40d56c <printf@plt+0xbe1c>
  40d8fc:	mov	x0, #0x20                  	// #32
  40d900:	bl	40f158 <_Znwm@@Base>
  40d904:	ldr	x2, [x20]
  40d908:	mov	x19, x0
  40d90c:	ldur	w1, [x20, #-8]
  40d910:	neg	w1, w1
  40d914:	bl	40b2e8 <printf@plt+0x9b98>
  40d918:	b	40d56c <printf@plt+0xbe1c>
  40d91c:	ldp	x1, x19, [x20, #-8]
  40d920:	mov	x0, x19
  40d924:	bl	4083c4 <printf@plt+0x6c74>
  40d928:	b	40d56c <printf@plt+0xbe1c>
  40d92c:	mov	x0, #0x18                  	// #24
  40d930:	bl	40f158 <_Znwm@@Base>
  40d934:	ldr	x1, [x20]
  40d938:	mov	x19, x0
  40d93c:	bl	40b358 <printf@plt+0x9c08>
  40d940:	b	40d56c <printf@plt+0xbe1c>
  40d944:	ldp	x0, x1, [x20, #-8]
  40d948:	bl	40d230 <printf@plt+0xbae0>
  40d94c:	b	40d610 <printf@plt+0xbec0>
  40d950:	ldr	x3, [x20]
  40d954:	add	x2, sp, #0x8c
  40d958:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  40d95c:	add	x1, x1, #0x628
  40d960:	mov	x0, x3
  40d964:	str	x3, [sp, #120]
  40d968:	bl	4015e0 <__isoc99_sscanf@plt>
  40d96c:	cmp	w0, #0x1
  40d970:	ldr	x3, [sp, #120]
  40d974:	b.ne	40d980 <printf@plt+0xc230>  // b.any
  40d978:	ldr	w0, [sp, #140]
  40d97c:	bfxil	x19, x0, #0, #32
  40d980:	cbz	x3, 40d56c <printf@plt+0xbe1c>
  40d984:	mov	x0, x3
  40d988:	bl	401620 <_ZdaPv@plt>
  40d98c:	b	40d56c <printf@plt+0xbe1c>
  40d990:	mov	x0, #0x30                  	// #48
  40d994:	bl	40f158 <_Znwm@@Base>
  40d998:	ldr	x1, [x20]
  40d99c:	mov	x19, x0
  40d9a0:	bl	40ce10 <printf@plt+0xb6c0>
  40d9a4:	b	40d56c <printf@plt+0xbe1c>
  40d9a8:	ldur	x19, [x20, #-16]
  40d9ac:	ldr	x1, [x20]
  40d9b0:	add	x0, x19, #0x10
  40d9b4:	bl	405a74 <printf@plt+0x4324>
  40d9b8:	b	40d56c <printf@plt+0xbe1c>
  40d9bc:	ldur	x19, [x20, #-8]
  40d9c0:	ldur	w1, [x20, #-24]
  40d9c4:	add	x0, x19, #0x10
  40d9c8:	bl	40ce6c <printf@plt+0xb71c>
  40d9cc:	b	40d56c <printf@plt+0xbe1c>
  40d9d0:	mov	x0, #0x20                  	// #32
  40d9d4:	bl	40f158 <_Znwm@@Base>
  40d9d8:	ldr	x1, [x20]
  40d9dc:	mov	x19, x0
  40d9e0:	bl	40cce4 <printf@plt+0xb594>
  40d9e4:	b	40d56c <printf@plt+0xbe1c>
  40d9e8:	ldp	x19, x1, [x20, #-8]
  40d9ec:	mov	x0, x19
  40d9f0:	bl	40cd58 <printf@plt+0xb608>
  40d9f4:	b	40d56c <printf@plt+0xbe1c>
  40d9f8:	mov	x0, #0x20                  	// #32
  40d9fc:	bl	40f158 <_Znwm@@Base>
  40da00:	ldr	x1, [x20]
  40da04:	mov	x19, x0
  40da08:	bl	40cde8 <printf@plt+0xb698>
  40da0c:	b	40d56c <printf@plt+0xbe1c>
  40da10:	ldur	x19, [x20, #-16]
  40da14:	ldr	x1, [x20]
  40da18:	mov	x0, x19
  40da1c:	b	40d9b4 <printf@plt+0xc264>
  40da20:	ldur	x19, [x20, #-8]
  40da24:	b	40d56c <printf@plt+0xbe1c>
  40da28:	ldur	x19, [x20, #-8]
  40da2c:	ldur	w1, [x20, #-24]
  40da30:	mov	x0, x19
  40da34:	b	40d9c8 <printf@plt+0xc278>
  40da38:	ldr	x19, [x20]
  40da3c:	mov	w1, #0x0                   	// #0
  40da40:	mov	x0, x19
  40da44:	b	40d758 <printf@plt+0xc008>
  40da48:	mov	w1, #0x1                   	// #1
  40da4c:	ldr	x19, [x20]
  40da50:	b	40da40 <printf@plt+0xc2f0>
  40da54:	mov	w1, #0x2                   	// #2
  40da58:	ldr	x19, [x20]
  40da5c:	b	40da40 <printf@plt+0xc2f0>
  40da60:	ldr	x19, [x20]
  40da64:	b	40d56c <printf@plt+0xbe1c>
  40da68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40da6c:	add	x0, x0, #0x25f
  40da70:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40da74:	b	40d610 <printf@plt+0xbec0>
  40da78:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40da7c:	add	x0, x0, #0xc23
  40da80:	b	40da70 <printf@plt+0xc320>
  40da84:	add	x0, x22, #0x804
  40da88:	ldrsh	w0, [x0, x3, lsl #1]
  40da8c:	b	40d47c <printf@plt+0xbd2c>
  40da90:	cmp	w26, #0x3
  40da94:	b.ne	40d4cc <printf@plt+0xbd7c>  // b.any
  40da98:	ldr	w0, [x23, #4]
  40da9c:	cmp	w0, #0x0
  40daa0:	b.gt	40dab0 <printf@plt+0xc360>
  40daa4:	b.ne	40d4cc <printf@plt+0xbd7c>  // b.any
  40daa8:	mov	w19, #0x1                   	// #1
  40daac:	b	40dae0 <printf@plt+0xc390>
  40dab0:	mov	w0, #0xfffffffe            	// #-2
  40dab4:	str	w0, [x23, #4]
  40dab8:	b	40d4cc <printf@plt+0xbd7c>
  40dabc:	ldr	x1, [x23, #8]
  40dac0:	add	x20, x20, #0x8
  40dac4:	mov	w26, #0x3                   	// #3
  40dac8:	str	x1, [x20]
  40dacc:	b	40d47c <printf@plt+0xbd2c>
  40dad0:	mov	w19, #0x2                   	// #2
  40dad4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x6e48>
  40dad8:	add	x0, x0, #0xae5
  40dadc:	bl	404de4 <printf@plt+0x3694>
  40dae0:	add	x0, sp, #0x90
  40dae4:	cmp	x24, x0
  40dae8:	b.ne	40db20 <printf@plt+0xc3d0>  // b.any
  40daec:	mov	w0, w19
  40daf0:	ldp	x29, x30, [sp]
  40daf4:	ldp	x19, x20, [sp, #16]
  40daf8:	ldp	x21, x22, [sp, #32]
  40dafc:	ldp	x23, x24, [sp, #48]
  40db00:	ldp	x25, x26, [sp, #64]
  40db04:	ldp	x27, x28, [sp, #80]
  40db08:	add	sp, sp, #0x860
  40db0c:	ret
  40db10:	mov	w19, #0x0                   	// #0
  40db14:	b	40dae0 <printf@plt+0xc390>
  40db18:	mov	x24, x28
  40db1c:	mov	w19, #0x1                   	// #1
  40db20:	mov	x0, x24
  40db24:	bl	4014e0 <free@plt>
  40db28:	b	40daec <printf@plt+0xc39c>
  40db2c:	mov	x20, x0
  40db30:	mov	x1, #0x38                  	// #56
  40db34:	mov	x0, x19
  40db38:	bl	40f1b8 <_ZdlPvm@@Base>
  40db3c:	mov	x0, x20
  40db40:	bl	4016f0 <_Unwind_Resume@plt>
  40db44:	mov	x20, x0
  40db48:	mov	x1, #0x18                  	// #24
  40db4c:	b	40db34 <printf@plt+0xc3e4>
  40db50:	b	40db44 <printf@plt+0xc3f4>
  40db54:	mov	x20, x0
  40db58:	mov	x1, #0x10                  	// #16
  40db5c:	b	40db34 <printf@plt+0xc3e4>
  40db60:	b	40db54 <printf@plt+0xc404>
  40db64:	b	40db44 <printf@plt+0xc3f4>
  40db68:	mov	x20, x0
  40db6c:	mov	x1, #0x20                  	// #32
  40db70:	b	40db34 <printf@plt+0xc3e4>
  40db74:	b	40db68 <printf@plt+0xc418>
  40db78:	b	40db68 <printf@plt+0xc418>
  40db7c:	b	40db44 <printf@plt+0xc3f4>
  40db80:	b	40db68 <printf@plt+0xc418>
  40db84:	b	40db68 <printf@plt+0xc418>
  40db88:	b	40db68 <printf@plt+0xc418>
  40db8c:	b	40db68 <printf@plt+0xc418>
  40db90:	b	40db68 <printf@plt+0xc418>
  40db94:	b	40db68 <printf@plt+0xc418>
  40db98:	b	40db44 <printf@plt+0xc3f4>
  40db9c:	mov	x20, x0
  40dba0:	mov	x1, #0x30                  	// #48
  40dba4:	b	40db34 <printf@plt+0xc3e4>
  40dba8:	b	40db68 <printf@plt+0xc418>
  40dbac:	b	40db68 <printf@plt+0xc418>
  40dbb0:	stp	x29, x30, [sp, #-48]!
  40dbb4:	mov	x29, sp
  40dbb8:	stp	x19, x20, [sp, #16]
  40dbbc:	mov	w20, w0
  40dbc0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40dbc4:	str	x21, [sp, #32]
  40dbc8:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dbcc:	ldr	x2, [x0, #640]
  40dbd0:	mov	x21, x1
  40dbd4:	cbz	x2, 40dbe8 <printf@plt+0xc498>
  40dbd8:	ldr	x0, [x19, #3488]
  40dbdc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40dbe0:	add	x1, x1, #0x3b2
  40dbe4:	bl	401470 <fprintf@plt>
  40dbe8:	ldr	x0, [x19, #3488]
  40dbec:	mov	x3, x21
  40dbf0:	mov	w2, w20
  40dbf4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40dbf8:	add	x1, x1, #0x3b7
  40dbfc:	bl	401470 <fprintf@plt>
  40dc00:	ldr	x0, [x19, #3488]
  40dc04:	bl	401600 <fflush@plt>
  40dc08:	bl	4016b0 <abort@plt>
  40dc0c:	mov	x1, #0x0                   	// #0
  40dc10:	strb	wzr, [x0, x1]
  40dc14:	add	x1, x1, #0x1
  40dc18:	cmp	x1, #0x100
  40dc1c:	b.ne	40dc10 <printf@plt+0xc4c0>  // b.any
  40dc20:	ret
  40dc24:	b	40dc0c <printf@plt+0xc4bc>
  40dc28:	mov	x2, x1
  40dc2c:	mov	x3, x0
  40dc30:	stp	x29, x30, [sp, #-16]!
  40dc34:	mov	x29, sp
  40dc38:	bl	40dc0c <printf@plt+0xc4bc>
  40dc3c:	mov	w1, #0x1                   	// #1
  40dc40:	ldrb	w0, [x2]
  40dc44:	cbz	w0, 40dc54 <printf@plt+0xc504>
  40dc48:	add	x2, x2, #0x1
  40dc4c:	strb	w1, [x3, w0, sxtw]
  40dc50:	b	40dc40 <printf@plt+0xc4f0>
  40dc54:	ldp	x29, x30, [sp], #16
  40dc58:	ret
  40dc5c:	mov	x2, x1
  40dc60:	mov	x3, x0
  40dc64:	stp	x29, x30, [sp, #-16]!
  40dc68:	mov	x29, sp
  40dc6c:	bl	40dc0c <printf@plt+0xc4bc>
  40dc70:	mov	w1, #0x1                   	// #1
  40dc74:	ldrb	w0, [x2]
  40dc78:	cbz	w0, 40dc88 <printf@plt+0xc538>
  40dc7c:	add	x2, x2, #0x1
  40dc80:	strb	w1, [x3, w0, sxtw]
  40dc84:	b	40dc74 <printf@plt+0xc524>
  40dc88:	ldp	x29, x30, [sp], #16
  40dc8c:	ret
  40dc90:	ret
  40dc94:	mov	x2, #0x0                   	// #0
  40dc98:	mov	w3, #0x1                   	// #1
  40dc9c:	ldrb	w4, [x1, x2]
  40dca0:	cbz	w4, 40dca8 <printf@plt+0xc558>
  40dca4:	strb	w3, [x0, x2]
  40dca8:	add	x2, x2, #0x1
  40dcac:	cmp	x2, #0x100
  40dcb0:	b.ne	40dc9c <printf@plt+0xc54c>  // b.any
  40dcb4:	ret
  40dcb8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x2260>
  40dcbc:	ldr	w1, [x0, #1728]
  40dcc0:	cbnz	w1, 40ded0 <printf@plt+0xc780>
  40dcc4:	stp	x29, x30, [sp, #-144]!
  40dcc8:	mov	w1, #0x1                   	// #1
  40dccc:	mov	x29, sp
  40dcd0:	str	w1, [x0, #1728]
  40dcd4:	add	x0, x0, #0x6c0
  40dcd8:	add	x1, x0, #0x4
  40dcdc:	str	x1, [sp, #104]
  40dce0:	add	x1, x0, #0x104
  40dce4:	str	x1, [sp, #112]
  40dce8:	add	x1, x0, #0x204
  40dcec:	stp	x19, x20, [sp, #16]
  40dcf0:	mov	x19, #0x0                   	// #0
  40dcf4:	stp	x21, x22, [sp, #32]
  40dcf8:	stp	x23, x24, [sp, #48]
  40dcfc:	add	x23, x0, #0x404
  40dd00:	add	x24, x0, #0x504
  40dd04:	stp	x25, x26, [sp, #64]
  40dd08:	add	x25, x0, #0x604
  40dd0c:	add	x26, x0, #0x704
  40dd10:	stp	x27, x28, [sp, #80]
  40dd14:	add	x27, x0, #0x804
  40dd18:	add	x28, x0, #0x904
  40dd1c:	str	x1, [sp, #120]
  40dd20:	add	x1, x0, #0x304
  40dd24:	add	x0, x0, #0xa04
  40dd28:	stp	x1, x0, [sp, #128]
  40dd2c:	mov	w22, w19
  40dd30:	mov	w21, w19
  40dd34:	ands	w20, w19, #0xffffff80
  40dd38:	b.ne	40de78 <printf@plt+0xc728>  // b.any
  40dd3c:	mov	w0, w19
  40dd40:	bl	401610 <isalpha@plt>
  40dd44:	cmp	w0, #0x0
  40dd48:	cset	w0, ne  // ne = any
  40dd4c:	ldr	x1, [sp, #104]
  40dd50:	strb	w0, [x19, x1]
  40dd54:	cbnz	w20, 40de80 <printf@plt+0xc730>
  40dd58:	mov	w0, w21
  40dd5c:	bl	4015c0 <isupper@plt>
  40dd60:	cmp	w0, #0x0
  40dd64:	cset	w0, ne  // ne = any
  40dd68:	ldr	x1, [sp, #112]
  40dd6c:	strb	w0, [x19, x1]
  40dd70:	cbnz	w20, 40de88 <printf@plt+0xc738>
  40dd74:	mov	w0, w21
  40dd78:	bl	401490 <islower@plt>
  40dd7c:	cmp	w0, #0x0
  40dd80:	cset	w0, ne  // ne = any
  40dd84:	ldr	x1, [sp, #120]
  40dd88:	strb	w0, [x19, x1]
  40dd8c:	cbnz	w20, 40de90 <printf@plt+0xc740>
  40dd90:	sub	w22, w22, #0x30
  40dd94:	cmp	w22, #0x9
  40dd98:	cset	w0, ls  // ls = plast
  40dd9c:	ldr	x1, [sp, #128]
  40dda0:	strb	w0, [x19, x1]
  40dda4:	cbnz	w20, 40de98 <printf@plt+0xc748>
  40dda8:	mov	w0, w21
  40ddac:	bl	401540 <isxdigit@plt>
  40ddb0:	cmp	w0, #0x0
  40ddb4:	cset	w0, ne  // ne = any
  40ddb8:	strb	w0, [x19, x23]
  40ddbc:	cbnz	w20, 40dea0 <printf@plt+0xc750>
  40ddc0:	mov	w0, w21
  40ddc4:	bl	4014b0 <isspace@plt>
  40ddc8:	cmp	w0, #0x0
  40ddcc:	cset	w0, ne  // ne = any
  40ddd0:	strb	w0, [x19, x24]
  40ddd4:	cbnz	w20, 40dea8 <printf@plt+0xc758>
  40ddd8:	mov	w0, w21
  40dddc:	bl	401690 <ispunct@plt>
  40dde0:	cmp	w0, #0x0
  40dde4:	cset	w0, ne  // ne = any
  40dde8:	strb	w0, [x19, x25]
  40ddec:	cbnz	w20, 40deb0 <printf@plt+0xc760>
  40ddf0:	mov	w0, w21
  40ddf4:	bl	401450 <isalnum@plt>
  40ddf8:	cmp	w0, #0x0
  40ddfc:	cset	w0, ne  // ne = any
  40de00:	strb	w0, [x19, x26]
  40de04:	cbnz	w20, 40deb8 <printf@plt+0xc768>
  40de08:	mov	w0, w21
  40de0c:	bl	4015b0 <isprint@plt>
  40de10:	cmp	w0, #0x0
  40de14:	cset	w0, ne  // ne = any
  40de18:	strb	w0, [x19, x27]
  40de1c:	cbnz	w20, 40dec0 <printf@plt+0xc770>
  40de20:	mov	w0, w21
  40de24:	bl	401580 <isgraph@plt>
  40de28:	cmp	w0, #0x0
  40de2c:	cset	w0, ne  // ne = any
  40de30:	strb	w0, [x19, x28]
  40de34:	cbnz	w20, 40dec8 <printf@plt+0xc778>
  40de38:	mov	w0, w21
  40de3c:	bl	4016a0 <iscntrl@plt>
  40de40:	cmp	w0, #0x0
  40de44:	cset	w0, ne  // ne = any
  40de48:	ldr	x1, [sp, #136]
  40de4c:	strb	w0, [x19, x1]
  40de50:	add	x19, x19, #0x1
  40de54:	cmp	x19, #0x100
  40de58:	b.ne	40dd2c <printf@plt+0xc5dc>  // b.any
  40de5c:	ldp	x19, x20, [sp, #16]
  40de60:	ldp	x21, x22, [sp, #32]
  40de64:	ldp	x23, x24, [sp, #48]
  40de68:	ldp	x25, x26, [sp, #64]
  40de6c:	ldp	x27, x28, [sp, #80]
  40de70:	ldp	x29, x30, [sp], #144
  40de74:	ret
  40de78:	mov	w0, #0x0                   	// #0
  40de7c:	b	40dd4c <printf@plt+0xc5fc>
  40de80:	mov	w0, #0x0                   	// #0
  40de84:	b	40dd68 <printf@plt+0xc618>
  40de88:	mov	w0, #0x0                   	// #0
  40de8c:	b	40dd84 <printf@plt+0xc634>
  40de90:	mov	w0, #0x0                   	// #0
  40de94:	b	40dd9c <printf@plt+0xc64c>
  40de98:	mov	w0, #0x0                   	// #0
  40de9c:	b	40ddb8 <printf@plt+0xc668>
  40dea0:	mov	w0, #0x0                   	// #0
  40dea4:	b	40ddd0 <printf@plt+0xc680>
  40dea8:	mov	w0, #0x0                   	// #0
  40deac:	b	40dde8 <printf@plt+0xc698>
  40deb0:	mov	w0, #0x0                   	// #0
  40deb4:	b	40de00 <printf@plt+0xc6b0>
  40deb8:	mov	w0, #0x0                   	// #0
  40debc:	b	40de18 <printf@plt+0xc6c8>
  40dec0:	mov	w0, #0x0                   	// #0
  40dec4:	b	40de30 <printf@plt+0xc6e0>
  40dec8:	mov	w0, #0x0                   	// #0
  40decc:	b	40de48 <printf@plt+0xc6f8>
  40ded0:	ret
  40ded4:	stp	x29, x30, [sp, #-16]!
  40ded8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40dedc:	add	x0, x0, #0x3e0
  40dee0:	mov	x29, sp
  40dee4:	bl	4016c0 <getenv@plt>
  40dee8:	cbz	x0, 40def4 <printf@plt+0xc7a4>
  40deec:	adrp	x1, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40def0:	str	x0, [x1, #3168]
  40def4:	ldp	x29, x30, [sp], #16
  40def8:	ret
  40defc:	mov	w2, #0x1                   	// #1
  40df00:	str	w2, [x0]
  40df04:	cbnz	x1, 40df10 <printf@plt+0xc7c0>
  40df08:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40df0c:	add	x1, x1, #0x3f1
  40df10:	str	x1, [x0, #8]
  40df14:	ret
  40df18:	str	wzr, [x0]
  40df1c:	ret
  40df20:	mov	w2, #0x3                   	// #3
  40df24:	str	w2, [x0]
  40df28:	str	w1, [x0, #8]
  40df2c:	ret
  40df30:	mov	w2, #0x4                   	// #4
  40df34:	str	w2, [x0]
  40df38:	str	w1, [x0, #8]
  40df3c:	ret
  40df40:	mov	w2, #0x2                   	// #2
  40df44:	str	w2, [x0]
  40df48:	strb	w1, [x0, #8]
  40df4c:	ret
  40df50:	mov	w1, #0x5                   	// #5
  40df54:	str	w1, [x0]
  40df58:	str	d0, [x0, #8]
  40df5c:	ret
  40df60:	ldr	w0, [x0]
  40df64:	cmp	w0, #0x0
  40df68:	cset	w0, eq  // eq = none
  40df6c:	ret
  40df70:	ldr	w1, [x0]
  40df74:	sub	w1, w1, #0x1
  40df78:	cmp	w1, #0x4
  40df7c:	b.hi	40e008 <printf@plt+0xc8b8>  // b.pmore
  40df80:	stp	x29, x30, [sp, #-32]!
  40df84:	adrp	x2, 417000 <_ZdlPvm@@Base+0x7e48>
  40df88:	add	x2, x2, #0x418
  40df8c:	mov	x29, sp
  40df90:	str	x19, [sp, #16]
  40df94:	adrp	x19, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40df98:	ldrb	w1, [x2, w1, uxtw]
  40df9c:	adr	x2, 40dfa8 <printf@plt+0xc858>
  40dfa0:	add	x1, x2, w1, sxtb #2
  40dfa4:	br	x1
  40dfa8:	ldr	w0, [x0, #8]
  40dfac:	bl	40ef18 <printf@plt+0xd7c8>
  40dfb0:	ldr	x1, [x19, #3488]
  40dfb4:	ldr	x19, [sp, #16]
  40dfb8:	ldp	x29, x30, [sp], #32
  40dfbc:	b	401420 <fputs@plt>
  40dfc0:	ldr	w0, [x0, #8]
  40dfc4:	bl	40ef84 <printf@plt+0xd834>
  40dfc8:	b	40dfb0 <printf@plt+0xc860>
  40dfcc:	ldr	x1, [x19, #3488]
  40dfd0:	ldr	x19, [sp, #16]
  40dfd4:	ldp	x29, x30, [sp], #32
  40dfd8:	ldrb	w0, [x0, #8]
  40dfdc:	b	401480 <putc@plt>
  40dfe0:	ldr	x1, [x19, #3488]
  40dfe4:	ldr	x0, [x0, #8]
  40dfe8:	b	40dfb4 <printf@plt+0xc864>
  40dfec:	ldr	d0, [x0, #8]
  40dff0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40dff4:	ldr	x0, [x19, #3488]
  40dff8:	add	x1, x1, #0x3f8
  40dffc:	ldr	x19, [sp, #16]
  40e000:	ldp	x29, x30, [sp], #32
  40e004:	b	401470 <fprintf@plt>
  40e008:	ret
  40e00c:	stp	x29, x30, [sp, #-80]!
  40e010:	mov	x29, sp
  40e014:	stp	x19, x20, [sp, #16]
  40e018:	mov	x19, x0
  40e01c:	stp	x21, x22, [sp, #32]
  40e020:	mov	x21, x1
  40e024:	mov	x22, x2
  40e028:	stp	x23, x24, [sp, #48]
  40e02c:	mov	x23, x3
  40e030:	str	x25, [sp, #64]
  40e034:	cbnz	x0, 40e048 <printf@plt+0xc8f8>
  40e038:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e03c:	mov	w0, #0x62                  	// #98
  40e040:	add	x1, x1, #0x3fb
  40e044:	bl	40dbb0 <printf@plt+0xc460>
  40e048:	adrp	x20, 417000 <_ZdlPvm@@Base+0x7e48>
  40e04c:	add	x20, x20, #0x3fb
  40e050:	adrp	x24, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e054:	ldrb	w0, [x19]
  40e058:	cbz	w0, 40e118 <printf@plt+0xc9c8>
  40e05c:	cmp	w0, #0x25
  40e060:	b.ne	40e108 <printf@plt+0xc9b8>  // b.any
  40e064:	ldrb	w0, [x19, #1]
  40e068:	add	x25, x19, #0x2
  40e06c:	cmp	w0, #0x32
  40e070:	b.eq	40e0ec <printf@plt+0xc99c>  // b.none
  40e074:	b.hi	40e098 <printf@plt+0xc948>  // b.pmore
  40e078:	cmp	w0, #0x25
  40e07c:	b.eq	40e0bc <printf@plt+0xc96c>  // b.none
  40e080:	cmp	w0, #0x31
  40e084:	b.eq	40e0cc <printf@plt+0xc97c>  // b.none
  40e088:	mov	x1, x20
  40e08c:	mov	w0, #0x78                  	// #120
  40e090:	bl	40dbb0 <printf@plt+0xc460>
  40e094:	b	40e0c4 <printf@plt+0xc974>
  40e098:	cmp	w0, #0x33
  40e09c:	b.ne	40e088 <printf@plt+0xc938>  // b.any
  40e0a0:	ldr	w0, [x23]
  40e0a4:	cbnz	w0, 40e0b4 <printf@plt+0xc964>
  40e0a8:	mov	x1, x20
  40e0ac:	mov	w0, #0x74                  	// #116
  40e0b0:	bl	40dbb0 <printf@plt+0xc460>
  40e0b4:	mov	x0, x23
  40e0b8:	b	40e0e4 <printf@plt+0xc994>
  40e0bc:	ldr	x1, [x24, #3488]
  40e0c0:	bl	4015d0 <fputc@plt>
  40e0c4:	mov	x19, x25
  40e0c8:	b	40e054 <printf@plt+0xc904>
  40e0cc:	ldr	w0, [x21]
  40e0d0:	cbnz	w0, 40e0e0 <printf@plt+0xc990>
  40e0d4:	mov	x1, x20
  40e0d8:	mov	w0, #0x6c                  	// #108
  40e0dc:	bl	40dbb0 <printf@plt+0xc460>
  40e0e0:	mov	x0, x21
  40e0e4:	bl	40df70 <printf@plt+0xc820>
  40e0e8:	b	40e0c4 <printf@plt+0xc974>
  40e0ec:	ldr	w0, [x22]
  40e0f0:	cbnz	w0, 40e100 <printf@plt+0xc9b0>
  40e0f4:	mov	x1, x20
  40e0f8:	mov	w0, #0x70                  	// #112
  40e0fc:	bl	40dbb0 <printf@plt+0xc460>
  40e100:	mov	x0, x22
  40e104:	b	40e0e4 <printf@plt+0xc994>
  40e108:	ldr	x1, [x24, #3488]
  40e10c:	add	x25, x19, #0x1
  40e110:	bl	401480 <putc@plt>
  40e114:	b	40e0c4 <printf@plt+0xc974>
  40e118:	ldp	x19, x20, [sp, #16]
  40e11c:	ldp	x21, x22, [sp, #32]
  40e120:	ldp	x23, x24, [sp, #48]
  40e124:	ldr	x25, [sp, #64]
  40e128:	ldp	x29, x30, [sp], #80
  40e12c:	ret
  40e130:	stp	x29, x30, [sp, #-96]!
  40e134:	mov	x29, sp
  40e138:	stp	x19, x20, [sp, #16]
  40e13c:	mov	x19, x0
  40e140:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40e144:	str	x27, [sp, #80]
  40e148:	mov	w27, w2
  40e14c:	ldr	x2, [x0, #640]
  40e150:	stp	x21, x22, [sp, #32]
  40e154:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e158:	stp	x23, x24, [sp, #48]
  40e15c:	mov	x22, x1
  40e160:	mov	w21, w3
  40e164:	stp	x25, x26, [sp, #64]
  40e168:	mov	x23, x4
  40e16c:	mov	x24, x5
  40e170:	mov	x25, x6
  40e174:	mov	x26, x7
  40e178:	cbz	x2, 40e1e8 <printf@plt+0xca98>
  40e17c:	ldr	x0, [x20, #3488]
  40e180:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e184:	add	x1, x1, #0x42e
  40e188:	bl	401470 <fprintf@plt>
  40e18c:	mov	w0, #0x1                   	// #1
  40e190:	cmp	w27, #0x0
  40e194:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  40e198:	b.eq	40e208 <printf@plt+0xcab8>  // b.none
  40e19c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e48>
  40e1a0:	mov	x0, x19
  40e1a4:	add	x1, x1, #0x3ce
  40e1a8:	bl	401660 <strcmp@plt>
  40e1ac:	cbnz	w0, 40e1b8 <printf@plt+0xca68>
  40e1b0:	adrp	x19, 417000 <_ZdlPvm@@Base+0x7e48>
  40e1b4:	add	x19, x19, #0x41d
  40e1b8:	ldr	x0, [x20, #3488]
  40e1bc:	cbz	x22, 40e1f0 <printf@plt+0xcaa0>
  40e1c0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e1c4:	mov	w4, w27
  40e1c8:	mov	x3, x22
  40e1cc:	mov	x2, x19
  40e1d0:	add	x1, x1, #0x432
  40e1d4:	bl	401470 <fprintf@plt>
  40e1d8:	ldr	x1, [x20, #3488]
  40e1dc:	mov	w0, #0x20                  	// #32
  40e1e0:	bl	4015d0 <fputc@plt>
  40e1e4:	b	40e20c <printf@plt+0xcabc>
  40e1e8:	mov	w0, #0x0                   	// #0
  40e1ec:	b	40e190 <printf@plt+0xca40>
  40e1f0:	mov	w3, w27
  40e1f4:	mov	x2, x19
  40e1f8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e1fc:	add	x1, x1, #0x43e
  40e200:	bl	401470 <fprintf@plt>
  40e204:	b	40e1d8 <printf@plt+0xca88>
  40e208:	cbnz	w0, 40e1d8 <printf@plt+0xca88>
  40e20c:	cbz	w21, 40e280 <printf@plt+0xcb30>
  40e210:	cmp	w21, #0x2
  40e214:	b.ne	40e234 <printf@plt+0xcae4>  // b.any
  40e218:	ldr	x1, [x20, #3488]
  40e21c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40e220:	add	x0, x0, #0x445
  40e224:	bl	401420 <fputs@plt>
  40e228:	ldr	x1, [x20, #3488]
  40e22c:	mov	w0, #0x20                  	// #32
  40e230:	bl	4015d0 <fputc@plt>
  40e234:	mov	x3, x26
  40e238:	mov	x2, x25
  40e23c:	mov	x1, x24
  40e240:	mov	x0, x23
  40e244:	bl	40e00c <printf@plt+0xc8bc>
  40e248:	ldr	x1, [x20, #3488]
  40e24c:	mov	w0, #0xa                   	// #10
  40e250:	bl	4015d0 <fputc@plt>
  40e254:	ldr	x0, [x20, #3488]
  40e258:	bl	401600 <fflush@plt>
  40e25c:	cmp	w21, #0x2
  40e260:	b.ne	40e290 <printf@plt+0xcb40>  // b.any
  40e264:	ldp	x19, x20, [sp, #16]
  40e268:	ldp	x21, x22, [sp, #32]
  40e26c:	ldp	x23, x24, [sp, #48]
  40e270:	ldp	x25, x26, [sp, #64]
  40e274:	ldr	x27, [sp, #80]
  40e278:	ldp	x29, x30, [sp], #96
  40e27c:	b	40e384 <printf@plt+0xcc34>
  40e280:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40e284:	add	x0, x0, #0x452
  40e288:	ldr	x1, [x20, #3488]
  40e28c:	b	40e224 <printf@plt+0xcad4>
  40e290:	ldp	x19, x20, [sp, #16]
  40e294:	ldp	x21, x22, [sp, #32]
  40e298:	ldp	x23, x24, [sp, #48]
  40e29c:	ldp	x25, x26, [sp, #64]
  40e2a0:	ldr	x27, [sp, #80]
  40e2a4:	ldp	x29, x30, [sp], #96
  40e2a8:	ret
  40e2ac:	mov	x6, x3
  40e2b0:	mov	w3, w0
  40e2b4:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40e2b8:	mov	x5, x2
  40e2bc:	mov	x7, x4
  40e2c0:	mov	x4, x1
  40e2c4:	ldr	w2, [x0, #588]
  40e2c8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40e2cc:	ldr	x1, [x0, #472]
  40e2d0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40e2d4:	ldr	x0, [x0, #480]
  40e2d8:	b	40e130 <printf@plt+0xc9e0>
  40e2dc:	mov	x4, x3
  40e2e0:	mov	x3, x2
  40e2e4:	mov	x2, x1
  40e2e8:	mov	x1, x0
  40e2ec:	mov	w0, #0x1                   	// #1
  40e2f0:	b	40e2ac <printf@plt+0xcb5c>
  40e2f4:	mov	x4, x3
  40e2f8:	mov	x3, x2
  40e2fc:	mov	x2, x1
  40e300:	mov	x1, x0
  40e304:	mov	w0, #0x0                   	// #0
  40e308:	b	40e2ac <printf@plt+0xcb5c>
  40e30c:	mov	x4, x3
  40e310:	mov	x3, x2
  40e314:	mov	x2, x1
  40e318:	mov	x1, x0
  40e31c:	mov	w0, #0x2                   	// #2
  40e320:	b	40e2ac <printf@plt+0xcb5c>
  40e324:	mov	x7, x5
  40e328:	mov	x6, x4
  40e32c:	mov	x5, x3
  40e330:	mov	x4, x2
  40e334:	mov	w3, #0x1                   	// #1
  40e338:	mov	w2, w1
  40e33c:	mov	x1, #0x0                   	// #0
  40e340:	b	40e130 <printf@plt+0xc9e0>
  40e344:	mov	x7, x5
  40e348:	mov	x6, x4
  40e34c:	mov	x5, x3
  40e350:	mov	x4, x2
  40e354:	mov	w3, #0x0                   	// #0
  40e358:	mov	w2, w1
  40e35c:	mov	x1, #0x0                   	// #0
  40e360:	b	40e130 <printf@plt+0xc9e0>
  40e364:	mov	x7, x5
  40e368:	mov	x6, x4
  40e36c:	mov	x5, x3
  40e370:	mov	x4, x2
  40e374:	mov	w3, #0x2                   	// #2
  40e378:	mov	w2, w1
  40e37c:	mov	x1, #0x0                   	// #0
  40e380:	b	40e130 <printf@plt+0xc9e0>
  40e384:	stp	x29, x30, [sp, #-16]!
  40e388:	mov	w0, #0x3                   	// #3
  40e38c:	mov	x29, sp
  40e390:	bl	4016e0 <exit@plt>
  40e394:	ldp	w10, w2, [x1, #48]
  40e398:	ldr	w8, [x1]
  40e39c:	mov	w6, w10
  40e3a0:	add	x11, x0, w2, sxtw #3
  40e3a4:	mov	w4, w8
  40e3a8:	cmp	w4, w2
  40e3ac:	ccmp	w6, w2, #0x0, gt
  40e3b0:	b.lt	40e3c4 <printf@plt+0xcc74>  // b.tstop
  40e3b4:	sub	w2, w8, w2
  40e3b8:	add	w2, w2, w10
  40e3bc:	stp	w2, w8, [x1, #48]
  40e3c0:	ret
  40e3c4:	sxtw	x3, w6
  40e3c8:	sub	w5, w4, w2
  40e3cc:	sub	w7, w2, w6
  40e3d0:	cmp	w5, w7
  40e3d4:	add	x3, x0, x3, lsl #3
  40e3d8:	b.le	40e410 <printf@plt+0xccc0>
  40e3dc:	sxtw	x5, w4
  40e3e0:	sub	w4, w4, w7
  40e3e4:	sub	x5, x5, w7, sxtw
  40e3e8:	mov	w9, #0x0                   	// #0
  40e3ec:	add	x5, x0, x5, lsl #3
  40e3f0:	ldr	x13, [x5]
  40e3f4:	add	w9, w9, #0x1
  40e3f8:	ldr	x12, [x3]
  40e3fc:	str	x13, [x3], #8
  40e400:	str	x12, [x5], #8
  40e404:	cmp	w7, w9
  40e408:	b.ne	40e3f0 <printf@plt+0xcca0>  // b.any
  40e40c:	b	40e3a8 <printf@plt+0xcc58>
  40e410:	mov	x9, x11
  40e414:	mov	w7, #0x0                   	// #0
  40e418:	ldr	x13, [x9]
  40e41c:	add	w7, w7, #0x1
  40e420:	ldr	x12, [x3]
  40e424:	str	x13, [x3], #8
  40e428:	str	x12, [x9], #8
  40e42c:	cmp	w5, w7
  40e430:	b.ne	40e418 <printf@plt+0xccc8>  // b.any
  40e434:	add	w6, w6, w5
  40e438:	b	40e3a8 <printf@plt+0xcc58>
  40e43c:	stp	x29, x30, [sp, #-176]!
  40e440:	mov	x29, sp
  40e444:	stp	x19, x20, [sp, #16]
  40e448:	ldr	w20, [x7, #4]
  40e44c:	stp	x21, x22, [sp, #32]
  40e450:	mov	w21, w0
  40e454:	stp	x23, x24, [sp, #48]
  40e458:	stp	x25, x26, [sp, #64]
  40e45c:	stp	x27, x28, [sp, #80]
  40e460:	ldrb	w0, [x2]
  40e464:	str	x4, [sp, #104]
  40e468:	str	w5, [sp, #152]
  40e46c:	cmp	w0, #0x3a
  40e470:	csel	w20, w20, wzr, ne  // ne = any
  40e474:	cmp	w21, #0x0
  40e478:	b.gt	40e49c <printf@plt+0xcd4c>
  40e47c:	mov	w0, #0xffffffff            	// #-1
  40e480:	ldp	x19, x20, [sp, #16]
  40e484:	ldp	x21, x22, [sp, #32]
  40e488:	ldp	x23, x24, [sp, #48]
  40e48c:	ldp	x25, x26, [sp, #64]
  40e490:	ldp	x27, x28, [sp, #80]
  40e494:	ldp	x29, x30, [sp], #176
  40e498:	ret
  40e49c:	ldr	w0, [x7]
  40e4a0:	mov	x28, x1
  40e4a4:	str	xzr, [x7, #16]
  40e4a8:	mov	x19, x2
  40e4ac:	mov	x22, x3
  40e4b0:	mov	x23, x7
  40e4b4:	cbz	w0, 40e5b8 <printf@plt+0xce68>
  40e4b8:	ldr	w0, [x7, #24]
  40e4bc:	cbz	w0, 40e5c0 <printf@plt+0xce70>
  40e4c0:	ldr	x0, [x23, #32]
  40e4c4:	cbz	x0, 40e4d0 <printf@plt+0xcd80>
  40e4c8:	ldrb	w0, [x0]
  40e4cc:	cbnz	w0, 40e6a4 <printf@plt+0xcf54>
  40e4d0:	ldr	w0, [x23]
  40e4d4:	ldr	w1, [x23, #52]
  40e4d8:	cmp	w1, w0
  40e4dc:	b.le	40e4e4 <printf@plt+0xcd94>
  40e4e0:	str	w0, [x23, #52]
  40e4e4:	ldr	w1, [x23, #48]
  40e4e8:	cmp	w0, w1
  40e4ec:	b.ge	40e4f4 <printf@plt+0xcda4>  // b.tcont
  40e4f0:	str	w0, [x23, #48]
  40e4f4:	ldr	w1, [x23, #40]
  40e4f8:	cmp	w1, #0x1
  40e4fc:	b.ne	40e548 <printf@plt+0xcdf8>  // b.any
  40e500:	ldp	w1, w2, [x23, #48]
  40e504:	cmp	w1, w2
  40e508:	b.eq	40e630 <printf@plt+0xcee0>  // b.none
  40e50c:	cmp	w0, w2
  40e510:	b.eq	40e520 <printf@plt+0xcdd0>  // b.none
  40e514:	mov	x1, x23
  40e518:	mov	x0, x28
  40e51c:	bl	40e394 <printf@plt+0xcc44>
  40e520:	ldr	w0, [x23]
  40e524:	cmp	w0, w21
  40e528:	b.ge	40e544 <printf@plt+0xcdf4>  // b.tcont
  40e52c:	ldr	x1, [x28, w0, sxtw #3]
  40e530:	ldrb	w2, [x1]
  40e534:	cmp	w2, #0x2d
  40e538:	b.ne	40e640 <printf@plt+0xcef0>  // b.any
  40e53c:	ldrb	w1, [x1, #1]
  40e540:	cbz	w1, 40e640 <printf@plt+0xcef0>
  40e544:	str	w0, [x23, #52]
  40e548:	ldr	w24, [x23]
  40e54c:	cmp	w24, w21
  40e550:	b.eq	40e598 <printf@plt+0xce48>  // b.none
  40e554:	ldr	x0, [x28, w24, sxtw #3]
  40e558:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e55c:	add	x1, x1, #0x46b
  40e560:	bl	401660 <strcmp@plt>
  40e564:	cbnz	w0, 40e598 <printf@plt+0xce48>
  40e568:	ldp	w1, w0, [x23, #48]
  40e56c:	add	w24, w24, #0x1
  40e570:	str	w24, [x23]
  40e574:	cmp	w1, w0
  40e578:	b.eq	40e64c <printf@plt+0xcefc>  // b.none
  40e57c:	cmp	w24, w0
  40e580:	b.eq	40e590 <printf@plt+0xce40>  // b.none
  40e584:	mov	x1, x23
  40e588:	mov	x0, x28
  40e58c:	bl	40e394 <printf@plt+0xcc44>
  40e590:	str	w21, [x23]
  40e594:	str	w21, [x23, #52]
  40e598:	ldr	w1, [x23]
  40e59c:	cmp	w1, w21
  40e5a0:	b.ne	40e654 <printf@plt+0xcf04>  // b.any
  40e5a4:	ldp	w0, w1, [x23, #48]
  40e5a8:	cmp	w0, w1
  40e5ac:	b.eq	40e47c <printf@plt+0xcd2c>  // b.none
  40e5b0:	str	w0, [x23]
  40e5b4:	b	40e47c <printf@plt+0xcd2c>
  40e5b8:	mov	w0, #0x1                   	// #1
  40e5bc:	str	w0, [x7]
  40e5c0:	ldr	w0, [x23]
  40e5c4:	str	xzr, [x23, #32]
  40e5c8:	stp	w0, w0, [x23, #48]
  40e5cc:	cbnz	w6, 40e60c <printf@plt+0xcebc>
  40e5d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40e5d4:	add	x0, x0, #0x45b
  40e5d8:	bl	4016c0 <getenv@plt>
  40e5dc:	cmp	x0, #0x0
  40e5e0:	cset	w0, ne  // ne = any
  40e5e4:	str	w0, [x23, #44]
  40e5e8:	ldrb	w1, [x19]
  40e5ec:	cmp	w1, #0x2d
  40e5f0:	b.ne	40e614 <printf@plt+0xcec4>  // b.any
  40e5f4:	mov	w0, #0x2                   	// #2
  40e5f8:	str	w0, [x23, #40]
  40e5fc:	add	x19, x19, #0x1
  40e600:	mov	w0, #0x1                   	// #1
  40e604:	str	w0, [x23, #24]
  40e608:	b	40e4c0 <printf@plt+0xcd70>
  40e60c:	mov	w0, #0x1                   	// #1
  40e610:	b	40e5e4 <printf@plt+0xce94>
  40e614:	cmp	w1, #0x2b
  40e618:	b.ne	40e624 <printf@plt+0xced4>  // b.any
  40e61c:	str	wzr, [x23, #40]
  40e620:	b	40e5fc <printf@plt+0xceac>
  40e624:	eor	w0, w0, #0x1
  40e628:	str	w0, [x23, #40]
  40e62c:	b	40e600 <printf@plt+0xceb0>
  40e630:	cmp	w0, w1
  40e634:	b.eq	40e520 <printf@plt+0xcdd0>  // b.none
  40e638:	str	w0, [x23, #48]
  40e63c:	b	40e520 <printf@plt+0xcdd0>
  40e640:	add	w0, w0, #0x1
  40e644:	str	w0, [x23]
  40e648:	b	40e520 <printf@plt+0xcdd0>
  40e64c:	str	w24, [x23, #48]
  40e650:	b	40e590 <printf@plt+0xce40>
  40e654:	ldr	x0, [x28, w1, sxtw #3]
  40e658:	ldrb	w2, [x0]
  40e65c:	cmp	w2, #0x2d
  40e660:	b.ne	40e66c <printf@plt+0xcf1c>  // b.any
  40e664:	ldrb	w2, [x0, #1]
  40e668:	cbnz	w2, 40e688 <printf@plt+0xcf38>
  40e66c:	ldr	w2, [x23, #40]
  40e670:	cbz	w2, 40e47c <printf@plt+0xcd2c>
  40e674:	add	w1, w1, #0x1
  40e678:	str	w1, [x23]
  40e67c:	str	x0, [x23, #16]
  40e680:	mov	w0, #0x1                   	// #1
  40e684:	b	40e480 <printf@plt+0xcd30>
  40e688:	cbz	x22, 40e778 <printf@plt+0xd028>
  40e68c:	cmp	w2, #0x2d
  40e690:	cset	w1, eq  // eq = none
  40e694:	sxtw	x1, w1
  40e698:	add	x1, x1, #0x1
  40e69c:	add	x0, x0, x1
  40e6a0:	str	x0, [x23, #32]
  40e6a4:	ldr	x26, [x23, #32]
  40e6a8:	cbz	x22, 40ea1c <printf@plt+0xd2cc>
  40e6ac:	ldr	w0, [x23]
  40e6b0:	str	w0, [sp, #112]
  40e6b4:	mov	w0, w0
  40e6b8:	sbfiz	x27, x0, #3, #32
  40e6bc:	ldr	x0, [x28, x27]
  40e6c0:	str	x0, [sp, #96]
  40e6c4:	ldrb	w24, [x0, #1]
  40e6c8:	cmp	w24, #0x2d
  40e6cc:	b.eq	40e6f4 <printf@plt+0xcfa4>  // b.none
  40e6d0:	ldr	w0, [sp, #152]
  40e6d4:	cbz	w0, 40ea1c <printf@plt+0xd2cc>
  40e6d8:	ldr	x0, [sp, #96]
  40e6dc:	ldrb	w0, [x0, #2]
  40e6e0:	cbnz	w0, 40e6f4 <printf@plt+0xcfa4>
  40e6e4:	mov	w1, w24
  40e6e8:	mov	x0, x19
  40e6ec:	bl	4014f0 <strchr@plt>
  40e6f0:	cbnz	x0, 40ea1c <printf@plt+0xd2cc>
  40e6f4:	mov	x3, x26
  40e6f8:	ldrb	w0, [x3]
  40e6fc:	cmp	w0, #0x3d
  40e700:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40e704:	b.ne	40e780 <printf@plt+0xd030>  // b.any
  40e708:	mov	x6, x22
  40e70c:	sub	x2, x3, x26
  40e710:	mov	w0, #0xffffffff            	// #-1
  40e714:	mov	w10, #0x0                   	// #0
  40e718:	mov	w9, #0x0                   	// #0
  40e71c:	mov	x25, #0x0                   	// #0
  40e720:	str	w0, [sp, #120]
  40e724:	ldr	x11, [x6]
  40e728:	cbnz	x11, 40e788 <printf@plt+0xd038>
  40e72c:	cbz	w9, 40e844 <printf@plt+0xd0f4>
  40e730:	cbz	w20, 40e750 <printf@plt+0xd000>
  40e734:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e738:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e73c:	ldr	x2, [x28]
  40e740:	add	x1, x1, #0x46e
  40e744:	ldr	x0, [x0, #3488]
  40e748:	ldr	x3, [sp, #96]
  40e74c:	bl	401470 <fprintf@plt>
  40e750:	ldr	x19, [x23, #32]
  40e754:	mov	x0, x19
  40e758:	bl	401460 <strlen@plt>
  40e75c:	add	x19, x19, x0
  40e760:	str	x19, [x23, #32]
  40e764:	ldr	w0, [x23]
  40e768:	str	wzr, [x23, #8]
  40e76c:	add	w0, w0, #0x1
  40e770:	str	w0, [x23]
  40e774:	b	40e8fc <printf@plt+0xd1ac>
  40e778:	mov	w1, #0x0                   	// #0
  40e77c:	b	40e694 <printf@plt+0xcf44>
  40e780:	add	x3, x3, #0x1
  40e784:	b	40e6f8 <printf@plt+0xcfa8>
  40e788:	mov	x1, x26
  40e78c:	mov	x0, x11
  40e790:	stp	x2, x3, [sp, #128]
  40e794:	str	x6, [sp, #144]
  40e798:	stp	w9, w10, [sp, #156]
  40e79c:	str	x11, [sp, #168]
  40e7a0:	bl	4015a0 <strncmp@plt>
  40e7a4:	ldp	w9, w10, [sp, #156]
  40e7a8:	ldp	x2, x3, [sp, #128]
  40e7ac:	ldr	x6, [sp, #144]
  40e7b0:	cbnz	w0, 40e824 <printf@plt+0xd0d4>
  40e7b4:	ldr	x11, [sp, #168]
  40e7b8:	stp	x3, x6, [sp, #128]
  40e7bc:	mov	x0, x11
  40e7c0:	str	w9, [sp, #144]
  40e7c4:	str	w10, [sp, #156]
  40e7c8:	str	x2, [sp, #160]
  40e7cc:	bl	401460 <strlen@plt>
  40e7d0:	ldr	x2, [sp, #160]
  40e7d4:	ldr	w10, [sp, #156]
  40e7d8:	cmp	w2, w0
  40e7dc:	ldp	x3, x6, [sp, #128]
  40e7e0:	b.eq	40e8a4 <printf@plt+0xd154>  // b.none
  40e7e4:	ldr	w9, [sp, #144]
  40e7e8:	cbz	x25, 40e830 <printf@plt+0xd0e0>
  40e7ec:	ldr	w0, [sp, #152]
  40e7f0:	cbnz	w0, 40e83c <printf@plt+0xd0ec>
  40e7f4:	ldr	w0, [x6, #8]
  40e7f8:	ldr	w1, [x25, #8]
  40e7fc:	cmp	w1, w0
  40e800:	b.ne	40e83c <printf@plt+0xd0ec>  // b.any
  40e804:	ldr	x0, [x6, #16]
  40e808:	ldr	x1, [x25, #16]
  40e80c:	cmp	x1, x0
  40e810:	b.ne	40e83c <printf@plt+0xd0ec>  // b.any
  40e814:	ldr	w0, [x6, #24]
  40e818:	ldr	w1, [x25, #24]
  40e81c:	cmp	w1, w0
  40e820:	csinc	w9, w9, wzr, eq  // eq = none
  40e824:	add	x6, x6, #0x20
  40e828:	add	w10, w10, #0x1
  40e82c:	b	40e724 <printf@plt+0xcfd4>
  40e830:	mov	x25, x6
  40e834:	str	w10, [sp, #120]
  40e838:	b	40e824 <printf@plt+0xd0d4>
  40e83c:	mov	w9, #0x1                   	// #1
  40e840:	b	40e824 <printf@plt+0xd0d4>
  40e844:	cbz	x25, 40e998 <printf@plt+0xd248>
  40e848:	ldr	w0, [sp, #112]
  40e84c:	ldr	w1, [x25, #8]
  40e850:	add	w0, w0, #0x1
  40e854:	str	w0, [x23]
  40e858:	ldrb	w2, [x3]
  40e85c:	cbz	w2, 40e91c <printf@plt+0xd1cc>
  40e860:	cbz	w1, 40e8b0 <printf@plt+0xd160>
  40e864:	add	x3, x3, #0x1
  40e868:	str	x3, [x23, #16]
  40e86c:	mov	x0, x26
  40e870:	bl	401460 <strlen@plt>
  40e874:	add	x4, x26, x0
  40e878:	str	x4, [x23, #32]
  40e87c:	ldr	x0, [sp, #104]
  40e880:	cbz	x0, 40e88c <printf@plt+0xd13c>
  40e884:	ldr	w1, [sp, #120]
  40e888:	str	w1, [x0]
  40e88c:	ldr	w0, [x25, #24]
  40e890:	ldr	x1, [x25, #16]
  40e894:	cbz	x1, 40e480 <printf@plt+0xcd30>
  40e898:	str	w0, [x1]
  40e89c:	mov	w0, #0x0                   	// #0
  40e8a0:	b	40e480 <printf@plt+0xcd30>
  40e8a4:	mov	x25, x6
  40e8a8:	str	w10, [sp, #120]
  40e8ac:	b	40e848 <printf@plt+0xd0f8>
  40e8b0:	cbz	w20, 40e8e0 <printf@plt+0xd190>
  40e8b4:	ldr	x1, [x28, x27]
  40e8b8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e8bc:	ldr	x3, [x25]
  40e8c0:	ldrb	w4, [x1, #1]
  40e8c4:	ldr	x0, [x0, #3488]
  40e8c8:	cmp	w4, #0x2d
  40e8cc:	ldr	x2, [x28]
  40e8d0:	b.ne	40e904 <printf@plt+0xd1b4>  // b.any
  40e8d4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e8d8:	add	x1, x1, #0x48c
  40e8dc:	bl	401470 <fprintf@plt>
  40e8e0:	ldr	x19, [x23, #32]
  40e8e4:	mov	x0, x19
  40e8e8:	bl	401460 <strlen@plt>
  40e8ec:	add	x19, x19, x0
  40e8f0:	ldr	w0, [x25, #24]
  40e8f4:	str	w0, [x23, #8]
  40e8f8:	str	x19, [x23, #32]
  40e8fc:	mov	w0, #0x3f                  	// #63
  40e900:	b	40e480 <printf@plt+0xcd30>
  40e904:	mov	x4, x3
  40e908:	ldrb	w3, [x1]
  40e90c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e910:	add	x1, x1, #0x4b9
  40e914:	bl	401470 <fprintf@plt>
  40e918:	b	40e8e0 <printf@plt+0xd190>
  40e91c:	cmp	w1, #0x1
  40e920:	b.ne	40e86c <printf@plt+0xd11c>  // b.any
  40e924:	cmp	w0, w21
  40e928:	b.ge	40e948 <printf@plt+0xd1f8>  // b.tcont
  40e92c:	add	x27, x28, x27
  40e930:	ldr	w0, [sp, #112]
  40e934:	add	w24, w0, #0x2
  40e938:	ldr	x0, [x27, #8]
  40e93c:	str	w24, [x23]
  40e940:	str	x0, [x23, #16]
  40e944:	b	40e86c <printf@plt+0xd11c>
  40e948:	cbz	w20, 40e968 <printf@plt+0xd218>
  40e94c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e950:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e954:	ldr	x3, [x28, x27]
  40e958:	add	x1, x1, #0x4e6
  40e95c:	ldr	x0, [x0, #3488]
  40e960:	ldr	x2, [x28]
  40e964:	bl	401470 <fprintf@plt>
  40e968:	ldr	x20, [x23, #32]
  40e96c:	mov	x0, x20
  40e970:	bl	401460 <strlen@plt>
  40e974:	add	x20, x20, x0
  40e978:	ldr	w0, [x25, #24]
  40e97c:	str	w0, [x23, #8]
  40e980:	str	x20, [x23, #32]
  40e984:	ldrb	w0, [x19]
  40e988:	cmp	w0, #0x3a
  40e98c:	b.ne	40e8fc <printf@plt+0xd1ac>  // b.any
  40e990:	mov	w0, #0x3a                  	// #58
  40e994:	b	40e480 <printf@plt+0xcd30>
  40e998:	ldr	w0, [sp, #152]
  40e99c:	cbz	w0, 40e9e4 <printf@plt+0xd294>
  40e9a0:	cmp	w24, #0x2d
  40e9a4:	b.eq	40edb8 <printf@plt+0xd668>  // b.none
  40e9a8:	ldrb	w1, [x26]
  40e9ac:	mov	x0, x19
  40e9b0:	bl	4014f0 <strchr@plt>
  40e9b4:	cbnz	x0, 40ea1c <printf@plt+0xd2cc>
  40e9b8:	cbz	w20, 40ea0c <printf@plt+0xd2bc>
  40e9bc:	ldr	x0, [sp, #96]
  40e9c0:	mov	x4, x26
  40e9c4:	ldr	x2, [x28]
  40e9c8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e9cc:	ldrb	w3, [x0]
  40e9d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e9d4:	add	x1, x1, #0x52c
  40e9d8:	ldr	x0, [x0, #3488]
  40e9dc:	bl	401470 <fprintf@plt>
  40e9e0:	b	40ea0c <printf@plt+0xd2bc>
  40e9e4:	cbz	w20, 40ea0c <printf@plt+0xd2bc>
  40e9e8:	cmp	w24, #0x2d
  40e9ec:	b.ne	40e9bc <printf@plt+0xd26c>  // b.any
  40e9f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e9f4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40e9f8:	ldr	x2, [x28]
  40e9fc:	mov	x3, x26
  40ea00:	ldr	x0, [x0, #3488]
  40ea04:	add	x1, x1, #0x50c
  40ea08:	bl	401470 <fprintf@plt>
  40ea0c:	adrp	x0, 410000 <_ZdlPvm@@Base+0xe48>
  40ea10:	add	x0, x0, #0x8cd
  40ea14:	str	x0, [x23, #32]
  40ea18:	b	40e764 <printf@plt+0xd014>
  40ea1c:	add	x25, x26, #0x1
  40ea20:	str	x25, [x23, #32]
  40ea24:	mov	x0, x19
  40ea28:	ldrb	w24, [x26]
  40ea2c:	mov	w1, w24
  40ea30:	bl	4014f0 <strchr@plt>
  40ea34:	ldrb	w1, [x26, #1]
  40ea38:	cbnz	w1, 40ea48 <printf@plt+0xd2f8>
  40ea3c:	ldr	w1, [x23]
  40ea40:	add	w1, w1, #0x1
  40ea44:	str	w1, [x23]
  40ea48:	cmp	w24, #0x3a
  40ea4c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40ea50:	b.ne	40ea90 <printf@plt+0xd340>  // b.any
  40ea54:	cbz	w20, 40ea7c <printf@plt+0xd32c>
  40ea58:	ldr	w1, [x23, #44]
  40ea5c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ea60:	mov	w3, w24
  40ea64:	ldr	x0, [x0, #3488]
  40ea68:	ldr	x2, [x28]
  40ea6c:	cbz	w1, 40ea84 <printf@plt+0xd334>
  40ea70:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ea74:	add	x1, x1, #0x54c
  40ea78:	bl	401470 <fprintf@plt>
  40ea7c:	str	w24, [x23, #8]
  40ea80:	b	40e8fc <printf@plt+0xd1ac>
  40ea84:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ea88:	add	x1, x1, #0x566
  40ea8c:	b	40ea78 <printf@plt+0xd328>
  40ea90:	ldrb	w2, [x0]
  40ea94:	ldrb	w1, [x0, #1]
  40ea98:	cmp	w2, #0x57
  40ea9c:	b.ne	40ed14 <printf@plt+0xd5c4>  // b.any
  40eaa0:	cmp	w1, #0x3b
  40eaa4:	b.ne	40ed14 <printf@plt+0xd5c4>  // b.any
  40eaa8:	ldrb	w1, [x26, #1]
  40eaac:	ldr	w0, [x23]
  40eab0:	cbz	w1, 40eb54 <printf@plt+0xd404>
  40eab4:	add	w0, w0, #0x1
  40eab8:	str	w0, [x23]
  40eabc:	str	x25, [x23, #16]
  40eac0:	ldr	x27, [x23, #16]
  40eac4:	str	x27, [x23, #32]
  40eac8:	mov	x25, x27
  40eacc:	ldrb	w6, [x25]
  40ead0:	cmp	w6, #0x3d
  40ead4:	ccmp	w6, #0x0, #0x4, ne  // ne = any
  40ead8:	b.ne	40eba8 <printf@plt+0xd458>  // b.any
  40eadc:	sub	x0, x25, x27
  40eae0:	mov	w5, #0x0                   	// #0
  40eae4:	mov	w24, #0x0                   	// #0
  40eae8:	mov	x26, #0x0                   	// #0
  40eaec:	str	wzr, [sp, #96]
  40eaf0:	str	x0, [sp, #112]
  40eaf4:	sub	w0, w25, w27
  40eaf8:	str	x0, [sp, #120]
  40eafc:	ldr	x9, [x22]
  40eb00:	cbnz	x9, 40ebb0 <printf@plt+0xd460>
  40eb04:	ldr	w0, [sp, #96]
  40eb08:	cbz	w0, 40ec24 <printf@plt+0xd4d4>
  40eb0c:	cbz	w20, 40eb30 <printf@plt+0xd3e0>
  40eb10:	ldrsw	x0, [x23]
  40eb14:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40eb18:	ldr	x2, [x28]
  40eb1c:	add	x1, x1, #0x5a7
  40eb20:	ldr	x3, [x28, x0, lsl #3]
  40eb24:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eb28:	ldr	x0, [x0, #3488]
  40eb2c:	bl	401470 <fprintf@plt>
  40eb30:	ldr	x19, [x23, #32]
  40eb34:	mov	x0, x19
  40eb38:	bl	401460 <strlen@plt>
  40eb3c:	add	x19, x19, x0
  40eb40:	ldr	w0, [x23]
  40eb44:	str	x19, [x23, #32]
  40eb48:	add	w0, w0, #0x1
  40eb4c:	str	w0, [x23]
  40eb50:	b	40e8fc <printf@plt+0xd1ac>
  40eb54:	cmp	w21, w0
  40eb58:	b.ne	40eb94 <printf@plt+0xd444>  // b.any
  40eb5c:	cbz	w20, 40eb7c <printf@plt+0xd42c>
  40eb60:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eb64:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40eb68:	ldr	x2, [x28]
  40eb6c:	mov	w3, w24
  40eb70:	ldr	x0, [x0, #3488]
  40eb74:	add	x1, x1, #0x580
  40eb78:	bl	401470 <fprintf@plt>
  40eb7c:	str	w24, [x23, #8]
  40eb80:	mov	w3, #0x3f                  	// #63
  40eb84:	ldrb	w0, [x19]
  40eb88:	cmp	w0, #0x3a
  40eb8c:	csel	w0, w0, w3, eq  // eq = none
  40eb90:	b	40e480 <printf@plt+0xcd30>
  40eb94:	add	w1, w0, #0x1
  40eb98:	ldr	x0, [x28, w0, sxtw #3]
  40eb9c:	str	w1, [x23]
  40eba0:	str	x0, [x23, #16]
  40eba4:	b	40eac0 <printf@plt+0xd370>
  40eba8:	add	x25, x25, #0x1
  40ebac:	b	40eacc <printf@plt+0xd37c>
  40ebb0:	ldr	x2, [sp, #112]
  40ebb4:	mov	x1, x27
  40ebb8:	mov	x0, x9
  40ebbc:	str	w6, [sp, #128]
  40ebc0:	str	x9, [sp, #136]
  40ebc4:	str	w5, [sp, #152]
  40ebc8:	bl	4015a0 <strncmp@plt>
  40ebcc:	ldr	w6, [sp, #128]
  40ebd0:	ldr	w5, [sp, #152]
  40ebd4:	cbnz	w0, 40ec0c <printf@plt+0xd4bc>
  40ebd8:	ldr	x9, [sp, #136]
  40ebdc:	str	w6, [sp, #128]
  40ebe0:	str	w5, [sp, #152]
  40ebe4:	mov	x0, x9
  40ebe8:	bl	401460 <strlen@plt>
  40ebec:	ldr	x1, [sp, #120]
  40ebf0:	ldr	w6, [sp, #128]
  40ebf4:	ldr	w5, [sp, #152]
  40ebf8:	cmp	x1, x0
  40ebfc:	b.eq	40ec34 <printf@plt+0xd4e4>  // b.none
  40ec00:	cbnz	x26, 40ec18 <printf@plt+0xd4c8>
  40ec04:	mov	w24, w5
  40ec08:	mov	x26, x22
  40ec0c:	add	x22, x22, #0x20
  40ec10:	add	w5, w5, #0x1
  40ec14:	b	40eafc <printf@plt+0xd3ac>
  40ec18:	mov	w0, #0x1                   	// #1
  40ec1c:	str	w0, [sp, #96]
  40ec20:	b	40ec0c <printf@plt+0xd4bc>
  40ec24:	cbnz	x26, 40ec3c <printf@plt+0xd4ec>
  40ec28:	mov	w0, #0x57                  	// #87
  40ec2c:	str	xzr, [x23, #32]
  40ec30:	b	40e480 <printf@plt+0xcd30>
  40ec34:	mov	w24, w5
  40ec38:	mov	x26, x22
  40ec3c:	ldr	w0, [x26, #8]
  40ec40:	cbz	w6, 40ecb0 <printf@plt+0xd560>
  40ec44:	cbz	w0, 40ec78 <printf@plt+0xd528>
  40ec48:	add	x4, x25, #0x1
  40ec4c:	str	x4, [x23, #16]
  40ec50:	mov	x0, x27
  40ec54:	bl	401460 <strlen@plt>
  40ec58:	add	x27, x27, x0
  40ec5c:	str	x27, [x23, #32]
  40ec60:	ldr	x0, [sp, #104]
  40ec64:	cbz	x0, 40ec6c <printf@plt+0xd51c>
  40ec68:	str	w24, [x0]
  40ec6c:	ldr	w0, [x26, #24]
  40ec70:	ldr	x1, [x26, #16]
  40ec74:	b	40e894 <printf@plt+0xd144>
  40ec78:	cbz	w20, 40ec98 <printf@plt+0xd548>
  40ec7c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ec80:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ec84:	ldr	x3, [x26]
  40ec88:	add	x1, x1, #0x5c8
  40ec8c:	ldr	x0, [x0, #3488]
  40ec90:	ldr	x2, [x28]
  40ec94:	bl	401470 <fprintf@plt>
  40ec98:	ldr	x19, [x23, #32]
  40ec9c:	mov	x0, x19
  40eca0:	bl	401460 <strlen@plt>
  40eca4:	add	x19, x19, x0
  40eca8:	str	x19, [x23, #32]
  40ecac:	b	40e8fc <printf@plt+0xd1ac>
  40ecb0:	cmp	w0, #0x1
  40ecb4:	b.ne	40ec50 <printf@plt+0xd500>  // b.any
  40ecb8:	ldr	w0, [x23]
  40ecbc:	cmp	w0, w21
  40ecc0:	b.ge	40ecd8 <printf@plt+0xd588>  // b.tcont
  40ecc4:	add	w1, w0, #0x1
  40ecc8:	ldr	x0, [x28, w0, sxtw #3]
  40eccc:	str	w1, [x23]
  40ecd0:	str	x0, [x23, #16]
  40ecd4:	b	40ec50 <printf@plt+0xd500>
  40ecd8:	cbz	w20, 40ecfc <printf@plt+0xd5ac>
  40ecdc:	add	x0, x28, w0, sxtw #3
  40ece0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ece4:	ldr	x2, [x28]
  40ece8:	add	x1, x1, #0x4e6
  40ecec:	ldur	x3, [x0, #-8]
  40ecf0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ecf4:	ldr	x0, [x0, #3488]
  40ecf8:	bl	401470 <fprintf@plt>
  40ecfc:	ldr	x20, [x23, #32]
  40ed00:	mov	x0, x20
  40ed04:	bl	401460 <strlen@plt>
  40ed08:	add	x20, x20, x0
  40ed0c:	str	x20, [x23, #32]
  40ed10:	b	40e984 <printf@plt+0xd234>
  40ed14:	cmp	w1, #0x3a
  40ed18:	b.ne	40ed4c <printf@plt+0xd5fc>  // b.any
  40ed1c:	ldrb	w0, [x0, #2]
  40ed20:	ldrb	w1, [x26, #1]
  40ed24:	cmp	w0, #0x3a
  40ed28:	b.ne	40ed54 <printf@plt+0xd604>  // b.any
  40ed2c:	cbz	w1, 40ed44 <printf@plt+0xd5f4>
  40ed30:	ldr	w0, [x23]
  40ed34:	str	x25, [x23, #16]
  40ed38:	add	w0, w0, #0x1
  40ed3c:	str	w0, [x23]
  40ed40:	b	40ed48 <printf@plt+0xd5f8>
  40ed44:	str	xzr, [x23, #16]
  40ed48:	str	xzr, [x23, #32]
  40ed4c:	mov	w0, w24
  40ed50:	b	40e480 <printf@plt+0xcd30>
  40ed54:	ldr	w0, [x23]
  40ed58:	cbz	w1, 40ed64 <printf@plt+0xd614>
  40ed5c:	str	x25, [x23, #16]
  40ed60:	b	40ed38 <printf@plt+0xd5e8>
  40ed64:	cmp	w21, w0
  40ed68:	b.ne	40eda4 <printf@plt+0xd654>  // b.any
  40ed6c:	cbz	w20, 40ed8c <printf@plt+0xd63c>
  40ed70:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ed74:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ed78:	ldr	x2, [x28]
  40ed7c:	mov	w3, w24
  40ed80:	ldr	x0, [x0, #3488]
  40ed84:	add	x1, x1, #0x580
  40ed88:	bl	401470 <fprintf@plt>
  40ed8c:	str	w24, [x23, #8]
  40ed90:	mov	w0, #0x3f                  	// #63
  40ed94:	ldrb	w24, [x19]
  40ed98:	cmp	w24, #0x3a
  40ed9c:	csel	w24, w24, w0, eq  // eq = none
  40eda0:	b	40ed48 <printf@plt+0xd5f8>
  40eda4:	add	w1, w0, #0x1
  40eda8:	ldr	x0, [x28, w0, sxtw #3]
  40edac:	str	w1, [x23]
  40edb0:	str	x0, [x23, #16]
  40edb4:	b	40ed48 <printf@plt+0xd5f8>
  40edb8:	cbnz	w20, 40e9f0 <printf@plt+0xd2a0>
  40edbc:	b	40ea0c <printf@plt+0xd2bc>
  40edc0:	stp	x29, x30, [sp, #-48]!
  40edc4:	mov	x29, sp
  40edc8:	stp	x19, x20, [sp, #16]
  40edcc:	adrp	x20, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40edd0:	stp	x21, x22, [sp, #32]
  40edd4:	add	x22, x20, #0xc68
  40edd8:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x3260>
  40eddc:	add	x19, x21, #0x1e8
  40ede0:	ldr	w7, [x20, #3176]
  40ede4:	str	w7, [x21, #488]
  40ede8:	ldr	w7, [x22, #4]
  40edec:	str	w7, [x19, #4]
  40edf0:	mov	x7, x19
  40edf4:	bl	40e43c <printf@plt+0xccec>
  40edf8:	ldr	w1, [x21, #488]
  40edfc:	str	w1, [x20, #3176]
  40ee00:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x3260>
  40ee04:	ldr	x2, [x19, #16]
  40ee08:	str	x2, [x1, #664]
  40ee0c:	ldr	w1, [x19, #8]
  40ee10:	str	w1, [x22, #8]
  40ee14:	ldp	x19, x20, [sp, #16]
  40ee18:	ldp	x21, x22, [sp, #32]
  40ee1c:	ldp	x29, x30, [sp], #48
  40ee20:	ret
  40ee24:	mov	w6, #0x1                   	// #1
  40ee28:	mov	w5, #0x0                   	// #0
  40ee2c:	mov	x4, #0x0                   	// #0
  40ee30:	mov	x3, #0x0                   	// #0
  40ee34:	b	40edc0 <printf@plt+0xd670>
  40ee38:	mov	w6, #0x0                   	// #0
  40ee3c:	mov	w5, #0x0                   	// #0
  40ee40:	b	40edc0 <printf@plt+0xd670>
  40ee44:	mov	x7, x5
  40ee48:	mov	w6, #0x0                   	// #0
  40ee4c:	mov	w5, #0x0                   	// #0
  40ee50:	b	40e43c <printf@plt+0xccec>
  40ee54:	mov	w6, #0x0                   	// #0
  40ee58:	mov	w5, #0x1                   	// #1
  40ee5c:	b	40edc0 <printf@plt+0xd670>
  40ee60:	mov	x7, x5
  40ee64:	mov	w6, #0x0                   	// #0
  40ee68:	mov	w5, #0x1                   	// #1
  40ee6c:	b	40e43c <printf@plt+0xccec>
  40ee70:	stp	x29, x30, [sp, #-48]!
  40ee74:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40ee78:	add	x1, x1, #0x5f6
  40ee7c:	mov	x29, sp
  40ee80:	add	x0, sp, #0x20
  40ee84:	str	x19, [sp, #16]
  40ee88:	bl	40fab0 <_ZdlPvm@@Base+0x8f8>
  40ee8c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee90:	ldr	x1, [x0, #3480]
  40ee94:	add	x0, sp, #0x20
  40ee98:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  40ee9c:	add	x0, sp, #0x20
  40eea0:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40eea4:	ldr	x19, [sp, #16]
  40eea8:	ldp	x29, x30, [sp], #48
  40eeac:	ret
  40eeb0:	mov	x19, x0
  40eeb4:	add	x0, sp, #0x20
  40eeb8:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40eebc:	mov	x0, x19
  40eec0:	bl	4016f0 <_Unwind_Resume@plt>
  40eec4:	stp	x29, x30, [sp, #-48]!
  40eec8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40eecc:	add	x1, x1, #0x612
  40eed0:	mov	x29, sp
  40eed4:	add	x0, sp, #0x20
  40eed8:	str	x19, [sp, #16]
  40eedc:	bl	40fab0 <_ZdlPvm@@Base+0x8f8>
  40eee0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eee4:	ldr	x1, [x0, #3480]
  40eee8:	add	x0, sp, #0x20
  40eeec:	bl	4102c0 <_ZdlPvm@@Base+0x1108>
  40eef0:	add	x0, sp, #0x20
  40eef4:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40eef8:	ldr	x19, [sp, #16]
  40eefc:	ldp	x29, x30, [sp], #48
  40ef00:	ret
  40ef04:	mov	x19, x0
  40ef08:	add	x0, sp, #0x20
  40ef0c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40ef10:	mov	x0, x19
  40ef14:	bl	4016f0 <_Unwind_Resume@plt>
  40ef18:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x3260>
  40ef1c:	mov	w1, w0
  40ef20:	add	x2, x2, #0x220
  40ef24:	tbnz	w0, #31, 40ef4c <printf@plt+0xd7fc>
  40ef28:	add	x0, x2, #0x14
  40ef2c:	mov	w3, #0xa                   	// #10
  40ef30:	udiv	w2, w1, w3
  40ef34:	msub	w1, w2, w3, w1
  40ef38:	add	w1, w1, #0x30
  40ef3c:	strb	w1, [x0, #-1]!
  40ef40:	mov	w1, w2
  40ef44:	cbnz	w2, 40ef30 <printf@plt+0xd7e0>
  40ef48:	ret
  40ef4c:	add	x2, x2, #0x14
  40ef50:	mov	w4, #0xa                   	// #10
  40ef54:	mov	w5, #0x30                  	// #48
  40ef58:	sdiv	w3, w1, w4
  40ef5c:	mov	x0, x2
  40ef60:	msub	w1, w3, w4, w1
  40ef64:	sub	w1, w5, w1
  40ef68:	strb	w1, [x2, #-1]!
  40ef6c:	mov	w1, w3
  40ef70:	cbnz	w3, 40ef58 <printf@plt+0xd808>
  40ef74:	mov	w1, #0x2d                  	// #45
  40ef78:	sub	x0, x0, #0x2
  40ef7c:	sturb	w1, [x2, #-1]
  40ef80:	b	40ef48 <printf@plt+0xd7f8>
  40ef84:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x3260>
  40ef88:	add	x1, x1, #0x220
  40ef8c:	mov	w2, w0
  40ef90:	add	x0, x1, #0x29
  40ef94:	mov	w4, #0xa                   	// #10
  40ef98:	udiv	w3, w2, w4
  40ef9c:	msub	w1, w3, w4, w2
  40efa0:	add	w1, w1, #0x30
  40efa4:	strb	w1, [x0, #-1]!
  40efa8:	mov	w1, w2
  40efac:	mov	w2, w3
  40efb0:	cmp	w1, #0x9
  40efb4:	b.hi	40ef98 <printf@plt+0xd848>  // b.pmore
  40efb8:	ret
  40efbc:	stp	x29, x30, [sp, #-48]!
  40efc0:	mov	x1, x0
  40efc4:	mov	x29, sp
  40efc8:	stp	x19, x20, [sp, #16]
  40efcc:	ldrb	w0, [x1]
  40efd0:	cmp	w0, #0x20
  40efd4:	b.ne	40efe0 <printf@plt+0xd890>  // b.any
  40efd8:	add	x1, x1, #0x1
  40efdc:	b	40efcc <printf@plt+0xd87c>
  40efe0:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x2260>
  40efe4:	add	x2, x2, #0x9c4
  40efe8:	ldrb	w0, [x2, w0, sxtw]
  40efec:	cbz	w0, 40f10c <printf@plt+0xd9bc>
  40eff0:	mov	w20, #0x0                   	// #0
  40eff4:	mov	w4, #0xa                   	// #10
  40eff8:	ldrb	w0, [x1], #1
  40effc:	sub	w0, w0, #0x30
  40f000:	ldrb	w3, [x1]
  40f004:	madd	w20, w20, w4, w0
  40f008:	ldrb	w0, [x1]
  40f00c:	ldrb	w3, [x2, x3]
  40f010:	cbnz	w3, 40eff8 <printf@plt+0xd8a8>
  40f014:	cmp	w0, #0xa
  40f018:	b.eq	40f024 <printf@plt+0xd8d4>  // b.none
  40f01c:	and	w0, w0, #0xffffffdf
  40f020:	cbnz	w0, 40f10c <printf@plt+0xd9bc>
  40f024:	ldrb	w0, [x1]
  40f028:	cmp	w0, #0x20
  40f02c:	b.ne	40f038 <printf@plt+0xd8e8>  // b.any
  40f030:	add	x1, x1, #0x1
  40f034:	b	40f024 <printf@plt+0xd8d4>
  40f038:	cbz	w0, 40f044 <printf@plt+0xd8f4>
  40f03c:	cmp	w0, #0xa
  40f040:	b.ne	40f060 <printf@plt+0xd910>  // b.any
  40f044:	mov	w19, #0x1                   	// #1
  40f048:	mov	w0, w20
  40f04c:	bl	4103d8 <_ZdlPvm@@Base+0x1220>
  40f050:	mov	w0, w19
  40f054:	ldp	x19, x20, [sp, #16]
  40f058:	ldp	x29, x30, [sp], #48
  40f05c:	ret
  40f060:	mov	x19, x1
  40f064:	ldrb	w0, [x19]
  40f068:	and	w2, w0, #0xffffffdf
  40f06c:	cbz	w2, 40f088 <printf@plt+0xd938>
  40f070:	cmp	w0, #0xa
  40f074:	b.eq	40f088 <printf@plt+0xd938>  // b.none
  40f078:	cmp	w0, #0x5c
  40f07c:	b.eq	40f088 <printf@plt+0xd938>  // b.none
  40f080:	add	x19, x19, #0x1
  40f084:	b	40f064 <printf@plt+0xd914>
  40f088:	sub	w2, w19, w1
  40f08c:	add	x0, sp, #0x20
  40f090:	bl	40fa40 <_ZdlPvm@@Base+0x888>
  40f094:	ldrb	w0, [x19]
  40f098:	cmp	w0, #0x20
  40f09c:	b.ne	40f0a8 <printf@plt+0xd958>  // b.any
  40f0a0:	add	x19, x19, #0x1
  40f0a4:	b	40f094 <printf@plt+0xd944>
  40f0a8:	cmp	w0, #0xa
  40f0ac:	b.eq	40f0b4 <printf@plt+0xd964>  // b.none
  40f0b0:	cbnz	w0, 40f104 <printf@plt+0xd9b4>
  40f0b4:	ldp	w1, w0, [sp, #40]
  40f0b8:	cmp	w1, w0
  40f0bc:	b.ge	40f0e0 <printf@plt+0xd990>  // b.tcont
  40f0c0:	ldr	w0, [sp, #40]
  40f0c4:	add	w1, w0, #0x1
  40f0c8:	str	w1, [sp, #40]
  40f0cc:	ldr	x1, [sp, #32]
  40f0d0:	strb	wzr, [x1, w0, sxtw]
  40f0d4:	ldr	x0, [sp, #32]
  40f0d8:	bl	410394 <_ZdlPvm@@Base+0x11dc>
  40f0dc:	b	40f0ec <printf@plt+0xd99c>
  40f0e0:	add	x0, sp, #0x20
  40f0e4:	bl	40fcbc <_ZdlPvm@@Base+0xb04>
  40f0e8:	b	40f0c0 <printf@plt+0xd970>
  40f0ec:	mov	w0, w20
  40f0f0:	bl	4103d8 <_ZdlPvm@@Base+0x1220>
  40f0f4:	mov	w19, #0x1                   	// #1
  40f0f8:	add	x0, sp, #0x20
  40f0fc:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40f100:	b	40f050 <printf@plt+0xd900>
  40f104:	mov	w19, #0x0                   	// #0
  40f108:	b	40f0f8 <printf@plt+0xd9a8>
  40f10c:	mov	w19, #0x0                   	// #0
  40f110:	b	40f050 <printf@plt+0xd900>
  40f114:	mov	x19, x0
  40f118:	add	x0, sp, #0x20
  40f11c:	bl	40fb4c <_ZdlPvm@@Base+0x994>
  40f120:	mov	x0, x19
  40f124:	bl	4016f0 <_Unwind_Resume@plt>
  40f128:	ret
  40f12c:	stp	x29, x30, [sp, #-32]!
  40f130:	mov	x29, sp
  40f134:	str	x19, [sp, #16]
  40f138:	mov	x19, x0
  40f13c:	bl	401460 <strlen@plt>
  40f140:	mov	x2, x0
  40f144:	mov	x1, x19
  40f148:	mov	w0, #0x2                   	// #2
  40f14c:	ldr	x19, [sp, #16]
  40f150:	ldp	x29, x30, [sp], #32
  40f154:	b	401670 <write@plt>

000000000040f158 <_Znwm@@Base>:
  40f158:	cmp	x0, #0x0
  40f15c:	stp	x29, x30, [sp, #-16]!
  40f160:	csinc	x0, x0, xzr, ne  // ne = any
  40f164:	mov	x29, sp
  40f168:	mov	w0, w0
  40f16c:	bl	401680 <malloc@plt>
  40f170:	cbnz	x0, 40f1a4 <_Znwm@@Base+0x4c>
  40f174:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x3260>
  40f178:	ldr	x0, [x0, #640]
  40f17c:	cbz	x0, 40f190 <_Znwm@@Base+0x38>
  40f180:	bl	40f12c <printf@plt+0xd9dc>
  40f184:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40f188:	add	x0, x0, #0x3b4
  40f18c:	bl	40f12c <printf@plt+0xd9dc>
  40f190:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40f194:	add	x0, x0, #0x68d
  40f198:	bl	40f12c <printf@plt+0xd9dc>
  40f19c:	mov	w0, #0xffffffff            	// #-1
  40f1a0:	bl	401500 <_exit@plt>
  40f1a4:	ldp	x29, x30, [sp], #16
  40f1a8:	ret

000000000040f1ac <_ZdlPv@@Base>:
  40f1ac:	cbz	x0, 40f1b4 <_ZdlPv@@Base+0x8>
  40f1b0:	b	4014e0 <free@plt>
  40f1b4:	ret

000000000040f1b8 <_ZdlPvm@@Base>:
  40f1b8:	cbz	x0, 40f1c0 <_ZdlPvm@@Base+0x8>
  40f1bc:	b	4014e0 <free@plt>
  40f1c0:	ret
  40f1c4:	stp	x29, x30, [sp, #-32]!
  40f1c8:	mov	x29, sp
  40f1cc:	str	x19, [sp, #16]
  40f1d0:	mov	x19, x0
  40f1d4:	cbnz	x0, 40f1e8 <_ZdlPvm@@Base+0x30>
  40f1d8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f1dc:	mov	w0, #0x1b                  	// #27
  40f1e0:	add	x1, x1, #0x69c
  40f1e4:	bl	40dbb0 <printf@plt+0xc460>
  40f1e8:	mov	x0, #0x0                   	// #0
  40f1ec:	ldrb	w1, [x19]
  40f1f0:	cbz	w1, 40f214 <_ZdlPvm@@Base+0x5c>
  40f1f4:	and	x1, x1, #0xff
  40f1f8:	add	x19, x19, #0x1
  40f1fc:	add	x0, x1, x0, lsl #4
  40f200:	ands	x1, x0, #0xf0000000
  40f204:	b.eq	40f1ec <_ZdlPvm@@Base+0x34>  // b.none
  40f208:	and	x0, x0, #0xffffffff0fffffff
  40f20c:	eor	x0, x0, x1, lsr #24
  40f210:	b	40f1ec <_ZdlPvm@@Base+0x34>
  40f214:	ldr	x19, [sp, #16]
  40f218:	ldp	x29, x30, [sp], #32
  40f21c:	ret
  40f220:	stp	x29, x30, [sp, #-48]!
  40f224:	mov	x29, sp
  40f228:	stp	x19, x20, [sp, #16]
  40f22c:	adrp	x19, 417000 <_ZdlPvm@@Base+0x7e48>
  40f230:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x3260>
  40f234:	add	x19, x19, #0x6d0
  40f238:	add	x20, x20, #0x1c8
  40f23c:	stp	x21, x22, [sp, #32]
  40f240:	adrp	x22, 417000 <_ZdlPvm@@Base+0x7e48>
  40f244:	mov	w21, w0
  40f248:	add	x22, x22, #0x6b9
  40f24c:	ldr	w0, [x19]
  40f250:	cmp	w0, w21
  40f254:	b.hi	40f278 <_ZdlPvm@@Base+0xc0>  // b.pmore
  40f258:	cbnz	w0, 40f270 <_ZdlPvm@@Base+0xb8>
  40f25c:	mov	x3, x20
  40f260:	mov	x2, x20
  40f264:	mov	x1, x20
  40f268:	mov	x0, x22
  40f26c:	bl	40e30c <printf@plt+0xcbbc>
  40f270:	add	x19, x19, #0x4
  40f274:	b	40f24c <_ZdlPvm@@Base+0x94>
  40f278:	ldp	x19, x20, [sp, #16]
  40f27c:	ldp	x21, x22, [sp, #32]
  40f280:	ldp	x29, x30, [sp], #48
  40f284:	ret
  40f288:	stp	x29, x30, [sp, #-80]!
  40f28c:	mov	x29, sp
  40f290:	stp	x19, x20, [sp, #16]
  40f294:	mov	x19, x1
  40f298:	stp	x21, x22, [sp, #32]
  40f29c:	mov	x21, x2
  40f2a0:	stp	x23, x24, [sp, #48]
  40f2a4:	mov	x23, x0
  40f2a8:	mov	w24, w4
  40f2ac:	str	x25, [sp, #64]
  40f2b0:	cbz	w3, 40f2d4 <_ZdlPvm@@Base+0x11c>
  40f2b4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40f2b8:	add	x0, x0, #0x728
  40f2bc:	bl	4016c0 <getenv@plt>
  40f2c0:	mov	x20, x0
  40f2c4:	cbnz	x19, 40f2dc <_ZdlPvm@@Base+0x124>
  40f2c8:	mov	x22, #0x0                   	// #0
  40f2cc:	mov	x0, #0x0                   	// #0
  40f2d0:	b	40f2fc <_ZdlPvm@@Base+0x144>
  40f2d4:	mov	x20, #0x0                   	// #0
  40f2d8:	b	40f2c4 <_ZdlPvm@@Base+0x10c>
  40f2dc:	mov	x0, x19
  40f2e0:	bl	4016c0 <getenv@plt>
  40f2e4:	mov	x22, x0
  40f2e8:	cbz	x0, 40f2c8 <_ZdlPvm@@Base+0x110>
  40f2ec:	ldrb	w1, [x0]
  40f2f0:	cbz	w1, 40f2cc <_ZdlPvm@@Base+0x114>
  40f2f4:	bl	401460 <strlen@plt>
  40f2f8:	add	x0, x0, #0x1
  40f2fc:	cmp	w24, #0x0
  40f300:	add	x25, x0, #0x1
  40f304:	cset	x19, ne  // ne = any
  40f308:	lsl	x19, x19, #1
  40f30c:	cbz	x20, 40f400 <_ZdlPvm@@Base+0x248>
  40f310:	ldrb	w0, [x20]
  40f314:	cbz	w0, 40f400 <_ZdlPvm@@Base+0x248>
  40f318:	mov	x0, x20
  40f31c:	bl	401460 <strlen@plt>
  40f320:	add	x0, x0, #0x1
  40f324:	add	x19, x19, x0
  40f328:	add	x19, x19, x25
  40f32c:	cbz	x21, 40f408 <_ZdlPvm@@Base+0x250>
  40f330:	ldrb	w0, [x21]
  40f334:	cbz	w0, 40f408 <_ZdlPvm@@Base+0x250>
  40f338:	mov	x0, x21
  40f33c:	bl	401460 <strlen@plt>
  40f340:	add	x0, x0, x19
  40f344:	bl	401410 <_Znam@plt>
  40f348:	strb	wzr, [x0]
  40f34c:	mov	x19, x0
  40f350:	str	x0, [x23]
  40f354:	cbz	x22, 40f378 <_ZdlPvm@@Base+0x1c0>
  40f358:	ldrb	w1, [x22]
  40f35c:	cbz	w1, 40f378 <_ZdlPvm@@Base+0x1c0>
  40f360:	mov	x1, x22
  40f364:	bl	401740 <strcat@plt>
  40f368:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f36c:	mov	x0, x19
  40f370:	add	x1, x1, #0x43c
  40f374:	bl	401740 <strcat@plt>
  40f378:	cbz	w24, 40f39c <_ZdlPvm@@Base+0x1e4>
  40f37c:	mov	x0, x19
  40f380:	adrp	x1, 415000 <_ZdlPvm@@Base+0x5e48>
  40f384:	add	x1, x1, #0x970
  40f388:	bl	401740 <strcat@plt>
  40f38c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f390:	mov	x0, x19
  40f394:	add	x1, x1, #0x43c
  40f398:	bl	401740 <strcat@plt>
  40f39c:	cbz	x20, 40f3c4 <_ZdlPvm@@Base+0x20c>
  40f3a0:	ldrb	w0, [x20]
  40f3a4:	cbz	w0, 40f3c4 <_ZdlPvm@@Base+0x20c>
  40f3a8:	mov	x1, x20
  40f3ac:	mov	x0, x19
  40f3b0:	bl	401740 <strcat@plt>
  40f3b4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f3b8:	mov	x0, x19
  40f3bc:	add	x1, x1, #0x43c
  40f3c0:	bl	401740 <strcat@plt>
  40f3c4:	cbz	x21, 40f3dc <_ZdlPvm@@Base+0x224>
  40f3c8:	ldrb	w0, [x21]
  40f3cc:	cbz	w0, 40f3dc <_ZdlPvm@@Base+0x224>
  40f3d0:	mov	x1, x21
  40f3d4:	mov	x0, x19
  40f3d8:	bl	401740 <strcat@plt>
  40f3dc:	mov	x0, x19
  40f3e0:	bl	401460 <strlen@plt>
  40f3e4:	ldp	x19, x20, [sp, #16]
  40f3e8:	ldp	x21, x22, [sp, #32]
  40f3ec:	ldr	x25, [sp, #64]
  40f3f0:	str	w0, [x23, #8]
  40f3f4:	ldp	x23, x24, [sp, #48]
  40f3f8:	ldp	x29, x30, [sp], #80
  40f3fc:	ret
  40f400:	mov	x0, #0x0                   	// #0
  40f404:	b	40f324 <_ZdlPvm@@Base+0x16c>
  40f408:	mov	x0, #0x0                   	// #0
  40f40c:	b	40f340 <_ZdlPvm@@Base+0x188>
  40f410:	ldr	x0, [x0]
  40f414:	cbz	x0, 40f41c <_ZdlPvm@@Base+0x264>
  40f418:	b	401620 <_ZdaPv@plt>
  40f41c:	ret
  40f420:	stp	x29, x30, [sp, #-80]!
  40f424:	mov	x29, sp
  40f428:	stp	x21, x22, [sp, #32]
  40f42c:	mov	x21, x0
  40f430:	ldr	x22, [x0]
  40f434:	stp	x19, x20, [sp, #16]
  40f438:	mov	x0, x22
  40f43c:	stp	x23, x24, [sp, #48]
  40f440:	mov	x24, x1
  40f444:	str	x25, [sp, #64]
  40f448:	bl	401460 <strlen@plt>
  40f44c:	mov	x19, x0
  40f450:	mov	x0, x24
  40f454:	bl	401460 <strlen@plt>
  40f458:	mov	x20, x0
  40f45c:	add	w0, w0, w19
  40f460:	add	w0, w0, #0x2
  40f464:	bl	401410 <_Znam@plt>
  40f468:	str	x0, [x21]
  40f46c:	mov	x23, x0
  40f470:	ldr	w21, [x21, #8]
  40f474:	mov	x1, x22
  40f478:	sub	w25, w19, w21
  40f47c:	mov	x2, x25
  40f480:	bl	401430 <memcpy@plt>
  40f484:	add	x4, x23, x25
  40f488:	cbnz	w21, 40f498 <_ZdlPvm@@Base+0x2e0>
  40f48c:	add	x4, x4, #0x1
  40f490:	mov	w0, #0x3a                  	// #58
  40f494:	strb	w0, [x23, x25]
  40f498:	and	x20, x20, #0xffffffff
  40f49c:	mov	x0, x4
  40f4a0:	mov	x2, x20
  40f4a4:	mov	x1, x24
  40f4a8:	bl	401430 <memcpy@plt>
  40f4ac:	mov	x4, x0
  40f4b0:	add	x2, x0, x20
  40f4b4:	cbz	w21, 40f4e4 <_ZdlPvm@@Base+0x32c>
  40f4b8:	add	x3, x2, #0x1
  40f4bc:	mov	w0, #0x3a                  	// #58
  40f4c0:	and	x1, x19, #0xffffffff
  40f4c4:	strb	w0, [x4, x20]
  40f4c8:	mov	w20, w21
  40f4cc:	sub	x1, x1, w21, uxtw
  40f4d0:	mov	x2, x20
  40f4d4:	add	x1, x22, x1
  40f4d8:	mov	x0, x3
  40f4dc:	bl	401430 <memcpy@plt>
  40f4e0:	add	x2, x0, x20
  40f4e4:	strb	wzr, [x2]
  40f4e8:	mov	x0, x22
  40f4ec:	ldp	x19, x20, [sp, #16]
  40f4f0:	ldp	x21, x22, [sp, #32]
  40f4f4:	ldp	x23, x24, [sp, #48]
  40f4f8:	ldr	x25, [sp, #64]
  40f4fc:	ldp	x29, x30, [sp], #80
  40f500:	b	401620 <_ZdaPv@plt>
  40f504:	stp	x29, x30, [sp, #-112]!
  40f508:	mov	x29, sp
  40f50c:	stp	x19, x20, [sp, #16]
  40f510:	mov	x19, x0
  40f514:	stp	x21, x22, [sp, #32]
  40f518:	mov	x21, x1
  40f51c:	mov	x22, x2
  40f520:	stp	x23, x24, [sp, #48]
  40f524:	stp	x25, x26, [sp, #64]
  40f528:	stp	x27, x28, [sp, #80]
  40f52c:	cbnz	x1, 40f540 <_ZdlPvm@@Base+0x388>
  40f530:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f534:	mov	w0, #0x61                  	// #97
  40f538:	add	x1, x1, #0x72d
  40f53c:	bl	40dbb0 <printf@plt+0xc460>
  40f540:	ldrb	w0, [x21]
  40f544:	adrp	x23, 411000 <_ZdlPvm@@Base+0x1e48>
  40f548:	add	x23, x23, #0x77
  40f54c:	cmp	w0, #0x2f
  40f550:	b.eq	40f560 <_ZdlPvm@@Base+0x3a8>  // b.none
  40f554:	ldr	x20, [x19]
  40f558:	ldrb	w0, [x20]
  40f55c:	cbnz	w0, 40f5a4 <_ZdlPvm@@Base+0x3ec>
  40f560:	mov	x1, x23
  40f564:	mov	x0, x21
  40f568:	bl	401640 <fopen@plt>
  40f56c:	mov	x20, x0
  40f570:	cbz	x0, 40f6a0 <_ZdlPvm@@Base+0x4e8>
  40f574:	cbz	x22, 40f584 <_ZdlPvm@@Base+0x3cc>
  40f578:	mov	x0, x21
  40f57c:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40f580:	str	x0, [x22]
  40f584:	mov	x0, x20
  40f588:	ldp	x19, x20, [sp, #16]
  40f58c:	ldp	x21, x22, [sp, #32]
  40f590:	ldp	x23, x24, [sp, #48]
  40f594:	ldp	x25, x26, [sp, #64]
  40f598:	ldp	x27, x28, [sp, #80]
  40f59c:	ldp	x29, x30, [sp], #112
  40f5a0:	ret
  40f5a4:	mov	x0, x21
  40f5a8:	adrp	x25, 413000 <_ZdlPvm@@Base+0x3e48>
  40f5ac:	bl	401460 <strlen@plt>
  40f5b0:	add	x25, x25, #0x6f6
  40f5b4:	mov	w24, w0
  40f5b8:	mov	x0, x20
  40f5bc:	mov	w1, #0x3a                  	// #58
  40f5c0:	bl	4014f0 <strchr@plt>
  40f5c4:	mov	x19, x0
  40f5c8:	cbnz	x0, 40f5d8 <_ZdlPvm@@Base+0x420>
  40f5cc:	mov	x0, x20
  40f5d0:	bl	401460 <strlen@plt>
  40f5d4:	add	x19, x20, x0
  40f5d8:	cmp	x20, x19
  40f5dc:	b.cs	40f674 <_ZdlPvm@@Base+0x4bc>  // b.hs, b.nlast
  40f5e0:	ldurb	w1, [x19, #-1]
  40f5e4:	mov	x0, x25
  40f5e8:	bl	4014f0 <strchr@plt>
  40f5ec:	cmp	x0, #0x0
  40f5f0:	cset	w3, eq  // eq = none
  40f5f4:	and	x26, x3, #0xff
  40f5f8:	sub	x28, x19, x20
  40f5fc:	add	x0, x26, x28
  40f600:	str	w3, [sp, #108]
  40f604:	add	x0, x0, x24
  40f608:	add	x0, x0, #0x1
  40f60c:	bl	401410 <_Znam@plt>
  40f610:	mov	x2, x28
  40f614:	mov	x27, x0
  40f618:	mov	x1, x20
  40f61c:	bl	401430 <memcpy@plt>
  40f620:	ldr	w3, [sp, #108]
  40f624:	cbz	w3, 40f630 <_ZdlPvm@@Base+0x478>
  40f628:	mov	w0, #0x2f                  	// #47
  40f62c:	strb	w0, [x27, x28]
  40f630:	mov	x1, x21
  40f634:	add	x0, x26, x28
  40f638:	add	x0, x27, x0
  40f63c:	bl	401520 <strcpy@plt>
  40f640:	mov	x0, x27
  40f644:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40f648:	mov	x26, x0
  40f64c:	mov	x0, x27
  40f650:	bl	401620 <_ZdaPv@plt>
  40f654:	mov	x1, x23
  40f658:	mov	x0, x26
  40f65c:	bl	401640 <fopen@plt>
  40f660:	mov	x20, x0
  40f664:	cbz	x0, 40f688 <_ZdlPvm@@Base+0x4d0>
  40f668:	cbz	x22, 40f67c <_ZdlPvm@@Base+0x4c4>
  40f66c:	str	x26, [x22]
  40f670:	b	40f584 <_ZdlPvm@@Base+0x3cc>
  40f674:	mov	w3, #0x0                   	// #0
  40f678:	b	40f5f4 <_ZdlPvm@@Base+0x43c>
  40f67c:	mov	x0, x26
  40f680:	bl	4014e0 <free@plt>
  40f684:	b	40f584 <_ZdlPvm@@Base+0x3cc>
  40f688:	mov	x0, x26
  40f68c:	bl	4014e0 <free@plt>
  40f690:	ldrb	w0, [x19]
  40f694:	cbz	w0, 40f6a0 <_ZdlPvm@@Base+0x4e8>
  40f698:	add	x20, x19, #0x1
  40f69c:	b	40f5b8 <_ZdlPvm@@Base+0x400>
  40f6a0:	mov	x20, #0x0                   	// #0
  40f6a4:	b	40f584 <_ZdlPvm@@Base+0x3cc>
  40f6a8:	stp	x29, x30, [sp, #-112]!
  40f6ac:	mov	x29, sp
  40f6b0:	stp	x19, x20, [sp, #16]
  40f6b4:	mov	x19, x0
  40f6b8:	stp	x21, x22, [sp, #32]
  40f6bc:	mov	x21, x1
  40f6c0:	stp	x23, x24, [sp, #48]
  40f6c4:	mov	x23, x2
  40f6c8:	stp	x25, x26, [sp, #64]
  40f6cc:	stp	x27, x28, [sp, #80]
  40f6d0:	cbnz	x3, 40f760 <_ZdlPvm@@Base+0x5a8>
  40f6d4:	adrp	x22, 411000 <_ZdlPvm@@Base+0x1e48>
  40f6d8:	add	x22, x22, #0x77
  40f6dc:	mov	x0, x22
  40f6e0:	mov	w1, #0x72                  	// #114
  40f6e4:	bl	4014f0 <strchr@plt>
  40f6e8:	mov	x20, x0
  40f6ec:	cbz	x21, 40f704 <_ZdlPvm@@Base+0x54c>
  40f6f0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x1e48>
  40f6f4:	mov	x0, x21
  40f6f8:	add	x1, x1, #0x3ce
  40f6fc:	bl	401660 <strcmp@plt>
  40f700:	cbnz	w0, 40f768 <_ZdlPvm@@Base+0x5b0>
  40f704:	cbz	x23, 40f728 <_ZdlPvm@@Base+0x570>
  40f708:	cmp	x20, #0x0
  40f70c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40f710:	add	x1, x1, #0x754
  40f714:	adrp	x0, 417000 <_ZdlPvm@@Base+0x7e48>
  40f718:	add	x0, x0, #0x74e
  40f71c:	csel	x0, x0, x1, ne  // ne = any
  40f720:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40f724:	str	x0, [x23]
  40f728:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f72c:	cmp	x20, #0x0
  40f730:	ldr	x19, [x0, #3472]
  40f734:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f738:	ldr	x0, [x0, #3480]
  40f73c:	csel	x19, x19, x0, ne  // ne = any
  40f740:	mov	x0, x19
  40f744:	ldp	x19, x20, [sp, #16]
  40f748:	ldp	x21, x22, [sp, #32]
  40f74c:	ldp	x23, x24, [sp, #48]
  40f750:	ldp	x25, x26, [sp, #64]
  40f754:	ldp	x27, x28, [sp, #80]
  40f758:	ldp	x29, x30, [sp], #112
  40f75c:	ret
  40f760:	mov	x22, x3
  40f764:	b	40f6dc <_ZdlPvm@@Base+0x524>
  40f768:	cbz	x20, 40f784 <_ZdlPvm@@Base+0x5cc>
  40f76c:	ldrb	w0, [x21]
  40f770:	cmp	w0, #0x2f
  40f774:	b.eq	40f784 <_ZdlPvm@@Base+0x5cc>  // b.none
  40f778:	ldr	x19, [x19]
  40f77c:	ldrb	w0, [x19]
  40f780:	cbnz	w0, 40f7ac <_ZdlPvm@@Base+0x5f4>
  40f784:	mov	x1, x22
  40f788:	mov	x0, x21
  40f78c:	bl	401640 <fopen@plt>
  40f790:	mov	x19, x0
  40f794:	cbz	x0, 40f740 <_ZdlPvm@@Base+0x588>
  40f798:	cbz	x23, 40f740 <_ZdlPvm@@Base+0x588>
  40f79c:	mov	x0, x21
  40f7a0:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40f7a4:	str	x0, [x23]
  40f7a8:	b	40f740 <_ZdlPvm@@Base+0x588>
  40f7ac:	mov	x0, x21
  40f7b0:	adrp	x26, 413000 <_ZdlPvm@@Base+0x3e48>
  40f7b4:	bl	401460 <strlen@plt>
  40f7b8:	add	x26, x26, #0x6f6
  40f7bc:	mov	w25, w0
  40f7c0:	mov	x0, x19
  40f7c4:	mov	w1, #0x3a                  	// #58
  40f7c8:	bl	4014f0 <strchr@plt>
  40f7cc:	mov	x20, x0
  40f7d0:	cbnz	x0, 40f7e0 <_ZdlPvm@@Base+0x628>
  40f7d4:	mov	x0, x19
  40f7d8:	bl	401460 <strlen@plt>
  40f7dc:	add	x20, x19, x0
  40f7e0:	cmp	x19, x20
  40f7e4:	b.cs	40f87c <_ZdlPvm@@Base+0x6c4>  // b.hs, b.nlast
  40f7e8:	ldurb	w1, [x20, #-1]
  40f7ec:	mov	x0, x26
  40f7f0:	bl	4014f0 <strchr@plt>
  40f7f4:	cmp	x0, #0x0
  40f7f8:	cset	w3, eq  // eq = none
  40f7fc:	and	x24, x3, #0xff
  40f800:	sub	x28, x20, x19
  40f804:	add	x0, x24, x28
  40f808:	str	w3, [sp, #108]
  40f80c:	add	x0, x0, x25
  40f810:	add	x0, x0, #0x1
  40f814:	bl	401410 <_Znam@plt>
  40f818:	mov	x2, x28
  40f81c:	mov	x27, x0
  40f820:	mov	x1, x19
  40f824:	bl	401430 <memcpy@plt>
  40f828:	ldr	w3, [sp, #108]
  40f82c:	cbz	w3, 40f838 <_ZdlPvm@@Base+0x680>
  40f830:	mov	w0, #0x2f                  	// #47
  40f834:	strb	w0, [x27, x28]
  40f838:	mov	x1, x21
  40f83c:	add	x0, x24, x28
  40f840:	add	x0, x27, x0
  40f844:	bl	401520 <strcpy@plt>
  40f848:	mov	x0, x27
  40f84c:	bl	410354 <_ZdlPvm@@Base+0x119c>
  40f850:	mov	x24, x0
  40f854:	mov	x0, x27
  40f858:	bl	401620 <_ZdaPv@plt>
  40f85c:	mov	x1, x22
  40f860:	mov	x0, x24
  40f864:	bl	401640 <fopen@plt>
  40f868:	mov	x19, x0
  40f86c:	cbz	x0, 40f890 <_ZdlPvm@@Base+0x6d8>
  40f870:	cbz	x23, 40f884 <_ZdlPvm@@Base+0x6cc>
  40f874:	str	x24, [x23]
  40f878:	b	40f740 <_ZdlPvm@@Base+0x588>
  40f87c:	mov	w3, #0x0                   	// #0
  40f880:	b	40f7fc <_ZdlPvm@@Base+0x644>
  40f884:	mov	x0, x24
  40f888:	bl	4014e0 <free@plt>
  40f88c:	b	40f740 <_ZdlPvm@@Base+0x588>
  40f890:	bl	401630 <__errno_location@plt>
  40f894:	mov	x27, x0
  40f898:	mov	x0, x24
  40f89c:	ldr	w28, [x27]
  40f8a0:	bl	4014e0 <free@plt>
  40f8a4:	cmp	w28, #0x2
  40f8a8:	b.eq	40f8b4 <_ZdlPvm@@Base+0x6fc>  // b.none
  40f8ac:	str	w28, [x27]
  40f8b0:	b	40f740 <_ZdlPvm@@Base+0x588>
  40f8b4:	ldrb	w0, [x20]
  40f8b8:	cbz	w0, 40f8ac <_ZdlPvm@@Base+0x6f4>
  40f8bc:	add	x19, x20, #0x1
  40f8c0:	b	40f7c0 <_ZdlPvm@@Base+0x608>
  40f8c4:	cbz	w0, 40f8d8 <_ZdlPvm@@Base+0x720>
  40f8c8:	lsl	w0, w0, #1
  40f8cc:	str	w0, [x1]
  40f8d0:	sxtw	x0, w0
  40f8d4:	b	401410 <_Znam@plt>
  40f8d8:	mov	x0, #0x0                   	// #0
  40f8dc:	str	wzr, [x1]
  40f8e0:	ret
  40f8e4:	stp	x29, x30, [sp, #-32]!
  40f8e8:	mov	x4, x0
  40f8ec:	cmp	w1, w2
  40f8f0:	mov	x29, sp
  40f8f4:	stp	x19, x20, [sp, #16]
  40f8f8:	mov	x20, x3
  40f8fc:	b.lt	40f914 <_ZdlPvm@@Base+0x75c>  // b.tstop
  40f900:	str	w1, [x3]
  40f904:	mov	x0, x4
  40f908:	ldp	x19, x20, [sp, #16]
  40f90c:	ldp	x29, x30, [sp], #32
  40f910:	ret
  40f914:	mov	w19, w2
  40f918:	cbz	x0, 40f920 <_ZdlPvm@@Base+0x768>
  40f91c:	bl	401620 <_ZdaPv@plt>
  40f920:	cbnz	w19, 40f930 <_ZdlPvm@@Base+0x778>
  40f924:	mov	x4, #0x0                   	// #0
  40f928:	str	wzr, [x20]
  40f92c:	b	40f904 <_ZdlPvm@@Base+0x74c>
  40f930:	lsl	w0, w19, #1
  40f934:	str	w0, [x20]
  40f938:	ldp	x19, x20, [sp, #16]
  40f93c:	sxtw	x0, w0
  40f940:	ldp	x29, x30, [sp], #32
  40f944:	b	401410 <_Znam@plt>
  40f948:	stp	x29, x30, [sp, #-48]!
  40f94c:	cmp	w1, w3
  40f950:	mov	x29, sp
  40f954:	stp	x19, x20, [sp, #16]
  40f958:	mov	x19, x0
  40f95c:	stp	x21, x22, [sp, #32]
  40f960:	mov	x21, x4
  40f964:	b.lt	40f984 <_ZdlPvm@@Base+0x7cc>  // b.tstop
  40f968:	mov	x21, x0
  40f96c:	str	w1, [x4]
  40f970:	mov	x0, x21
  40f974:	ldp	x19, x20, [sp, #16]
  40f978:	ldp	x21, x22, [sp, #32]
  40f97c:	ldp	x29, x30, [sp], #48
  40f980:	ret
  40f984:	mov	w20, w3
  40f988:	cbnz	w3, 40f9a0 <_ZdlPvm@@Base+0x7e8>
  40f98c:	cbz	x0, 40f994 <_ZdlPvm@@Base+0x7dc>
  40f990:	bl	401620 <_ZdaPv@plt>
  40f994:	str	wzr, [x21]
  40f998:	mov	x21, #0x0                   	// #0
  40f99c:	b	40f970 <_ZdlPvm@@Base+0x7b8>
  40f9a0:	lsl	w0, w3, #1
  40f9a4:	str	w0, [x4]
  40f9a8:	mov	w22, w2
  40f9ac:	sxtw	x0, w0
  40f9b0:	bl	401410 <_Znam@plt>
  40f9b4:	cmp	w22, #0x0
  40f9b8:	mov	x21, x0
  40f9bc:	ccmp	w20, w22, #0x4, ne  // ne = any
  40f9c0:	b.le	40f9dc <_ZdlPvm@@Base+0x824>
  40f9c4:	sxtw	x2, w22
  40f9c8:	mov	x1, x19
  40f9cc:	bl	401430 <memcpy@plt>
  40f9d0:	mov	x0, x19
  40f9d4:	bl	401620 <_ZdaPv@plt>
  40f9d8:	b	40f970 <_ZdlPvm@@Base+0x7b8>
  40f9dc:	cbz	x19, 40f970 <_ZdlPvm@@Base+0x7b8>
  40f9e0:	b	40f9d0 <_ZdlPvm@@Base+0x818>
  40f9e4:	stp	x29, x30, [sp, #-32]!
  40f9e8:	mov	x29, sp
  40f9ec:	stp	x19, x20, [sp, #16]
  40f9f0:	mov	x19, x0
  40f9f4:	mov	x20, x1
  40f9f8:	mov	x0, x1
  40f9fc:	bl	401460 <strlen@plt>
  40fa00:	str	w0, [x19, #8]
  40fa04:	add	x1, x19, #0xc
  40fa08:	bl	40f8c4 <_ZdlPvm@@Base+0x70c>
  40fa0c:	str	x0, [x19]
  40fa10:	ldr	w2, [x19, #8]
  40fa14:	cbz	w2, 40fa2c <_ZdlPvm@@Base+0x874>
  40fa18:	mov	x1, x20
  40fa1c:	sxtw	x2, w2
  40fa20:	ldp	x19, x20, [sp, #16]
  40fa24:	ldp	x29, x30, [sp], #32
  40fa28:	b	401430 <memcpy@plt>
  40fa2c:	ldp	x19, x20, [sp, #16]
  40fa30:	ldp	x29, x30, [sp], #32
  40fa34:	ret
  40fa38:	stp	xzr, xzr, [x0]
  40fa3c:	ret
  40fa40:	stp	x29, x30, [sp, #-48]!
  40fa44:	mov	x29, sp
  40fa48:	stp	x19, x20, [sp, #16]
  40fa4c:	mov	x20, x0
  40fa50:	mov	w19, w2
  40fa54:	str	w2, [x0, #8]
  40fa58:	str	x21, [sp, #32]
  40fa5c:	mov	x21, x1
  40fa60:	tbz	w2, #31, 40fa74 <_ZdlPvm@@Base+0x8bc>
  40fa64:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40fa68:	mov	w0, #0x57                  	// #87
  40fa6c:	add	x1, x1, #0x75b
  40fa70:	bl	40dbb0 <printf@plt+0xc460>
  40fa74:	add	x1, x20, #0xc
  40fa78:	mov	w0, w19
  40fa7c:	bl	40f8c4 <_ZdlPvm@@Base+0x70c>
  40fa80:	str	x0, [x20]
  40fa84:	cbz	w19, 40faa0 <_ZdlPvm@@Base+0x8e8>
  40fa88:	sxtw	x2, w19
  40fa8c:	mov	x1, x21
  40fa90:	ldp	x19, x20, [sp, #16]
  40fa94:	ldr	x21, [sp, #32]
  40fa98:	ldp	x29, x30, [sp], #48
  40fa9c:	b	401430 <memcpy@plt>
  40faa0:	ldp	x19, x20, [sp, #16]
  40faa4:	ldr	x21, [sp, #32]
  40faa8:	ldp	x29, x30, [sp], #48
  40faac:	ret
  40fab0:	cbnz	x1, 40fabc <_ZdlPvm@@Base+0x904>
  40fab4:	stp	xzr, xzr, [x0]
  40fab8:	ret
  40fabc:	b	40f9e4 <_ZdlPvm@@Base+0x82c>
  40fac0:	stp	x29, x30, [sp, #-32]!
  40fac4:	mov	x29, sp
  40fac8:	stp	x19, x20, [sp, #16]
  40facc:	mov	x19, x0
  40fad0:	mov	x0, #0x1                   	// #1
  40fad4:	movk	x0, #0x2, lsl #32
  40fad8:	and	w20, w1, #0xff
  40fadc:	str	x0, [x19, #8]
  40fae0:	mov	x0, #0x2                   	// #2
  40fae4:	bl	401410 <_Znam@plt>
  40fae8:	strb	w20, [x0]
  40faec:	str	x0, [x19]
  40faf0:	ldp	x19, x20, [sp, #16]
  40faf4:	ldp	x29, x30, [sp], #32
  40faf8:	ret
  40fafc:	stp	x29, x30, [sp, #-32]!
  40fb00:	mov	x29, sp
  40fb04:	stp	x19, x20, [sp, #16]
  40fb08:	mov	x19, x0
  40fb0c:	ldr	w0, [x1, #8]
  40fb10:	mov	x20, x1
  40fb14:	add	x1, x19, #0xc
  40fb18:	str	w0, [x19, #8]
  40fb1c:	bl	40f8c4 <_ZdlPvm@@Base+0x70c>
  40fb20:	str	x0, [x19]
  40fb24:	ldr	w2, [x19, #8]
  40fb28:	cbz	w2, 40fb40 <_ZdlPvm@@Base+0x988>
  40fb2c:	ldr	x1, [x20]
  40fb30:	sxtw	x2, w2
  40fb34:	ldp	x19, x20, [sp, #16]
  40fb38:	ldp	x29, x30, [sp], #32
  40fb3c:	b	401430 <memcpy@plt>
  40fb40:	ldp	x19, x20, [sp, #16]
  40fb44:	ldp	x29, x30, [sp], #32
  40fb48:	ret
  40fb4c:	ldr	x0, [x0]
  40fb50:	cbz	x0, 40fb58 <_ZdlPvm@@Base+0x9a0>
  40fb54:	b	401620 <_ZdaPv@plt>
  40fb58:	ret
  40fb5c:	stp	x29, x30, [sp, #-32]!
  40fb60:	add	x3, x0, #0xc
  40fb64:	mov	x29, sp
  40fb68:	ldr	w2, [x1, #8]
  40fb6c:	stp	x19, x20, [sp, #16]
  40fb70:	mov	x19, x0
  40fb74:	mov	x20, x1
  40fb78:	ldr	w1, [x0, #12]
  40fb7c:	ldr	x0, [x0]
  40fb80:	bl	40f8e4 <_ZdlPvm@@Base+0x72c>
  40fb84:	ldr	w2, [x20, #8]
  40fb88:	str	x0, [x19]
  40fb8c:	str	w2, [x19, #8]
  40fb90:	cbz	w2, 40fba0 <_ZdlPvm@@Base+0x9e8>
  40fb94:	ldr	x1, [x20]
  40fb98:	sxtw	x2, w2
  40fb9c:	bl	401430 <memcpy@plt>
  40fba0:	mov	x0, x19
  40fba4:	ldp	x19, x20, [sp, #16]
  40fba8:	ldp	x29, x30, [sp], #32
  40fbac:	ret
  40fbb0:	stp	x29, x30, [sp, #-48]!
  40fbb4:	mov	x29, sp
  40fbb8:	stp	x19, x20, [sp, #16]
  40fbbc:	mov	x19, x0
  40fbc0:	str	x21, [sp, #32]
  40fbc4:	cbnz	x1, 40fbec <_ZdlPvm@@Base+0xa34>
  40fbc8:	ldr	x0, [x0]
  40fbcc:	cbz	x0, 40fbd4 <_ZdlPvm@@Base+0xa1c>
  40fbd0:	bl	401620 <_ZdaPv@plt>
  40fbd4:	stp	xzr, xzr, [x19]
  40fbd8:	mov	x0, x19
  40fbdc:	ldp	x19, x20, [sp, #16]
  40fbe0:	ldr	x21, [sp, #32]
  40fbe4:	ldp	x29, x30, [sp], #48
  40fbe8:	ret
  40fbec:	mov	x21, x1
  40fbf0:	mov	x0, x1
  40fbf4:	bl	401460 <strlen@plt>
  40fbf8:	mov	x20, x0
  40fbfc:	mov	w2, w0
  40fc00:	ldr	w1, [x19, #12]
  40fc04:	ldr	x0, [x19]
  40fc08:	add	x3, x19, #0xc
  40fc0c:	bl	40f8e4 <_ZdlPvm@@Base+0x72c>
  40fc10:	str	x0, [x19]
  40fc14:	str	w20, [x19, #8]
  40fc18:	cbz	w20, 40fbd8 <_ZdlPvm@@Base+0xa20>
  40fc1c:	sxtw	x2, w20
  40fc20:	mov	x1, x21
  40fc24:	bl	401430 <memcpy@plt>
  40fc28:	b	40fbd8 <_ZdlPvm@@Base+0xa20>
  40fc2c:	stp	x29, x30, [sp, #-32]!
  40fc30:	add	x3, x0, #0xc
  40fc34:	mov	w2, #0x1                   	// #1
  40fc38:	mov	x29, sp
  40fc3c:	stp	x19, x20, [sp, #16]
  40fc40:	mov	x19, x0
  40fc44:	and	w20, w1, #0xff
  40fc48:	ldr	w1, [x0, #12]
  40fc4c:	ldr	x0, [x0]
  40fc50:	bl	40f8e4 <_ZdlPvm@@Base+0x72c>
  40fc54:	str	x0, [x19]
  40fc58:	mov	w1, #0x1                   	// #1
  40fc5c:	str	w1, [x19, #8]
  40fc60:	strb	w20, [x0]
  40fc64:	mov	x0, x19
  40fc68:	ldp	x19, x20, [sp, #16]
  40fc6c:	ldp	x29, x30, [sp], #32
  40fc70:	ret
  40fc74:	stp	x29, x30, [sp, #-32]!
  40fc78:	mov	x29, sp
  40fc7c:	stp	x19, x20, [sp, #16]
  40fc80:	mov	x20, x0
  40fc84:	mov	x19, x1
  40fc88:	ldr	x0, [x0]
  40fc8c:	cbz	x0, 40fc94 <_ZdlPvm@@Base+0xadc>
  40fc90:	bl	401620 <_ZdaPv@plt>
  40fc94:	ldr	x0, [x19]
  40fc98:	str	x0, [x20]
  40fc9c:	ldr	w0, [x19, #8]
  40fca0:	str	w0, [x20, #8]
  40fca4:	ldr	w0, [x19, #12]
  40fca8:	str	w0, [x20, #12]
  40fcac:	stp	xzr, xzr, [x19]
  40fcb0:	ldp	x19, x20, [sp, #16]
  40fcb4:	ldp	x29, x30, [sp], #32
  40fcb8:	ret
  40fcbc:	stp	x29, x30, [sp, #-32]!
  40fcc0:	add	x4, x0, #0xc
  40fcc4:	mov	x29, sp
  40fcc8:	ldp	w2, w1, [x0, #8]
  40fccc:	str	x19, [sp, #16]
  40fcd0:	mov	x19, x0
  40fcd4:	ldr	x0, [x0]
  40fcd8:	add	w3, w2, #0x1
  40fcdc:	bl	40f948 <_ZdlPvm@@Base+0x790>
  40fce0:	str	x0, [x19]
  40fce4:	ldr	x19, [sp, #16]
  40fce8:	ldp	x29, x30, [sp], #32
  40fcec:	ret
  40fcf0:	stp	x29, x30, [sp, #-48]!
  40fcf4:	mov	x29, sp
  40fcf8:	stp	x19, x20, [sp, #16]
  40fcfc:	mov	x19, x0
  40fd00:	stp	x21, x22, [sp, #32]
  40fd04:	cbz	x1, 40fd58 <_ZdlPvm@@Base+0xba0>
  40fd08:	mov	x20, x1
  40fd0c:	mov	x0, x1
  40fd10:	bl	401460 <strlen@plt>
  40fd14:	mov	x21, x0
  40fd18:	ldp	w2, w1, [x19, #8]
  40fd1c:	add	w22, w2, w0
  40fd20:	cmp	w1, w22
  40fd24:	b.ge	40fd3c <_ZdlPvm@@Base+0xb84>  // b.tcont
  40fd28:	ldr	x0, [x19]
  40fd2c:	add	x4, x19, #0xc
  40fd30:	mov	w3, w22
  40fd34:	bl	40f948 <_ZdlPvm@@Base+0x790>
  40fd38:	str	x0, [x19]
  40fd3c:	ldr	x3, [x19]
  40fd40:	sxtw	x2, w21
  40fd44:	ldrsw	x0, [x19, #8]
  40fd48:	mov	x1, x20
  40fd4c:	add	x0, x3, x0
  40fd50:	bl	401430 <memcpy@plt>
  40fd54:	str	w22, [x19, #8]
  40fd58:	mov	x0, x19
  40fd5c:	ldp	x19, x20, [sp, #16]
  40fd60:	ldp	x21, x22, [sp, #32]
  40fd64:	ldp	x29, x30, [sp], #48
  40fd68:	ret
  40fd6c:	stp	x29, x30, [sp, #-48]!
  40fd70:	mov	x29, sp
  40fd74:	stp	x19, x20, [sp, #16]
  40fd78:	mov	x19, x0
  40fd7c:	ldr	w20, [x1, #8]
  40fd80:	str	x21, [sp, #32]
  40fd84:	cbz	w20, 40fdcc <_ZdlPvm@@Base+0xc14>
  40fd88:	mov	x21, x1
  40fd8c:	ldp	w2, w1, [x0, #8]
  40fd90:	add	w20, w20, w2
  40fd94:	cmp	w1, w20
  40fd98:	b.ge	40fdb0 <_ZdlPvm@@Base+0xbf8>  // b.tcont
  40fd9c:	add	x4, x0, #0xc
  40fda0:	mov	w3, w20
  40fda4:	ldr	x0, [x0]
  40fda8:	bl	40f948 <_ZdlPvm@@Base+0x790>
  40fdac:	str	x0, [x19]
  40fdb0:	ldrsw	x2, [x21, #8]
  40fdb4:	ldr	x3, [x19]
  40fdb8:	ldr	x1, [x21]
  40fdbc:	ldrsw	x0, [x19, #8]
  40fdc0:	add	x0, x3, x0
  40fdc4:	bl	401430 <memcpy@plt>
  40fdc8:	str	w20, [x19, #8]
  40fdcc:	mov	x0, x19
  40fdd0:	ldp	x19, x20, [sp, #16]
  40fdd4:	ldr	x21, [sp, #32]
  40fdd8:	ldp	x29, x30, [sp], #48
  40fddc:	ret
  40fde0:	cmp	w2, #0x0
  40fde4:	b.le	40fe54 <_ZdlPvm@@Base+0xc9c>
  40fde8:	stp	x29, x30, [sp, #-48]!
  40fdec:	mov	x29, sp
  40fdf0:	stp	x19, x20, [sp, #16]
  40fdf4:	mov	w20, w2
  40fdf8:	mov	x19, x0
  40fdfc:	stp	x21, x22, [sp, #32]
  40fe00:	mov	x22, x1
  40fe04:	ldp	w2, w1, [x0, #8]
  40fe08:	add	w21, w2, w20
  40fe0c:	cmp	w1, w21
  40fe10:	b.ge	40fe28 <_ZdlPvm@@Base+0xc70>  // b.tcont
  40fe14:	add	x4, x0, #0xc
  40fe18:	mov	w3, w21
  40fe1c:	ldr	x0, [x0]
  40fe20:	bl	40f948 <_ZdlPvm@@Base+0x790>
  40fe24:	str	x0, [x19]
  40fe28:	ldr	x3, [x19]
  40fe2c:	sxtw	x2, w20
  40fe30:	ldrsw	x0, [x19, #8]
  40fe34:	mov	x1, x22
  40fe38:	add	x0, x3, x0
  40fe3c:	bl	401430 <memcpy@plt>
  40fe40:	str	w21, [x19, #8]
  40fe44:	ldp	x19, x20, [sp, #16]
  40fe48:	ldp	x21, x22, [sp, #32]
  40fe4c:	ldp	x29, x30, [sp], #48
  40fe50:	ret
  40fe54:	ret
  40fe58:	stp	x29, x30, [sp, #-64]!
  40fe5c:	mov	x29, sp
  40fe60:	stp	x19, x20, [sp, #16]
  40fe64:	sxtw	x19, w2
  40fe68:	cmp	w19, #0x0
  40fe6c:	stp	x21, x22, [sp, #32]
  40fe70:	mov	w20, w4
  40fe74:	mov	x21, x0
  40fe78:	stp	x23, x24, [sp, #48]
  40fe7c:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  40fe80:	mov	x24, x1
  40fe84:	mov	x23, x3
  40fe88:	b.ge	40fe9c <_ZdlPvm@@Base+0xce4>  // b.tcont
  40fe8c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  40fe90:	mov	w0, #0xd7                  	// #215
  40fe94:	add	x1, x1, #0x75b
  40fe98:	bl	40dbb0 <printf@plt+0xc460>
  40fe9c:	add	w0, w19, w20
  40fea0:	str	w0, [x21, #8]
  40fea4:	cbnz	w0, 40fec4 <_ZdlPvm@@Base+0xd0c>
  40fea8:	str	xzr, [x21]
  40feac:	str	wzr, [x21, #12]
  40feb0:	ldp	x19, x20, [sp, #16]
  40feb4:	ldp	x21, x22, [sp, #32]
  40feb8:	ldp	x23, x24, [sp, #48]
  40febc:	ldp	x29, x30, [sp], #64
  40fec0:	ret
  40fec4:	add	x1, x21, #0xc
  40fec8:	bl	40f8c4 <_ZdlPvm@@Base+0x70c>
  40fecc:	str	x0, [x21]
  40fed0:	mov	x22, x0
  40fed4:	cbnz	w19, 40fef4 <_ZdlPvm@@Base+0xd3c>
  40fed8:	sxtw	x2, w20
  40fedc:	mov	x1, x23
  40fee0:	ldp	x19, x20, [sp, #16]
  40fee4:	ldp	x21, x22, [sp, #32]
  40fee8:	ldp	x23, x24, [sp, #48]
  40feec:	ldp	x29, x30, [sp], #64
  40fef0:	b	401430 <memcpy@plt>
  40fef4:	mov	x2, x19
  40fef8:	mov	x1, x24
  40fefc:	bl	401430 <memcpy@plt>
  40ff00:	cbz	w20, 40feb0 <_ZdlPvm@@Base+0xcf8>
  40ff04:	sxtw	x2, w20
  40ff08:	mov	x1, x23
  40ff0c:	add	x0, x22, x19
  40ff10:	b	40fee0 <_ZdlPvm@@Base+0xd28>
  40ff14:	stp	x29, x30, [sp, #-16]!
  40ff18:	mov	x29, sp
  40ff1c:	ldr	w3, [x0, #8]
  40ff20:	ldr	w2, [x1, #8]
  40ff24:	cmp	w3, w2
  40ff28:	b.gt	40ff58 <_ZdlPvm@@Base+0xda0>
  40ff2c:	cbz	w3, 40ff50 <_ZdlPvm@@Base+0xd98>
  40ff30:	ldr	x0, [x0]
  40ff34:	sxtw	x2, w3
  40ff38:	ldr	x1, [x1]
  40ff3c:	bl	4014c0 <memcmp@plt>
  40ff40:	cmp	w0, #0x0
  40ff44:	cset	w0, le
  40ff48:	ldp	x29, x30, [sp], #16
  40ff4c:	ret
  40ff50:	mov	w0, #0x1                   	// #1
  40ff54:	b	40ff48 <_ZdlPvm@@Base+0xd90>
  40ff58:	cbz	w2, 40ff74 <_ZdlPvm@@Base+0xdbc>
  40ff5c:	ldr	x0, [x0]
  40ff60:	sxtw	x2, w2
  40ff64:	ldr	x1, [x1]
  40ff68:	bl	4014c0 <memcmp@plt>
  40ff6c:	lsr	w0, w0, #31
  40ff70:	b	40ff48 <_ZdlPvm@@Base+0xd90>
  40ff74:	mov	w0, #0x0                   	// #0
  40ff78:	b	40ff48 <_ZdlPvm@@Base+0xd90>
  40ff7c:	stp	x29, x30, [sp, #-16]!
  40ff80:	mov	x29, sp
  40ff84:	ldr	w3, [x0, #8]
  40ff88:	ldr	w2, [x1, #8]
  40ff8c:	cmp	w3, w2
  40ff90:	b.ge	40ffc0 <_ZdlPvm@@Base+0xe08>  // b.tcont
  40ff94:	cbz	w3, 40ffb8 <_ZdlPvm@@Base+0xe00>
  40ff98:	ldr	x0, [x0]
  40ff9c:	sxtw	x2, w3
  40ffa0:	ldr	x1, [x1]
  40ffa4:	bl	4014c0 <memcmp@plt>
  40ffa8:	cmp	w0, #0x0
  40ffac:	cset	w0, le
  40ffb0:	ldp	x29, x30, [sp], #16
  40ffb4:	ret
  40ffb8:	mov	w0, #0x1                   	// #1
  40ffbc:	b	40ffb0 <_ZdlPvm@@Base+0xdf8>
  40ffc0:	cbz	w2, 40ffdc <_ZdlPvm@@Base+0xe24>
  40ffc4:	ldr	x0, [x0]
  40ffc8:	sxtw	x2, w2
  40ffcc:	ldr	x1, [x1]
  40ffd0:	bl	4014c0 <memcmp@plt>
  40ffd4:	lsr	w0, w0, #31
  40ffd8:	b	40ffb0 <_ZdlPvm@@Base+0xdf8>
  40ffdc:	mov	w0, #0x0                   	// #0
  40ffe0:	b	40ffb0 <_ZdlPvm@@Base+0xdf8>
  40ffe4:	stp	x29, x30, [sp, #-16]!
  40ffe8:	mov	x29, sp
  40ffec:	ldr	w2, [x0, #8]
  40fff0:	ldr	w3, [x1, #8]
  40fff4:	cmp	w2, w3
  40fff8:	b.lt	410028 <_ZdlPvm@@Base+0xe70>  // b.tstop
  40fffc:	cbz	w3, 410020 <_ZdlPvm@@Base+0xe68>
  410000:	ldr	x0, [x0]
  410004:	sxtw	x2, w3
  410008:	ldr	x1, [x1]
  41000c:	bl	4014c0 <memcmp@plt>
  410010:	mvn	w0, w0
  410014:	lsr	w0, w0, #31
  410018:	ldp	x29, x30, [sp], #16
  41001c:	ret
  410020:	mov	w0, #0x1                   	// #1
  410024:	b	410018 <_ZdlPvm@@Base+0xe60>
  410028:	cbz	w2, 410048 <_ZdlPvm@@Base+0xe90>
  41002c:	ldr	x0, [x0]
  410030:	sxtw	x2, w2
  410034:	ldr	x1, [x1]
  410038:	bl	4014c0 <memcmp@plt>
  41003c:	cmp	w0, #0x0
  410040:	cset	w0, gt
  410044:	b	410018 <_ZdlPvm@@Base+0xe60>
  410048:	mov	w0, #0x0                   	// #0
  41004c:	b	410018 <_ZdlPvm@@Base+0xe60>
  410050:	stp	x29, x30, [sp, #-16]!
  410054:	mov	x29, sp
  410058:	ldr	w2, [x0, #8]
  41005c:	ldr	w3, [x1, #8]
  410060:	cmp	w2, w3
  410064:	b.le	410094 <_ZdlPvm@@Base+0xedc>
  410068:	cbz	w3, 41008c <_ZdlPvm@@Base+0xed4>
  41006c:	ldr	x0, [x0]
  410070:	sxtw	x2, w3
  410074:	ldr	x1, [x1]
  410078:	bl	4014c0 <memcmp@plt>
  41007c:	mvn	w0, w0
  410080:	lsr	w0, w0, #31
  410084:	ldp	x29, x30, [sp], #16
  410088:	ret
  41008c:	mov	w0, #0x1                   	// #1
  410090:	b	410084 <_ZdlPvm@@Base+0xecc>
  410094:	cbz	w2, 4100b4 <_ZdlPvm@@Base+0xefc>
  410098:	ldr	x0, [x0]
  41009c:	sxtw	x2, w2
  4100a0:	ldr	x1, [x1]
  4100a4:	bl	4014c0 <memcmp@plt>
  4100a8:	cmp	w0, #0x0
  4100ac:	cset	w0, gt
  4100b0:	b	410084 <_ZdlPvm@@Base+0xecc>
  4100b4:	mov	w0, #0x0                   	// #0
  4100b8:	b	410084 <_ZdlPvm@@Base+0xecc>
  4100bc:	stp	x29, x30, [sp, #-32]!
  4100c0:	mov	x29, sp
  4100c4:	stp	x19, x20, [sp, #16]
  4100c8:	mov	x19, x0
  4100cc:	mov	w20, w1
  4100d0:	tbz	w1, #31, 4100e4 <_ZdlPvm@@Base+0xf2c>
  4100d4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x7e48>
  4100d8:	mov	w0, #0x107                 	// #263
  4100dc:	add	x1, x1, #0x75b
  4100e0:	bl	40dbb0 <printf@plt+0xc460>
  4100e4:	ldr	w1, [x19, #12]
  4100e8:	cmp	w1, w20
  4100ec:	b.ge	410108 <_ZdlPvm@@Base+0xf50>  // b.tcont
  4100f0:	ldr	w2, [x19, #8]
  4100f4:	add	x4, x19, #0xc
  4100f8:	ldr	x0, [x19]
  4100fc:	mov	w3, w20
  410100:	bl	40f948 <_ZdlPvm@@Base+0x790>
  410104:	str	x0, [x19]
  410108:	str	w20, [x19, #8]
  41010c:	ldp	x19, x20, [sp, #16]
  410110:	ldp	x29, x30, [sp], #32
  410114:	ret
  410118:	str	wzr, [x0, #8]
  41011c:	ret
  410120:	stp	x29, x30, [sp, #-32]!
  410124:	mov	x29, sp
  410128:	str	x19, [sp, #16]
  41012c:	ldr	x19, [x0]
  410130:	cbz	x19, 41015c <_ZdlPvm@@Base+0xfa4>
  410134:	ldrsw	x2, [x0, #8]
  410138:	and	w1, w1, #0xff
  41013c:	mov	x0, x19
  410140:	bl	401570 <memchr@plt>
  410144:	sub	x19, x0, x19
  410148:	cmp	x0, #0x0
  41014c:	csinv	w0, w19, wzr, ne  // ne = any
  410150:	ldr	x19, [sp, #16]
  410154:	ldp	x29, x30, [sp], #32
  410158:	ret
  41015c:	mov	w0, #0xffffffff            	// #-1
  410160:	b	410150 <_ZdlPvm@@Base+0xf98>
  410164:	stp	x29, x30, [sp, #-32]!
  410168:	mov	x1, #0x0                   	// #0
  41016c:	mov	w2, #0x0                   	// #0
  410170:	mov	x29, sp
  410174:	stp	x19, x20, [sp, #16]
  410178:	ldr	w19, [x0, #8]
  41017c:	ldr	x20, [x0]
  410180:	cmp	w19, w1
  410184:	b.le	41019c <_ZdlPvm@@Base+0xfe4>
  410188:	ldrb	w0, [x20, x1]
  41018c:	add	x1, x1, #0x1
  410190:	cmp	w0, #0x0
  410194:	cinc	w2, w2, eq  // eq = none
  410198:	b	410180 <_ZdlPvm@@Base+0xfc8>
  41019c:	add	w0, w19, #0x1
  4101a0:	sub	w0, w0, w2
  4101a4:	sxtw	x0, w0
  4101a8:	bl	401680 <malloc@plt>
  4101ac:	mov	x1, x0
  4101b0:	mov	x2, #0x0                   	// #0
  4101b4:	cmp	w19, w2
  4101b8:	b.le	4101d0 <_ZdlPvm@@Base+0x1018>
  4101bc:	ldrb	w3, [x20, x2]
  4101c0:	cbz	w3, 4101c8 <_ZdlPvm@@Base+0x1010>
  4101c4:	strb	w3, [x1], #1
  4101c8:	add	x2, x2, #0x1
  4101cc:	b	4101b4 <_ZdlPvm@@Base+0xffc>
  4101d0:	strb	wzr, [x1]
  4101d4:	ldp	x19, x20, [sp, #16]
  4101d8:	ldp	x29, x30, [sp], #32
  4101dc:	ret
  4101e0:	stp	x29, x30, [sp, #-48]!
  4101e4:	mov	x29, sp
  4101e8:	ldr	w3, [x0, #8]
  4101ec:	stp	x19, x20, [sp, #16]
  4101f0:	mov	x19, x0
  4101f4:	sub	w3, w3, #0x1
  4101f8:	mov	w2, w3
  4101fc:	sxtw	x1, w3
  410200:	ldr	x0, [x0]
  410204:	str	x21, [sp, #32]
  410208:	tbnz	w2, #31, 410264 <_ZdlPvm@@Base+0x10ac>
  41020c:	ldrb	w4, [x0, x1]
  410210:	sub	x1, x1, #0x1
  410214:	cmp	w4, #0x20
  410218:	b.eq	41025c <_ZdlPvm@@Base+0x10a4>  // b.none
  41021c:	mov	x20, x0
  410220:	cbz	w2, 410284 <_ZdlPvm@@Base+0x10cc>
  410224:	add	w2, w2, w0
  410228:	ldrb	w1, [x20]
  41022c:	sub	w4, w2, w20
  410230:	cmp	w1, #0x20
  410234:	b.eq	41027c <_ZdlPvm@@Base+0x10c4>  // b.none
  410238:	cmp	w3, w4
  41023c:	b.eq	41026c <_ZdlPvm@@Base+0x10b4>  // b.none
  410240:	tbz	w4, #31, 41028c <_ZdlPvm@@Base+0x10d4>
  410244:	str	wzr, [x19, #8]
  410248:	cbz	x0, 41026c <_ZdlPvm@@Base+0x10b4>
  41024c:	bl	401620 <_ZdaPv@plt>
  410250:	str	xzr, [x19]
  410254:	str	wzr, [x19, #12]
  410258:	b	41026c <_ZdlPvm@@Base+0x10b4>
  41025c:	sub	w2, w2, #0x1
  410260:	b	410208 <_ZdlPvm@@Base+0x1050>
  410264:	cmp	w2, w3
  410268:	b.ne	410244 <_ZdlPvm@@Base+0x108c>  // b.any
  41026c:	ldp	x19, x20, [sp, #16]
  410270:	ldr	x21, [sp, #32]
  410274:	ldp	x29, x30, [sp], #48
  410278:	ret
  41027c:	add	x20, x20, #0x1
  410280:	b	410228 <_ZdlPvm@@Base+0x1070>
  410284:	cbz	w3, 41026c <_ZdlPvm@@Base+0x10b4>
  410288:	mov	w4, #0x0                   	// #0
  41028c:	ldrsw	x0, [x19, #12]
  410290:	add	w4, w4, #0x1
  410294:	str	w4, [x19, #8]
  410298:	bl	401410 <_Znam@plt>
  41029c:	mov	x21, x0
  4102a0:	ldrsw	x2, [x19, #8]
  4102a4:	mov	x1, x20
  4102a8:	bl	401430 <memcpy@plt>
  4102ac:	ldr	x0, [x19]
  4102b0:	cbz	x0, 4102b8 <_ZdlPvm@@Base+0x1100>
  4102b4:	bl	401620 <_ZdaPv@plt>
  4102b8:	str	x21, [x19]
  4102bc:	b	41026c <_ZdlPvm@@Base+0x10b4>
  4102c0:	stp	x29, x30, [sp, #-48]!
  4102c4:	mov	x29, sp
  4102c8:	stp	x21, x22, [sp, #32]
  4102cc:	ldr	w22, [x0, #8]
  4102d0:	ldr	x21, [x0]
  4102d4:	stp	x19, x20, [sp, #16]
  4102d8:	mov	x20, x1
  4102dc:	mov	x19, #0x0                   	// #0
  4102e0:	cmp	w22, w19
  4102e4:	b.le	4102fc <_ZdlPvm@@Base+0x1144>
  4102e8:	ldrb	w0, [x21, x19]
  4102ec:	mov	x1, x20
  4102f0:	add	x19, x19, #0x1
  4102f4:	bl	401480 <putc@plt>
  4102f8:	b	4102e0 <_ZdlPvm@@Base+0x1128>
  4102fc:	ldp	x19, x20, [sp, #16]
  410300:	ldp	x21, x22, [sp, #32]
  410304:	ldp	x29, x30, [sp], #48
  410308:	ret
  41030c:	stp	x29, x30, [sp, #-32]!
  410310:	mov	w2, w0
  410314:	adrp	x1, 410000 <_ZdlPvm@@Base+0xe48>
  410318:	mov	x29, sp
  41031c:	stp	x19, x20, [sp, #16]
  410320:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x3260>
  410324:	add	x20, x20, #0x288
  410328:	mov	x19, x8
  41032c:	add	x1, x1, #0x628
  410330:	mov	x0, x20
  410334:	bl	401530 <sprintf@plt>
  410338:	mov	x1, x20
  41033c:	mov	x0, x19
  410340:	bl	40f9e4 <_ZdlPvm@@Base+0x82c>
  410344:	mov	x0, x19
  410348:	ldp	x19, x20, [sp, #16]
  41034c:	ldp	x29, x30, [sp], #32
  410350:	ret
  410354:	stp	x29, x30, [sp, #-32]!
  410358:	mov	x29, sp
  41035c:	stp	x19, x20, [sp, #16]
  410360:	mov	x19, x0
  410364:	cbz	x0, 410384 <_ZdlPvm@@Base+0x11cc>
  410368:	bl	401460 <strlen@plt>
  41036c:	add	x0, x0, #0x1
  410370:	bl	401680 <malloc@plt>
  410374:	mov	x20, x0
  410378:	mov	x1, x19
  41037c:	mov	x19, x20
  410380:	bl	401520 <strcpy@plt>
  410384:	mov	x0, x19
  410388:	ldp	x19, x20, [sp, #16]
  41038c:	ldp	x29, x30, [sp], #32
  410390:	ret
  410394:	stp	x29, x30, [sp, #-32]!
  410398:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x3260>
  41039c:	mov	x29, sp
  4103a0:	stp	x19, x20, [sp, #16]
  4103a4:	mov	x20, x0
  4103a8:	mov	x19, x2
  4103ac:	ldr	x0, [x2, #480]
  4103b0:	cbz	x0, 4103c0 <_ZdlPvm@@Base+0x1208>
  4103b4:	mov	x1, x20
  4103b8:	bl	401660 <strcmp@plt>
  4103bc:	cbz	w0, 4103cc <_ZdlPvm@@Base+0x1214>
  4103c0:	mov	x0, x20
  4103c4:	bl	410354 <_ZdlPvm@@Base+0x119c>
  4103c8:	str	x0, [x19, #480]
  4103cc:	ldp	x19, x20, [sp, #16]
  4103d0:	ldp	x29, x30, [sp], #32
  4103d4:	ret
  4103d8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x3260>
  4103dc:	str	w0, [x1, #588]
  4103e0:	ret
  4103e4:	nop
  4103e8:	stp	x29, x30, [sp, #-64]!
  4103ec:	mov	x29, sp
  4103f0:	stp	x19, x20, [sp, #16]
  4103f4:	adrp	x20, 42d000 <_ZdlPvm@@Base+0x1de48>
  4103f8:	add	x20, x20, #0xd10
  4103fc:	stp	x21, x22, [sp, #32]
  410400:	adrp	x21, 42d000 <_ZdlPvm@@Base+0x1de48>
  410404:	add	x21, x21, #0xc70
  410408:	sub	x20, x20, x21
  41040c:	mov	w22, w0
  410410:	stp	x23, x24, [sp, #48]
  410414:	mov	x23, x1
  410418:	mov	x24, x2
  41041c:	bl	4013d0 <_Znam@plt-0x40>
  410420:	cmp	xzr, x20, asr #3
  410424:	b.eq	410450 <_ZdlPvm@@Base+0x1298>  // b.none
  410428:	asr	x20, x20, #3
  41042c:	mov	x19, #0x0                   	// #0
  410430:	ldr	x3, [x21, x19, lsl #3]
  410434:	mov	x2, x24
  410438:	add	x19, x19, #0x1
  41043c:	mov	x1, x23
  410440:	mov	w0, w22
  410444:	blr	x3
  410448:	cmp	x20, x19
  41044c:	b.ne	410430 <_ZdlPvm@@Base+0x1278>  // b.any
  410450:	ldp	x19, x20, [sp, #16]
  410454:	ldp	x21, x22, [sp, #32]
  410458:	ldp	x23, x24, [sp, #48]
  41045c:	ldp	x29, x30, [sp], #64
  410460:	ret
  410464:	nop
  410468:	ret

Disassembly of section .fini:

000000000041046c <.fini>:
  41046c:	stp	x29, x30, [sp, #-16]!
  410470:	mov	x29, sp
  410474:	ldp	x29, x30, [sp], #16
  410478:	ret
