
Signal_channel_fft.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a500  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008c24  0800a690  0800a690  0001a690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132b4  080132b4  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  080132b4  080132b4  000232b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132bc  080132bc  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132bc  080132bc  000232bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080132c0  080132c0  000232c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080132c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003258  200001e0  080134a4  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003438  080134a4  00033438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023306  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036eb  00000000  00000000  00053516  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fd8  00000000  00000000  00056c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000eb8  00000000  00000000  00057be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000548c  00000000  00000000  00058a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011906  00000000  00000000  0005df24  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1cb9  00000000  00000000  0006f82a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000e9  00000000  00000000  001414e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005274  00000000  00000000  001415cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003217  00000000  00000000  00146840  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a678 	.word	0x0800a678

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a678 	.word	0x0800a678

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_ADC_ConvCpltCallback>:


/* ADC ADC
 *    	
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]

	if (hadc->Instance == ADC2) {


	}
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <HAL_TIM_PeriodElapsedCallback>:
float ADC1_FFT_Output[FFT_NUM_LENGTH] = { 0 };

volatile uint16_t g_FFT_index = 0;

uint8_t sum_FFT_flag = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]



	}

}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <HAL_UART_RxCpltCallback>:
uint8_t cp_g_usart3_rx_buf[USART3_REC_LEN]= {0};

uint16_t g_usart3_rx_sta = 0;

uint8_t g_u3_rx_buffer[USART3_RXBUFFERSIZE];/* HAL */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) /*  */
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a58      	ldr	r2, [pc, #352]	; (8001120 <HAL_UART_RxCpltCallback+0x170>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d152      	bne.n	8001068 <HAL_UART_RxCpltCallback+0xb8>
    {
        if ((g_usart1_rx_sta & 0x8000) == 0) /* 0x0d */
 8000fc2:	4b58      	ldr	r3, [pc, #352]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	db38      	blt.n	800103e <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart1_rx_sta & 0x4000) /* 0x0d */
 8000fcc:	4b55      	ldr	r3, [pc, #340]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d011      	beq.n	8000ffc <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_u1_rx_buffer[0] != 0x0a) {
 8000fd8:	4b53      	ldr	r3, [pc, #332]	; (8001128 <HAL_UART_RxCpltCallback+0x178>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b0a      	cmp	r3, #10
 8000fde:	d003      	beq.n	8000fe8 <HAL_UART_RxCpltCallback+0x38>
                    g_usart1_rx_sta = 0; /* , */
 8000fe0:	4b50      	ldr	r3, [pc, #320]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	801a      	strh	r2, [r3, #0]
 8000fe6:	e02a      	b.n	800103e <HAL_UART_RxCpltCallback+0x8e>
                } else {
                    g_usart1_rx_sta |= 0x8000; /* */
 8000fe8:	4b4e      	ldr	r3, [pc, #312]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	4b4b      	ldr	r3, [pc, #300]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8000ff8:	801a      	strh	r2, [r3, #0]
 8000ffa:	e020      	b.n	800103e <HAL_UART_RxCpltCallback+0x8e>
                }
            } else { /* 0X0D */

                if (g_u1_rx_buffer[0] == 0x0d) {
 8000ffc:	4b4a      	ldr	r3, [pc, #296]	; (8001128 <HAL_UART_RxCpltCallback+0x178>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b0d      	cmp	r3, #13
 8001002:	d107      	bne.n	8001014 <HAL_UART_RxCpltCallback+0x64>
                    g_usart1_rx_sta |= 0x4000;
 8001004:	4b47      	ldr	r3, [pc, #284]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800100c:	b29a      	uxth	r2, r3
 800100e:	4b45      	ldr	r3, [pc, #276]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001010:	801a      	strh	r2, [r3, #0]
 8001012:	e014      	b.n	800103e <HAL_UART_RxCpltCallback+0x8e>
                } else {
                    cp_g_usart1_rx_buf[g_usart1_rx_sta & 0X3FFF] = g_u1_rx_buffer[0];
 8001014:	4b43      	ldr	r3, [pc, #268]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800101c:	4a42      	ldr	r2, [pc, #264]	; (8001128 <HAL_UART_RxCpltCallback+0x178>)
 800101e:	7811      	ldrb	r1, [r2, #0]
 8001020:	4a42      	ldr	r2, [pc, #264]	; (800112c <HAL_UART_RxCpltCallback+0x17c>)
 8001022:	54d1      	strb	r1, [r2, r3]
                    g_usart1_rx_sta++;
 8001024:	4b3f      	ldr	r3, [pc, #252]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	b29a      	uxth	r2, r3
 800102c:	4b3d      	ldr	r3, [pc, #244]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 800102e:	801a      	strh	r2, [r3, #0]
                    if (g_usart1_rx_sta > (USART1_REC_LEN - 1)) {
 8001030:	4b3c      	ldr	r3, [pc, #240]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	2bc7      	cmp	r3, #199	; 0xc7
 8001036:	d902      	bls.n	800103e <HAL_UART_RxCpltCallback+0x8e>
                        g_usart1_rx_sta = 0; /* , */
 8001038:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 800103a:	2200      	movs	r2, #0
 800103c:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        if (g_usart1_rx_sta & 0x8000) {
 800103e:	4b39      	ldr	r3, [pc, #228]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	b21b      	sxth	r3, r3
 8001044:	2b00      	cmp	r3, #0
 8001046:	da0f      	bge.n	8001068 <HAL_UART_RxCpltCallback+0xb8>
            memcpy(g_usart1_rx_buf, cp_g_usart1_rx_buf, USART1_REC_LEN);
 8001048:	4a39      	ldr	r2, [pc, #228]	; (8001130 <HAL_UART_RxCpltCallback+0x180>)
 800104a:	4b38      	ldr	r3, [pc, #224]	; (800112c <HAL_UART_RxCpltCallback+0x17c>)
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	23c8      	movs	r3, #200	; 0xc8
 8001052:	461a      	mov	r2, r3
 8001054:	f005 f852 	bl	80060fc <memcpy>
            memset(cp_g_usart1_rx_buf, 0, USART1_REC_LEN);
 8001058:	22c8      	movs	r2, #200	; 0xc8
 800105a:	2100      	movs	r1, #0
 800105c:	4833      	ldr	r0, [pc, #204]	; (800112c <HAL_UART_RxCpltCallback+0x17c>)
 800105e:	f005 f858 	bl	8006112 <memset>
            g_usart1_rx_sta = 0;
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <HAL_UART_RxCpltCallback+0x174>)
 8001064:	2200      	movs	r2, #0
 8001066:	801a      	strh	r2, [r3, #0]
        }
    }
    if(huart->Instance == USART3)             /*  */
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a31      	ldr	r2, [pc, #196]	; (8001134 <HAL_UART_RxCpltCallback+0x184>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d152      	bne.n	8001118 <HAL_UART_RxCpltCallback+0x168>
      {
          if((g_usart3_rx_sta & 0x8000) == 0)      /* 0x0d */
 8001072:	4b31      	ldr	r3, [pc, #196]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 8001074:	881b      	ldrh	r3, [r3, #0]
 8001076:	b21b      	sxth	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	db38      	blt.n	80010ee <HAL_UART_RxCpltCallback+0x13e>
          {
              if(g_usart3_rx_sta & 0x4000)         /* 0x0d */
 800107c:	4b2e      	ldr	r3, [pc, #184]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001084:	2b00      	cmp	r3, #0
 8001086:	d011      	beq.n	80010ac <HAL_UART_RxCpltCallback+0xfc>
              {
                  if(g_u3_rx_buffer[0] != 0x0a)
 8001088:	4b2c      	ldr	r3, [pc, #176]	; (800113c <HAL_UART_RxCpltCallback+0x18c>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b0a      	cmp	r3, #10
 800108e:	d003      	beq.n	8001098 <HAL_UART_RxCpltCallback+0xe8>
                  {
                      g_usart3_rx_sta = 0;          /* , */
 8001090:	4b29      	ldr	r3, [pc, #164]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 8001092:	2200      	movs	r2, #0
 8001094:	801a      	strh	r2, [r3, #0]
 8001096:	e02a      	b.n	80010ee <HAL_UART_RxCpltCallback+0x13e>
                  }else{
                      g_usart3_rx_sta |= 0x8000;   /* */
 8001098:	4b27      	ldr	r3, [pc, #156]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80010a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b24      	ldr	r3, [pc, #144]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010a8:	801a      	strh	r2, [r3, #0]
 80010aa:	e020      	b.n	80010ee <HAL_UART_RxCpltCallback+0x13e>
                  }
              }else{                                /* 0X0D */

                  if(g_u3_rx_buffer[0] == 0x0d)
 80010ac:	4b23      	ldr	r3, [pc, #140]	; (800113c <HAL_UART_RxCpltCallback+0x18c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b0d      	cmp	r3, #13
 80010b2:	d107      	bne.n	80010c4 <HAL_UART_RxCpltCallback+0x114>
                  {
                      g_usart3_rx_sta |= 0x4000;
 80010b4:	4b20      	ldr	r3, [pc, #128]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010b6:	881b      	ldrh	r3, [r3, #0]
 80010b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010bc:	b29a      	uxth	r2, r3
 80010be:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010c0:	801a      	strh	r2, [r3, #0]
 80010c2:	e014      	b.n	80010ee <HAL_UART_RxCpltCallback+0x13e>
                  }else{
                      cp_g_usart3_rx_buf[g_usart3_rx_sta & 0X3FFF] = g_u3_rx_buffer[0] ;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010cc:	4a1b      	ldr	r2, [pc, #108]	; (800113c <HAL_UART_RxCpltCallback+0x18c>)
 80010ce:	7811      	ldrb	r1, [r2, #0]
 80010d0:	4a1b      	ldr	r2, [pc, #108]	; (8001140 <HAL_UART_RxCpltCallback+0x190>)
 80010d2:	54d1      	strb	r1, [r2, r3]
                      g_usart3_rx_sta++;
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010d6:	881b      	ldrh	r3, [r3, #0]
 80010d8:	3301      	adds	r3, #1
 80010da:	b29a      	uxth	r2, r3
 80010dc:	4b16      	ldr	r3, [pc, #88]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010de:	801a      	strh	r2, [r3, #0]
                      if(g_usart3_rx_sta > (USART3_REC_LEN - 1))
 80010e0:	4b15      	ldr	r3, [pc, #84]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	2bc7      	cmp	r3, #199	; 0xc7
 80010e6:	d902      	bls.n	80010ee <HAL_UART_RxCpltCallback+0x13e>
                      {
                          g_usart3_rx_sta = 0;      /* , */
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	801a      	strh	r2, [r3, #0]
                      }
                  }
              }
          }

          if (g_usart3_rx_sta & 0x8000) {
 80010ee:	4b12      	ldr	r3, [pc, #72]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	da0f      	bge.n	8001118 <HAL_UART_RxCpltCallback+0x168>
                 memcpy(g_usart3_rx_buf, cp_g_usart3_rx_buf, USART3_REC_LEN);
 80010f8:	4a12      	ldr	r2, [pc, #72]	; (8001144 <HAL_UART_RxCpltCallback+0x194>)
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_UART_RxCpltCallback+0x190>)
 80010fc:	4610      	mov	r0, r2
 80010fe:	4619      	mov	r1, r3
 8001100:	23c8      	movs	r3, #200	; 0xc8
 8001102:	461a      	mov	r2, r3
 8001104:	f004 fffa 	bl	80060fc <memcpy>
                 memset(cp_g_usart3_rx_buf, 0, USART3_REC_LEN);
 8001108:	22c8      	movs	r2, #200	; 0xc8
 800110a:	2100      	movs	r1, #0
 800110c:	480c      	ldr	r0, [pc, #48]	; (8001140 <HAL_UART_RxCpltCallback+0x190>)
 800110e:	f005 f800 	bl	8006112 <memset>
                 g_usart3_rx_sta = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <HAL_UART_RxCpltCallback+0x188>)
 8001114:	2200      	movs	r2, #0
 8001116:	801a      	strh	r2, [r3, #0]
          }
      }
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40011000 	.word	0x40011000
 8001124:	20002f8c 	.word	0x20002f8c
 8001128:	20003130 	.word	0x20003130
 800112c:	20002ec4 	.word	0x20002ec4
 8001130:	20002dfc 	.word	0x20002dfc
 8001134:	40004800 	.word	0x40004800
 8001138:	20003120 	.word	0x20003120
 800113c:	20003134 	.word	0x20003134
 8001140:	20003058 	.word	0x20003058
 8001144:	20002f90 	.word	0x20002f90

08001148 <__io_putchar>:
#ifdef __GNUC__                                    //
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE {
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFF);
 8001150:	1d39      	adds	r1, r7, #4
 8001152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001156:	2201      	movs	r2, #1
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <__io_putchar+0x20>)
 800115a:	f003 fb3a 	bl	80047d2 <HAL_UART_Transmit>
    return ch;
 800115e:	687b      	ldr	r3, [r7, #4]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200033f0 	.word	0x200033f0

0800116c <u3_printf>:
  } while(*(str + k)!='\0');
}
//3,printf 
//USART3_MAX_SEND_LEN
void u3_printf(char* fmt,...)
{
 800116c:	b40f      	push	{r0, r1, r2, r3}
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
    uint16_t i,j;
    va_list ap;
    va_start(ap,fmt);
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	603b      	str	r3, [r7, #0]
    vsprintf((char*)USART3_TX_BUF,fmt,ap);
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	6939      	ldr	r1, [r7, #16]
 800117e:	4812      	ldr	r0, [pc, #72]	; (80011c8 <u3_printf+0x5c>)
 8001180:	f006 fd76 	bl	8007c70 <vsiprintf>
    va_end(ap);
    i=strlen((const char*)USART3_TX_BUF);//
 8001184:	4810      	ldr	r0, [pc, #64]	; (80011c8 <u3_printf+0x5c>)
 8001186:	f7ff f823 	bl	80001d0 <strlen>
 800118a:	4603      	mov	r3, r0
 800118c:	80bb      	strh	r3, [r7, #4]
    for(j=0;j<i;j++)//
 800118e:	2300      	movs	r3, #0
 8001190:	80fb      	strh	r3, [r7, #6]
 8001192:	e00e      	b.n	80011b2 <u3_printf+0x46>
    {
        while((USART3->SR&0X40)==0);//,
 8001194:	bf00      	nop
 8001196:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <u3_printf+0x60>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f9      	beq.n	8001196 <u3_printf+0x2a>
        USART3->DR=USART3_TX_BUF[j];
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <u3_printf+0x5c>)
 80011a6:	5cd2      	ldrb	r2, [r2, r3]
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <u3_printf+0x60>)
 80011aa:	605a      	str	r2, [r3, #4]
    for(j=0;j<i;j++)//
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	3301      	adds	r3, #1
 80011b0:	80fb      	strh	r3, [r7, #6]
 80011b2:	88fa      	ldrh	r2, [r7, #6]
 80011b4:	88bb      	ldrh	r3, [r7, #4]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d3ec      	bcc.n	8001194 <u3_printf+0x28>
    }
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011c4:	b004      	add	sp, #16
 80011c6:	4770      	bx	lr
 80011c8:	20003138 	.word	0x20003138
 80011cc:	40004800 	.word	0x40004800

080011d0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80011d6:	463b      	mov	r3, r7
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011e2:	4b22      	ldr	r3, [pc, #136]	; (800126c <MX_ADC1_Init+0x9c>)
 80011e4:	4a22      	ldr	r2, [pc, #136]	; (8001270 <MX_ADC1_Init+0xa0>)
 80011e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <MX_ADC1_Init+0x9c>)
 80011ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <MX_ADC1_Init+0x9c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <MX_ADC1_Init+0x9c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <MX_ADC1_Init+0x9c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <MX_ADC1_Init+0x9c>)
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800120a:	4b18      	ldr	r3, [pc, #96]	; (800126c <MX_ADC1_Init+0x9c>)
 800120c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001210:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <MX_ADC1_Init+0x9c>)
 8001214:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001218:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_ADC1_Init+0x9c>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_ADC1_Init+0x9c>)
 8001222:	2201      	movs	r2, #1
 8001224:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_ADC1_Init+0x9c>)
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_ADC1_Init+0x9c>)
 8001230:	2201      	movs	r2, #1
 8001232:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001234:	480d      	ldr	r0, [pc, #52]	; (800126c <MX_ADC1_Init+0x9c>)
 8001236:	f000 fe77 	bl	8001f28 <HAL_ADC_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001240:	f000 faea 	bl	8001818 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001244:	2301      	movs	r3, #1
 8001246:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001248:	2301      	movs	r3, #1
 800124a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	463b      	mov	r3, r7
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <MX_ADC1_Init+0x9c>)
 8001256:	f001 f8fb 	bl	8002450 <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001260:	f000 fada 	bl	8001818 <Error_Handler>
  }

}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	200032c8 	.word	0x200032c8
 8001270:	40012000 	.word	0x40012000

08001274 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	; 0x28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a33      	ldr	r2, [pc, #204]	; (8001360 <HAL_ADC_MspInit+0xec>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d160      	bne.n	8001358 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	4b32      	ldr	r3, [pc, #200]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	4a31      	ldr	r2, [pc, #196]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 80012a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012a4:	6453      	str	r3, [r2, #68]	; 0x44
 80012a6:	4b2f      	ldr	r3, [pc, #188]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a2a      	ldr	r2, [pc, #168]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b28      	ldr	r3, [pc, #160]	; (8001364 <HAL_ADC_MspInit+0xf0>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ce:	2302      	movs	r3, #2
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d2:	2303      	movs	r3, #3
 80012d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0314 	add.w	r3, r7, #20
 80012de:	4619      	mov	r1, r3
 80012e0:	4821      	ldr	r0, [pc, #132]	; (8001368 <HAL_ADC_MspInit+0xf4>)
 80012e2:	f002 f801 	bl	80032e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80012e6:	4b21      	ldr	r3, [pc, #132]	; (800136c <HAL_ADC_MspInit+0xf8>)
 80012e8:	4a21      	ldr	r2, [pc, #132]	; (8001370 <HAL_ADC_MspInit+0xfc>)
 80012ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012ec:	4b1f      	ldr	r3, [pc, #124]	; (800136c <HAL_ADC_MspInit+0xf8>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f2:	4b1e      	ldr	r3, [pc, #120]	; (800136c <HAL_ADC_MspInit+0xf8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f8:	4b1c      	ldr	r3, [pc, #112]	; (800136c <HAL_ADC_MspInit+0xf8>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001300:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001304:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001306:	4b19      	ldr	r3, [pc, #100]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001308:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800130c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800130e:	4b17      	ldr	r3, [pc, #92]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001310:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001314:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001318:	f44f 7280 	mov.w	r2, #256	; 0x100
 800131c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001320:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001324:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800132c:	480f      	ldr	r0, [pc, #60]	; (800136c <HAL_ADC_MspInit+0xf8>)
 800132e:	f001 fc4b 	bl	8002bc8 <HAL_DMA_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001338:	f000 fa6e 	bl	8001818 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a0b      	ldr	r2, [pc, #44]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
 8001342:	4a0a      	ldr	r2, [pc, #40]	; (800136c <HAL_ADC_MspInit+0xf8>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	2012      	movs	r0, #18
 800134e:	f001 fc04 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001352:	2012      	movs	r0, #18
 8001354:	f001 fc1d 	bl	8002b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001358:	bf00      	nop
 800135a:	3728      	adds	r7, #40	; 0x28
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40012000 	.word	0x40012000
 8001364:	40023800 	.word	0x40023800
 8001368:	40020000 	.word	0x40020000
 800136c:	20003310 	.word	0x20003310
 8001370:	40026410 	.word	0x40026410

08001374 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <MX_DMA_Init+0x3c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <MX_DMA_Init+0x3c>)
 8001384:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <MX_DMA_Init+0x3c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	2038      	movs	r0, #56	; 0x38
 800139c:	f001 fbdd 	bl	8002b5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013a0:	2038      	movs	r0, #56	; 0x38
 80013a2:	f001 fbf6 	bl	8002b92 <HAL_NVIC_EnableIRQ>

}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_GPIO_Init+0x68>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a16      	ldr	r2, [pc, #88]	; (800141c <MX_GPIO_Init+0x68>)
 80013c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b14      	ldr	r3, [pc, #80]	; (800141c <MX_GPIO_Init+0x68>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <MX_GPIO_Init+0x68>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a0f      	ldr	r2, [pc, #60]	; (800141c <MX_GPIO_Init+0x68>)
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b0d      	ldr	r3, [pc, #52]	; (800141c <MX_GPIO_Init+0x68>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <MX_GPIO_Init+0x68>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a08      	ldr	r2, [pc, #32]	; (800141c <MX_GPIO_Init+0x68>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <MX_GPIO_Init+0x68>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]

}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001422:	b0bf      	sub	sp, #252	; 0xfc
 8001424:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint32_t i = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	float thd_tmp = 0.0;
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	float thd_all = 0;
 8001434:	f04f 0300 	mov.w	r3, #0
 8001438:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	float THD2_50[51] = { 0 };
 800143c:	f107 0318 	add.w	r3, r7, #24
 8001440:	22cc      	movs	r2, #204	; 0xcc
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f004 fe64 	bl	8006112 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800144a:	f000 fcd9 	bl	8001e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144e:	f000 f979 	bl	8001744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001452:	f7ff ffaf 	bl	80013b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001456:	f7ff ff8d 	bl	8001374 <MX_DMA_Init>
  MX_ADC1_Init();
 800145a:	f7ff feb9 	bl	80011d0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800145e:	f000 fbc9 	bl	8001bf4 <MX_USART1_UART_Init>
  MX_TIM8_Init();
 8001462:	f000 fb37 	bl	8001ad4 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001466:	f000 fbef 	bl	8001c48 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, (uint8_t*) g_u1_rx_buffer, 1); //2
 800146a:	2201      	movs	r2, #1
 800146c:	49a0      	ldr	r1, [pc, #640]	; (80016f0 <main+0x2d0>)
 800146e:	48a1      	ldr	r0, [pc, #644]	; (80016f4 <main+0x2d4>)
 8001470:	f003 fa48 	bl	8004904 <HAL_UART_Receive_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC1_Value_DMA, DMA_ADC_LENGTH);
 8001474:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001478:	499f      	ldr	r1, [pc, #636]	; (80016f8 <main+0x2d8>)
 800147a:	48a0      	ldr	r0, [pc, #640]	; (80016fc <main+0x2dc>)
 800147c:	f000 fed8 	bl	8002230 <HAL_ADC_Start_DMA>
	arm_cfft_radix4_instance_f32 scfft;
	arm_cfft_radix4_init_f32(&scfft, FFT_NUM_LENGTH, 0, 1); /* scfftFFT */
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	2301      	movs	r3, #1
 8001484:	2200      	movs	r2, #0
 8001486:	f44f 7180 	mov.w	r1, #256	; 0x100
 800148a:	f004 f88d 	bl	80055a8 <arm_cfft_radix4_init_f32>
	HAL_TIM_Base_Start_IT(&htim8); //2adc
 800148e:	489c      	ldr	r0, [pc, #624]	; (8001700 <main+0x2e0>)
 8001490:	f002 fd51 	bl	8003f36 <HAL_TIM_Base_Start_IT>
	HAL_Delay(20);
 8001494:	2014      	movs	r0, #20
 8001496:	f000 fd25 	bl	8001ee4 <HAL_Delay>
	HAL_TIM_Base_Stop_IT(&htim8); //2adc
 800149a:	4899      	ldr	r0, [pc, #612]	; (8001700 <main+0x2e0>)
 800149c:	f002 fd6f 	bl	8003f7e <HAL_TIM_Base_Stop_IT>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80014a0:	2300      	movs	r3, #0
 80014a2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80014a6:	e01c      	b.n	80014e2 <main+0xc2>
		ADC1_FFT_RAW[i] = 3.3f * ADC1_Value_DMA[i] / 4096;
 80014a8:	4a93      	ldr	r2, [pc, #588]	; (80016f8 <main+0x2d8>)
 80014aa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80014ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b2:	ee07 3a90 	vmov	s15, r3
 80014b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ba:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8001704 <main+0x2e4>
 80014be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014c2:	eddf 6a91 	vldr	s13, [pc, #580]	; 8001708 <main+0x2e8>
 80014c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ca:	4a90      	ldr	r2, [pc, #576]	; (800170c <main+0x2ec>)
 80014cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80014d8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80014dc:	3301      	adds	r3, #1
 80014de:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80014e2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80014e6:	2bff      	cmp	r3, #255	; 0xff
 80014e8:	d9de      	bls.n	80014a8 <main+0x88>
	}
	printf(
 80014ea:	4889      	ldr	r0, [pc, #548]	; (8001710 <main+0x2f0>)
 80014ec:	f005 fccc 	bl	8006e88 <puts>
			"--------------------------------------------------------------\r\n");
	printf("\r\n");
 80014f0:	4888      	ldr	r0, [pc, #544]	; (8001714 <main+0x2f4>)
 80014f2:	f005 fcc9 	bl	8006e88 <puts>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80014fc:	e016      	b.n	800152c <main+0x10c>
		printf("ADC1_FFT_RAW[%ld] = % 0.5f\r\n", i, ADC1_FFT_RAW[i]);
 80014fe:	4a83      	ldr	r2, [pc, #524]	; (800170c <main+0x2ec>)
 8001500:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f81c 	bl	8000548 <__aeabi_f2d>
 8001510:	4603      	mov	r3, r0
 8001512:	460c      	mov	r4, r1
 8001514:	461a      	mov	r2, r3
 8001516:	4623      	mov	r3, r4
 8001518:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800151c:	487e      	ldr	r0, [pc, #504]	; (8001718 <main+0x2f8>)
 800151e:	f005 fc3f 	bl	8006da0 <iprintf>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 8001522:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001526:	3301      	adds	r3, #1
 8001528:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800152c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001530:	2bff      	cmp	r3, #255	; 0xff
 8001532:	d9e4      	bls.n	80014fe <main+0xde>
	}

	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 8001534:	2300      	movs	r3, #0
 8001536:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800153a:	e01b      	b.n	8001574 <main+0x154>
		ADC1_FFT_Input[2 * i] = ADC1_FFT_RAW[i];
 800153c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	4972      	ldr	r1, [pc, #456]	; (800170c <main+0x2ec>)
 8001544:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001548:	0092      	lsls	r2, r2, #2
 800154a:	440a      	add	r2, r1
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	4973      	ldr	r1, [pc, #460]	; (800171c <main+0x2fc>)
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	440b      	add	r3, r1
 8001554:	601a      	str	r2, [r3, #0]
		ADC1_FFT_Input[2 * i + 1] = 0;
 8001556:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	3301      	adds	r3, #1
 800155e:	4a6f      	ldr	r2, [pc, #444]	; (800171c <main+0x2fc>)
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 800156a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800156e:	3301      	adds	r3, #1
 8001570:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001574:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001578:	2bff      	cmp	r3, #255	; 0xff
 800157a:	d9df      	bls.n	800153c <main+0x11c>
	//					ADC1_FFT_RAW[2 * i]);
	//		}
	//		for (i = 0; i < FFT_NUM_LENGTH; i++) {
	//			printf("% 0.5f\r\n", ADC1_FFT_RAW[2 * i]);
	//		}
	arm_cfft_radix4_f32(&scfft, ADC1_FFT_Input); /* FFT4 */
 800157c:	1d3b      	adds	r3, r7, #4
 800157e:	4967      	ldr	r1, [pc, #412]	; (800171c <main+0x2fc>)
 8001580:	4618      	mov	r0, r3
 8001582:	f004 fc15 	bl	8005db0 <arm_cfft_radix4_f32>

	arm_cmplx_mag_f32(ADC1_FFT_Input, ADC1_FFT_Output, FFT_NUM_LENGTH); /*  */
 8001586:	f44f 7280 	mov.w	r2, #256	; 0x100
 800158a:	4965      	ldr	r1, [pc, #404]	; (8001720 <main+0x300>)
 800158c:	4863      	ldr	r0, [pc, #396]	; (800171c <main+0x2fc>)
 800158e:	f004 fc33 	bl	8005df8 <arm_cmplx_mag_f32>

	printf(
 8001592:	485f      	ldr	r0, [pc, #380]	; (8001710 <main+0x2f0>)
 8001594:	f005 fc78 	bl	8006e88 <puts>
			"--------------------------------------------------------------\r\n");

	printf("FFT:\r\n");
 8001598:	4862      	ldr	r0, [pc, #392]	; (8001724 <main+0x304>)
 800159a:	f005 fc75 	bl	8006e88 <puts>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 800159e:	2300      	movs	r3, #0
 80015a0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80015a4:	e026      	b.n	80015f4 <main+0x1d4>
		printf("%ld: % 0.5f + %0.5f i \r\n", i, ADC1_FFT_Input[2 * i],
 80015a6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4a5b      	ldr	r2, [pc, #364]	; (800171c <main+0x2fc>)
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffc7 	bl	8000548 <__aeabi_f2d>
 80015ba:	4605      	mov	r5, r0
 80015bc:	460e      	mov	r6, r1
				ADC1_FFT_Input[2 * i + 1]);
 80015be:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	3301      	adds	r3, #1
 80015c6:	4a55      	ldr	r2, [pc, #340]	; (800171c <main+0x2fc>)
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	681b      	ldr	r3, [r3, #0]
		printf("%ld: % 0.5f + %0.5f i \r\n", i, ADC1_FFT_Input[2 * i],
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ffba 	bl	8000548 <__aeabi_f2d>
 80015d4:	4603      	mov	r3, r0
 80015d6:	460c      	mov	r4, r1
 80015d8:	e9cd 3400 	strd	r3, r4, [sp]
 80015dc:	462a      	mov	r2, r5
 80015de:	4633      	mov	r3, r6
 80015e0:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 80015e4:	4850      	ldr	r0, [pc, #320]	; (8001728 <main+0x308>)
 80015e6:	f005 fbdb 	bl	8006da0 <iprintf>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80015ea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015ee:	3301      	adds	r3, #1
 80015f0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80015f4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015f8:	2bff      	cmp	r3, #255	; 0xff
 80015fa:	d9d4      	bls.n	80015a6 <main+0x186>
	}
	printf(
 80015fc:	4844      	ldr	r0, [pc, #272]	; (8001710 <main+0x2f0>)
 80015fe:	f005 fc43 	bl	8006e88 <puts>
			"--------------------------------------------------------------\r\n");
	printf(":\r\n");
 8001602:	484a      	ldr	r0, [pc, #296]	; (800172c <main+0x30c>)
 8001604:	f005 fc40 	bl	8006e88 <puts>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 8001608:	2300      	movs	r3, #0
 800160a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800160e:	e016      	b.n	800163e <main+0x21e>
		printf("%ld: %0.5f\r\n", i, ADC1_FFT_Output[i]);
 8001610:	4a43      	ldr	r2, [pc, #268]	; (8001720 <main+0x300>)
 8001612:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff93 	bl	8000548 <__aeabi_f2d>
 8001622:	4603      	mov	r3, r0
 8001624:	460c      	mov	r4, r1
 8001626:	461a      	mov	r2, r3
 8001628:	4623      	mov	r3, r4
 800162a:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800162e:	4840      	ldr	r0, [pc, #256]	; (8001730 <main+0x310>)
 8001630:	f005 fbb6 	bl	8006da0 <iprintf>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 8001634:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001638:	3301      	adds	r3, #1
 800163a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800163e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001642:	2bff      	cmp	r3, #255	; 0xff
 8001644:	d9e4      	bls.n	8001610 <main+0x1f0>
	}
	printf(
 8001646:	4832      	ldr	r0, [pc, #200]	; (8001710 <main+0x2f0>)
 8001648:	f005 fc1e 	bl	8006e88 <puts>
			"--------------------------------------------------------------\r\n");
	printf(":\r\n");
 800164c:	4839      	ldr	r0, [pc, #228]	; (8001734 <main+0x314>)
 800164e:	f005 fc1b 	bl	8006e88 <puts>
	for (i = 2; i < FFT_NUM_LENGTH; i++) {
 8001652:	2302      	movs	r3, #2
 8001654:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001658:	e021      	b.n	800169e <main+0x27e>
		printf("%ld: %0.5f%%\r\n", i, ADC1_FFT_Output[i] / ADC1_FFT_Output[1] * 100);
 800165a:	4a31      	ldr	r2, [pc, #196]	; (8001720 <main+0x300>)
 800165c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	edd3 6a00 	vldr	s13, [r3]
 8001668:	4b2d      	ldr	r3, [pc, #180]	; (8001720 <main+0x300>)
 800166a:	ed93 7a01 	vldr	s14, [r3, #4]
 800166e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001672:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001738 <main+0x318>
 8001676:	ee67 7a87 	vmul.f32	s15, s15, s14
 800167a:	ee17 0a90 	vmov	r0, s15
 800167e:	f7fe ff63 	bl	8000548 <__aeabi_f2d>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	461a      	mov	r2, r3
 8001688:	4623      	mov	r3, r4
 800168a:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800168e:	482b      	ldr	r0, [pc, #172]	; (800173c <main+0x31c>)
 8001690:	f005 fb86 	bl	8006da0 <iprintf>
	for (i = 2; i < FFT_NUM_LENGTH; i++) {
 8001694:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001698:	3301      	adds	r3, #1
 800169a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800169e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80016a2:	2bff      	cmp	r3, #255	; 0xff
 80016a4:	d9d9      	bls.n	800165a <main+0x23a>
	}
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80016a6:	2300      	movs	r3, #0
 80016a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016ac:	e016      	b.n	80016dc <main+0x2bc>
			u3_printf("%0.5f\r\n", i, ADC1_FFT_RAW[i]);
 80016ae:	4a17      	ldr	r2, [pc, #92]	; (800170c <main+0x2ec>)
 80016b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff44 	bl	8000548 <__aeabi_f2d>
 80016c0:	4603      	mov	r3, r0
 80016c2:	460c      	mov	r4, r1
 80016c4:	461a      	mov	r2, r3
 80016c6:	4623      	mov	r3, r4
 80016c8:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 80016cc:	481c      	ldr	r0, [pc, #112]	; (8001740 <main+0x320>)
 80016ce:	f7ff fd4d 	bl	800116c <u3_printf>
	for (i = 0; i < FFT_NUM_LENGTH; i++) {
 80016d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80016d6:	3301      	adds	r3, #1
 80016d8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016dc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80016e0:	2bff      	cmp	r3, #255	; 0xff
 80016e2:	d9e4      	bls.n	80016ae <main+0x28e>
		}
	HAL_Delay(10000);
 80016e4:	f242 7010 	movw	r0, #10000	; 0x2710
 80016e8:	f000 fbfc 	bl	8001ee4 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80016ec:	e7fe      	b.n	80016ec <main+0x2cc>
 80016ee:	bf00      	nop
 80016f0:	20003130 	.word	0x20003130
 80016f4:	200033f0 	.word	0x200033f0
 80016f8:	200001fc 	.word	0x200001fc
 80016fc:	200032c8 	.word	0x200032c8
 8001700:	20003370 	.word	0x20003370
 8001704:	40533333 	.word	0x40533333
 8001708:	45800000 	.word	0x45800000
 800170c:	200005fc 	.word	0x200005fc
 8001710:	0800a690 	.word	0x0800a690
 8001714:	0800a6d0 	.word	0x0800a6d0
 8001718:	0800a6e0 	.word	0x0800a6e0
 800171c:	200009fc 	.word	0x200009fc
 8001720:	200029fc 	.word	0x200029fc
 8001724:	0800a700 	.word	0x0800a700
 8001728:	0800a710 	.word	0x0800a710
 800172c:	0800a72c 	.word	0x0800a72c
 8001730:	0800a738 	.word	0x0800a738
 8001734:	0800a748 	.word	0x0800a748
 8001738:	42c80000 	.word	0x42c80000
 800173c:	0800a750 	.word	0x0800a750
 8001740:	0800a768 	.word	0x0800a768

08001744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b094      	sub	sp, #80	; 0x50
 8001748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800174a:	f107 0320 	add.w	r3, r7, #32
 800174e:	2230      	movs	r2, #48	; 0x30
 8001750:	2100      	movs	r1, #0
 8001752:	4618      	mov	r0, r3
 8001754:	f004 fcdd 	bl	8006112 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001768:	2300      	movs	r3, #0
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	4b28      	ldr	r3, [pc, #160]	; (8001810 <SystemClock_Config+0xcc>)
 800176e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001770:	4a27      	ldr	r2, [pc, #156]	; (8001810 <SystemClock_Config+0xcc>)
 8001772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001776:	6413      	str	r3, [r2, #64]	; 0x40
 8001778:	4b25      	ldr	r3, [pc, #148]	; (8001810 <SystemClock_Config+0xcc>)
 800177a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001784:	2300      	movs	r3, #0
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <SystemClock_Config+0xd0>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a21      	ldr	r2, [pc, #132]	; (8001814 <SystemClock_Config+0xd0>)
 800178e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <SystemClock_Config+0xd0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a0:	2302      	movs	r3, #2
 80017a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a4:	2301      	movs	r3, #1
 80017a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a8:	2310      	movs	r3, #16
 80017aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ac:	2302      	movs	r3, #2
 80017ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017b4:	2308      	movs	r3, #8
 80017b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80017b8:	23a8      	movs	r3, #168	; 0xa8
 80017ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017bc:	2302      	movs	r3, #2
 80017be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017c0:	2304      	movs	r3, #4
 80017c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c4:	f107 0320 	add.w	r3, r7, #32
 80017c8:	4618      	mov	r0, r3
 80017ca:	f001 ff27 	bl	800361c <HAL_RCC_OscConfig>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017d4:	f000 f820 	bl	8001818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d8:	230f      	movs	r3, #15
 80017da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017dc:	2302      	movs	r3, #2
 80017de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	2105      	movs	r1, #5
 80017f6:	4618      	mov	r0, r3
 80017f8:	f002 f980 	bl	8003afc <HAL_RCC_ClockConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001802:	f000 f809 	bl	8001818 <Error_Handler>
  }
}
 8001806:	bf00      	nop
 8001808:	3750      	adds	r7, #80	; 0x50
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800
 8001814:	40007000 	.word	0x40007000

08001818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_MspInit+0x4c>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001836:	4a0f      	ldr	r2, [pc, #60]	; (8001874 <HAL_MspInit+0x4c>)
 8001838:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800183c:	6453      	str	r3, [r2, #68]	; 0x44
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <HAL_MspInit+0x4c>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001842:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
 800184e:	4b09      	ldr	r3, [pc, #36]	; (8001874 <HAL_MspInit+0x4c>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	4a08      	ldr	r2, [pc, #32]	; (8001874 <HAL_MspInit+0x4c>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001858:	6413      	str	r3, [r2, #64]	; 0x40
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_MspInit+0x4c>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	603b      	str	r3, [r7, #0]
 8001864:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001866:	2005      	movs	r0, #5
 8001868:	f001 f96c 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800

08001878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800188a:	e7fe      	b.n	800188a <HardFault_Handler+0x4>

0800188c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001890:	e7fe      	b.n	8001890 <MemManage_Handler+0x4>

08001892 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001896:	e7fe      	b.n	8001896 <BusFault_Handler+0x4>

08001898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800189c:	e7fe      	b.n	800189c <UsageFault_Handler+0x4>

0800189e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018cc:	f000 faea 	bl	8001ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80018d8:	4802      	ldr	r0, [pc, #8]	; (80018e4 <ADC_IRQHandler+0x10>)
 80018da:	f000 fb68 	bl	8001fae <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200032c8 	.word	0x200032c8

080018e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <USART1_IRQHandler+0x10>)
 80018ee:	f003 f85f 	bl	80049b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200033f0 	.word	0x200033f0

080018fc <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001900:	4802      	ldr	r0, [pc, #8]	; (800190c <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001902:	f002 fb67 	bl	8003fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	20003370 	.word	0x20003370

08001910 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001914:	4802      	ldr	r0, [pc, #8]	; (8001920 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001916:	f002 fb5d 	bl	8003fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20003370 	.word	0x20003370

08001924 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800192a:	f002 fb53 	bl	8003fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20003370 	.word	0x20003370

08001938 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800193c:	4802      	ldr	r0, [pc, #8]	; (8001948 <TIM8_CC_IRQHandler+0x10>)
 800193e:	f002 fb49 	bl	8003fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20003370 	.word	0x20003370

0800194c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001950:	4802      	ldr	r0, [pc, #8]	; (800195c <DMA2_Stream0_IRQHandler+0x10>)
 8001952:	f001 fa61 	bl	8002e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20003310 	.word	0x20003310

08001960 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e00a      	b.n	8001988 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001972:	f3af 8000 	nop.w
 8001976:	4601      	mov	r1, r0
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	60ba      	str	r2, [r7, #8]
 800197e:	b2ca      	uxtb	r2, r1
 8001980:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	429a      	cmp	r2, r3
 800198e:	dbf0      	blt.n	8001972 <_read+0x12>
	}

return len;
 8001990:	687b      	ldr	r3, [r7, #4]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	e009      	b.n	80019c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	60ba      	str	r2, [r7, #8]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fbc7 	bl	8001148 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	3301      	adds	r3, #1
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	dbf1      	blt.n	80019ac <_write+0x12>
	}
	return len;
 80019c8:	687b      	ldr	r3, [r7, #4]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <_close>:

int _close(int file)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
	return -1;
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019fa:	605a      	str	r2, [r3, #4]
	return 0;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <_isatty>:

int _isatty(int file)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
	return 1;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
	return 0;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
	...

08001a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a44:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <_sbrk+0x5c>)
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <_sbrk+0x60>)
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <_sbrk+0x64>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a58:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <_sbrk+0x64>)
 8001a5a:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <_sbrk+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5e:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d207      	bcs.n	8001a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a6c:	f004 fb1c 	bl	80060a8 <__errno>
 8001a70:	4602      	mov	r2, r0
 8001a72:	230c      	movs	r3, #12
 8001a74:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7a:	e009      	b.n	8001a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <_sbrk+0x64>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a82:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <_sbrk+0x64>)
 8001a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20020000 	.word	0x20020000
 8001a9c:	00000400 	.word	0x00000400
 8001aa0:	20003124 	.word	0x20003124
 8001aa4:	20003438 	.word	0x20003438

08001aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <SystemInit+0x28>)
 8001aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab2:	4a07      	ldr	r2, [pc, #28]	; (8001ad0 <SystemInit+0x28>)
 8001ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <SystemInit+0x28>)
 8001abe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ac2:	609a      	str	r2, [r3, #8]
#endif
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae8:	463b      	mov	r3, r7
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 8001af0:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001af2:	4a1f      	ldr	r2, [pc, #124]	; (8001b70 <MX_TIM8_Init+0x9c>)
 8001af4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001af6:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 13125-1;
 8001b02:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b04:	f243 3244 	movw	r2, #13124	; 0x3344
 8001b08:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b10:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b1c:	4813      	ldr	r0, [pc, #76]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b1e:	f002 f9df 	bl	8003ee0 <HAL_TIM_Base_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001b28:	f7ff fe76 	bl	8001818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001b32:	f107 0308 	add.w	r3, r7, #8
 8001b36:	4619      	mov	r1, r3
 8001b38:	480c      	ldr	r0, [pc, #48]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b3a:	f002 fb53 	bl	80041e4 <HAL_TIM_ConfigClockSource>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8001b44:	f7ff fe68 	bl	8001818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001b50:	463b      	mov	r3, r7
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	; (8001b6c <MX_TIM8_Init+0x98>)
 8001b56:	f002 fd5f 	bl	8004618 <HAL_TIMEx_MasterConfigSynchronization>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001b60:	f7ff fe5a 	bl	8001818 <Error_Handler>
  }

}
 8001b64:	bf00      	nop
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20003370 	.word	0x20003370
 8001b70:	40010400 	.word	0x40010400

08001b74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a1a      	ldr	r2, [pc, #104]	; (8001bec <HAL_TIM_Base_MspInit+0x78>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d12d      	bne.n	8001be2 <HAL_TIM_Base_MspInit+0x6e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <HAL_TIM_Base_MspInit+0x7c>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	4a18      	ldr	r2, [pc, #96]	; (8001bf0 <HAL_TIM_Base_MspInit+0x7c>)
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	6453      	str	r3, [r2, #68]	; 0x44
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <HAL_TIM_Base_MspInit+0x7c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	202b      	movs	r0, #43	; 0x2b
 8001ba8:	f000 ffd7 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001bac:	202b      	movs	r0, #43	; 0x2b
 8001bae:	f000 fff0 	bl	8002b92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	202c      	movs	r0, #44	; 0x2c
 8001bb8:	f000 ffcf 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001bbc:	202c      	movs	r0, #44	; 0x2c
 8001bbe:	f000 ffe8 	bl	8002b92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	202d      	movs	r0, #45	; 0x2d
 8001bc8:	f000 ffc7 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001bcc:	202d      	movs	r0, #45	; 0x2d
 8001bce:	f000 ffe0 	bl	8002b92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	202e      	movs	r0, #46	; 0x2e
 8001bd8:	f000 ffbf 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001bdc:	202e      	movs	r0, #46	; 0x2e
 8001bde:	f000 ffd8 	bl	8002b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40010400 	.word	0x40010400
 8001bf0:	40023800 	.word	0x40023800

08001bf4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <MX_USART1_UART_Init+0x50>)
 8001bfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c1e:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c2a:	4805      	ldr	r0, [pc, #20]	; (8001c40 <MX_USART1_UART_Init+0x4c>)
 8001c2c:	f002 fd84 	bl	8004738 <HAL_UART_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c36:	f7ff fdef 	bl	8001818 <Error_Handler>
  }

}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200033f0 	.word	0x200033f0
 8001c44:	40011000 	.word	0x40011000

08001c48 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <MX_USART3_UART_Init+0x50>)
 8001c50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c6e:	220c      	movs	r2, #12
 8001c70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c80:	f002 fd5a 	bl	8004738 <HAL_UART_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c8a:	f7ff fdc5 	bl	8001818 <Error_Handler>
  }

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200033b0 	.word	0x200033b0
 8001c98:	40004800 	.word	0x40004800

08001c9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08c      	sub	sp, #48	; 0x30
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 031c 	add.w	r3, r7, #28
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a37      	ldr	r2, [pc, #220]	; (8001d98 <HAL_UART_MspInit+0xfc>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d135      	bne.n	8001d2a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	4b36      	ldr	r3, [pc, #216]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc6:	4a35      	ldr	r2, [pc, #212]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001cc8:	f043 0310 	orr.w	r3, r3, #16
 8001ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cce:	4b33      	ldr	r3, [pc, #204]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	f003 0310 	and.w	r3, r3, #16
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
 8001cde:	4b2f      	ldr	r3, [pc, #188]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a2e      	ldr	r2, [pc, #184]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b2c      	ldr	r3, [pc, #176]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cf6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d04:	2303      	movs	r3, #3
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d08:	2307      	movs	r3, #7
 8001d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 031c 	add.w	r3, r7, #28
 8001d10:	4619      	mov	r1, r3
 8001d12:	4823      	ldr	r0, [pc, #140]	; (8001da0 <HAL_UART_MspInit+0x104>)
 8001d14:	f001 fae8 	bl	80032e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	2025      	movs	r0, #37	; 0x25
 8001d1e:	f000 ff1c 	bl	8002b5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d22:	2025      	movs	r0, #37	; 0x25
 8001d24:	f000 ff35 	bl	8002b92 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d28:	e031      	b.n	8001d8e <HAL_UART_MspInit+0xf2>
  else if(uartHandle->Instance==USART3)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <HAL_UART_MspInit+0x108>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d12c      	bne.n	8001d8e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	4a17      	ldr	r2, [pc, #92]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d42:	6413      	str	r3, [r2, #64]	; 0x40
 8001d44:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d58:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d5a:	f043 0304 	orr.w	r3, r3, #4
 8001d5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d60:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_UART_MspInit+0x100>)
 8001d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d6c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d7e:	2307      	movs	r3, #7
 8001d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	4619      	mov	r1, r3
 8001d88:	4807      	ldr	r0, [pc, #28]	; (8001da8 <HAL_UART_MspInit+0x10c>)
 8001d8a:	f001 faad 	bl	80032e8 <HAL_GPIO_Init>
}
 8001d8e:	bf00      	nop
 8001d90:	3730      	adds	r7, #48	; 0x30
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40011000 	.word	0x40011000
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40020000 	.word	0x40020000
 8001da4:	40004800 	.word	0x40004800
 8001da8:	40020800 	.word	0x40020800

08001dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001dac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001de4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001db0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001db2:	e003      	b.n	8001dbc <LoopCopyDataInit>

08001db4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001db6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001db8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001dba:	3104      	adds	r1, #4

08001dbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001dbc:	480b      	ldr	r0, [pc, #44]	; (8001dec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001dbe:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001dc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001dc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001dc4:	d3f6      	bcc.n	8001db4 <CopyDataInit>
  ldr  r2, =_sbss
 8001dc6:	4a0b      	ldr	r2, [pc, #44]	; (8001df4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001dc8:	e002      	b.n	8001dd0 <LoopFillZerobss>

08001dca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001dca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001dcc:	f842 3b04 	str.w	r3, [r2], #4

08001dd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001dd0:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001dd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001dd4:	d3f9      	bcc.n	8001dca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dd6:	f7ff fe67 	bl	8001aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dda:	f004 f96b 	bl	80060b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dde:	f7ff fb1f 	bl	8001420 <main>
  bx  lr    
 8001de2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001de4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001de8:	080132c4 	.word	0x080132c4
  ldr  r0, =_sdata
 8001dec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001df0:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8001df4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8001df8:	20003438 	.word	0x20003438

08001dfc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dfc:	e7fe      	b.n	8001dfc <CAN1_RX0_IRQHandler>
	...

08001e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HAL_Init+0x40>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0d      	ldr	r2, [pc, #52]	; (8001e40 <HAL_Init+0x40>)
 8001e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_Init+0x40>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <HAL_Init+0x40>)
 8001e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e1c:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <HAL_Init+0x40>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a07      	ldr	r2, [pc, #28]	; (8001e40 <HAL_Init+0x40>)
 8001e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e28:	2003      	movs	r0, #3
 8001e2a:	f000 fe8b 	bl	8002b44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2e:	2000      	movs	r0, #0
 8001e30:	f000 f808 	bl	8001e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e34:	f7ff fcf8 	bl	8001828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023c00 	.word	0x40023c00

08001e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e4c:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <HAL_InitTick+0x54>)
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <HAL_InitTick+0x58>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 fea3 	bl	8002bae <HAL_SYSTICK_Config>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00e      	b.n	8001e90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b0f      	cmp	r3, #15
 8001e76:	d80a      	bhi.n	8001e8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e80:	f000 fe6b 	bl	8002b5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e84:	4a06      	ldr	r2, [pc, #24]	; (8001ea0 <HAL_InitTick+0x5c>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	e000      	b.n	8001e90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	20000008 	.word	0x20000008
 8001ea0:	20000004 	.word	0x20000004

08001ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_IncTick+0x20>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_IncTick+0x24>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4a04      	ldr	r2, [pc, #16]	; (8001ec8 <HAL_IncTick+0x24>)
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000008 	.word	0x20000008
 8001ec8:	20003430 	.word	0x20003430

08001ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <HAL_GetTick+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20003430 	.word	0x20003430

08001ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eec:	f7ff ffee 	bl	8001ecc <HAL_GetTick>
 8001ef0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001efc:	d005      	beq.n	8001f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <HAL_Delay+0x40>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4413      	add	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f0a:	bf00      	nop
 8001f0c:	f7ff ffde 	bl	8001ecc <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f7      	bhi.n	8001f0c <HAL_Delay+0x28>
  {
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000008 	.word	0x20000008

08001f28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f30:	2300      	movs	r3, #0
 8001f32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e033      	b.n	8001fa6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d109      	bne.n	8001f5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff f994 	bl	8001274 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d118      	bne.n	8001f98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f6e:	f023 0302 	bic.w	r3, r3, #2
 8001f72:	f043 0202 	orr.w	r2, r3, #2
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 fb8a 	bl	8002694 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f023 0303 	bic.w	r3, r3, #3
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	641a      	str	r2, [r3, #64]	; 0x40
 8001f96:	e001      	b.n	8001f9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b084      	sub	sp, #16
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	bf0c      	ite	eq
 8001fcc:	2301      	moveq	r3, #1
 8001fce:	2300      	movne	r3, #0
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 0320 	and.w	r3, r3, #32
 8001fde:	2b20      	cmp	r3, #32
 8001fe0:	bf0c      	ite	eq
 8001fe2:	2301      	moveq	r3, #1
 8001fe4:	2300      	movne	r3, #0
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d049      	beq.n	8002084 <HAL_ADC_IRQHandler+0xd6>
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d046      	beq.n	8002084 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d105      	bne.n	800200e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d12b      	bne.n	8002074 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002020:	2b00      	cmp	r3, #0
 8002022:	d127      	bne.n	8002074 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800202e:	2b00      	cmp	r3, #0
 8002030:	d006      	beq.n	8002040 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800203c:	2b00      	cmp	r3, #0
 800203e:	d119      	bne.n	8002074 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0220 	bic.w	r2, r2, #32
 800204e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d105      	bne.n	8002074 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206c:	f043 0201 	orr.w	r2, r3, #1
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7fe ff87 	bl	8000f88 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f06f 0212 	mvn.w	r2, #18
 8002082:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	2b04      	cmp	r3, #4
 8002090:	bf0c      	ite	eq
 8002092:	2301      	moveq	r3, #1
 8002094:	2300      	movne	r3, #0
 8002096:	b2db      	uxtb	r3, r3
 8002098:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020a4:	2b80      	cmp	r3, #128	; 0x80
 80020a6:	bf0c      	ite	eq
 80020a8:	2301      	moveq	r3, #1
 80020aa:	2300      	movne	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d057      	beq.n	8002166 <HAL_ADC_IRQHandler+0x1b8>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d054      	beq.n	8002166 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d105      	bne.n	80020d4 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d139      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d12b      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002108:	2b00      	cmp	r3, #0
 800210a:	d124      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002116:	2b00      	cmp	r3, #0
 8002118:	d11d      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800211e:	2b00      	cmp	r3, #0
 8002120:	d119      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002130:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002146:	2b00      	cmp	r3, #0
 8002148:	d105      	bne.n	8002156 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f043 0201 	orr.w	r2, r3, #1
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 fc1a 	bl	8002990 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f06f 020c 	mvn.w	r2, #12
 8002164:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b01      	cmp	r3, #1
 8002172:	bf0c      	ite	eq
 8002174:	2301      	moveq	r3, #1
 8002176:	2300      	movne	r3, #0
 8002178:	b2db      	uxtb	r3, r3
 800217a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002186:	2b40      	cmp	r3, #64	; 0x40
 8002188:	bf0c      	ite	eq
 800218a:	2301      	moveq	r3, #1
 800218c:	2300      	movne	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d017      	beq.n	80021c8 <HAL_ADC_IRQHandler+0x21a>
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d014      	beq.n	80021c8 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d10d      	bne.n	80021c8 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f935 	bl	8002428 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f06f 0201 	mvn.w	r2, #1
 80021c6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0320 	and.w	r3, r3, #32
 80021d2:	2b20      	cmp	r3, #32
 80021d4:	bf0c      	ite	eq
 80021d6:	2301      	moveq	r3, #1
 80021d8:	2300      	movne	r3, #0
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80021e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80021ec:	bf0c      	ite	eq
 80021ee:	2301      	moveq	r3, #1
 80021f0:	2300      	movne	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d015      	beq.n	8002228 <HAL_ADC_IRQHandler+0x27a>
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d012      	beq.n	8002228 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	f043 0202 	orr.w	r2, r3, #2
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f06f 0220 	mvn.w	r2, #32
 8002216:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f90f 	bl	800243c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f06f 0220 	mvn.w	r2, #32
 8002226:	601a      	str	r2, [r3, #0]
  }
}
 8002228:	bf00      	nop
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002246:	2b01      	cmp	r3, #1
 8002248:	d101      	bne.n	800224e <HAL_ADC_Start_DMA+0x1e>
 800224a:	2302      	movs	r3, #2
 800224c:	e0cc      	b.n	80023e8 <HAL_ADC_Start_DMA+0x1b8>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2201      	movs	r2, #1
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d018      	beq.n	8002296 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002274:	4b5e      	ldr	r3, [pc, #376]	; (80023f0 <HAL_ADC_Start_DMA+0x1c0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a5e      	ldr	r2, [pc, #376]	; (80023f4 <HAL_ADC_Start_DMA+0x1c4>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	0c9a      	lsrs	r2, r3, #18
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002288:	e002      	b.n	8002290 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	3b01      	subs	r3, #1
 800228e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f9      	bne.n	800228a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	f040 80a0 	bne.w	80023e6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022ae:	f023 0301 	bic.w	r3, r3, #1
 80022b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d007      	beq.n	80022d8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022e4:	d106      	bne.n	80022f4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f023 0206 	bic.w	r2, r3, #6
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	645a      	str	r2, [r3, #68]	; 0x44
 80022f2:	e002      	b.n	80022fa <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002302:	4b3d      	ldr	r3, [pc, #244]	; (80023f8 <HAL_ADC_Start_DMA+0x1c8>)
 8002304:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800230a:	4a3c      	ldr	r2, [pc, #240]	; (80023fc <HAL_ADC_Start_DMA+0x1cc>)
 800230c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002312:	4a3b      	ldr	r2, [pc, #236]	; (8002400 <HAL_ADC_Start_DMA+0x1d0>)
 8002314:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800231a:	4a3a      	ldr	r2, [pc, #232]	; (8002404 <HAL_ADC_Start_DMA+0x1d4>)
 800231c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002326:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002336:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002346:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	334c      	adds	r3, #76	; 0x4c
 8002352:	4619      	mov	r1, r3
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f000 fce4 	bl	8002d24 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 031f 	and.w	r3, r3, #31
 8002364:	2b00      	cmp	r3, #0
 8002366:	d12a      	bne.n	80023be <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a26      	ldr	r2, [pc, #152]	; (8002408 <HAL_ADC_Start_DMA+0x1d8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d015      	beq.n	800239e <HAL_ADC_Start_DMA+0x16e>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a25      	ldr	r2, [pc, #148]	; (800240c <HAL_ADC_Start_DMA+0x1dc>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d105      	bne.n	8002388 <HAL_ADC_Start_DMA+0x158>
 800237c:	4b1e      	ldr	r3, [pc, #120]	; (80023f8 <HAL_ADC_Start_DMA+0x1c8>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 031f 	and.w	r3, r3, #31
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00a      	beq.n	800239e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a20      	ldr	r2, [pc, #128]	; (8002410 <HAL_ADC_Start_DMA+0x1e0>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d129      	bne.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
 8002392:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <HAL_ADC_Start_DMA+0x1c8>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	2b0f      	cmp	r3, #15
 800239c:	d823      	bhi.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d11c      	bne.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	e013      	b.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a11      	ldr	r2, [pc, #68]	; (8002408 <HAL_ADC_Start_DMA+0x1d8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d10e      	bne.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d107      	bne.n	80023e6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023e4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000000 	.word	0x20000000
 80023f4:	431bde83 	.word	0x431bde83
 80023f8:	40012300 	.word	0x40012300
 80023fc:	0800288d 	.word	0x0800288d
 8002400:	08002947 	.word	0x08002947
 8002404:	08002963 	.word	0x08002963
 8002408:	40012000 	.word	0x40012000
 800240c:	40012100 	.word	0x40012100
 8002410:	40012200 	.word	0x40012200

08002414 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_ADC_ConfigChannel+0x1c>
 8002468:	2302      	movs	r3, #2
 800246a:	e105      	b.n	8002678 <HAL_ADC_ConfigChannel+0x228>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b09      	cmp	r3, #9
 800247a:	d925      	bls.n	80024c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68d9      	ldr	r1, [r3, #12]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	b29b      	uxth	r3, r3
 8002488:	461a      	mov	r2, r3
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	3b1e      	subs	r3, #30
 8002492:	2207      	movs	r2, #7
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	43da      	mvns	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	400a      	ands	r2, r1
 80024a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68d9      	ldr	r1, [r3, #12]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	4618      	mov	r0, r3
 80024b4:	4603      	mov	r3, r0
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4403      	add	r3, r0
 80024ba:	3b1e      	subs	r3, #30
 80024bc:	409a      	lsls	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	e022      	b.n	800250e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6919      	ldr	r1, [r3, #16]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	2207      	movs	r2, #7
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43da      	mvns	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	400a      	ands	r2, r1
 80024ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6919      	ldr	r1, [r3, #16]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	4618      	mov	r0, r3
 80024fe:	4603      	mov	r3, r0
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	4403      	add	r3, r0
 8002504:	409a      	lsls	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b06      	cmp	r3, #6
 8002514:	d824      	bhi.n	8002560 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	3b05      	subs	r3, #5
 8002528:	221f      	movs	r2, #31
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	400a      	ands	r2, r1
 8002536:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	b29b      	uxth	r3, r3
 8002544:	4618      	mov	r0, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	4613      	mov	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	3b05      	subs	r3, #5
 8002552:	fa00 f203 	lsl.w	r2, r0, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	635a      	str	r2, [r3, #52]	; 0x34
 800255e:	e04c      	b.n	80025fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b0c      	cmp	r3, #12
 8002566:	d824      	bhi.n	80025b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	3b23      	subs	r3, #35	; 0x23
 800257a:	221f      	movs	r2, #31
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43da      	mvns	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	400a      	ands	r2, r1
 8002588:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	b29b      	uxth	r3, r3
 8002596:	4618      	mov	r0, r3
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	3b23      	subs	r3, #35	; 0x23
 80025a4:	fa00 f203 	lsl.w	r2, r0, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30
 80025b0:	e023      	b.n	80025fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b41      	subs	r3, #65	; 0x41
 80025c4:	221f      	movs	r2, #31
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	400a      	ands	r2, r1
 80025d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	4618      	mov	r0, r3
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	3b41      	subs	r3, #65	; 0x41
 80025ee:	fa00 f203 	lsl.w	r2, r0, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025fa:	4b22      	ldr	r3, [pc, #136]	; (8002684 <HAL_ADC_ConfigChannel+0x234>)
 80025fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a21      	ldr	r2, [pc, #132]	; (8002688 <HAL_ADC_ConfigChannel+0x238>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d109      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1cc>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b12      	cmp	r3, #18
 800260e:	d105      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a19      	ldr	r2, [pc, #100]	; (8002688 <HAL_ADC_ConfigChannel+0x238>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d123      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b10      	cmp	r3, #16
 800262c:	d003      	beq.n	8002636 <HAL_ADC_ConfigChannel+0x1e6>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b11      	cmp	r3, #17
 8002634:	d11b      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2b10      	cmp	r3, #16
 8002648:	d111      	bne.n	800266e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_ADC_ConfigChannel+0x23c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a10      	ldr	r2, [pc, #64]	; (8002690 <HAL_ADC_ConfigChannel+0x240>)
 8002650:	fba2 2303 	umull	r2, r3, r2, r3
 8002654:	0c9a      	lsrs	r2, r3, #18
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002660:	e002      	b.n	8002668 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	3b01      	subs	r3, #1
 8002666:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f9      	bne.n	8002662 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	40012300 	.word	0x40012300
 8002688:	40012000 	.word	0x40012000
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83

08002694 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800269c:	4b79      	ldr	r3, [pc, #484]	; (8002884 <ADC_Init+0x1f0>)
 800269e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	021a      	lsls	r2, r3, #8
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800270e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	4a58      	ldr	r2, [pc, #352]	; (8002888 <ADC_Init+0x1f4>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d022      	beq.n	8002772 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800273a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6899      	ldr	r1, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800275c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6899      	ldr	r1, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	e00f      	b.n	8002792 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002780:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002790:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0202 	bic.w	r2, r2, #2
 80027a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7e1b      	ldrb	r3, [r3, #24]
 80027ac:	005a      	lsls	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01b      	beq.n	80027f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6859      	ldr	r1, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	3b01      	subs	r3, #1
 80027ec:	035a      	lsls	r2, r3, #13
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	e007      	b.n	8002808 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002806:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002816:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	3b01      	subs	r3, #1
 8002824:	051a      	lsls	r2, r3, #20
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800283c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6899      	ldr	r1, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800284a:	025a      	lsls	r2, r3, #9
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6899      	ldr	r1, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	029a      	lsls	r2, r3, #10
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40012300 	.word	0x40012300
 8002888:	0f000001 	.word	0x0f000001

0800288c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002898:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d13c      	bne.n	8002920 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d12b      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d127      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d006      	beq.n	80028e4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d119      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0220 	bic.w	r2, r2, #32
 80028f2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d105      	bne.n	8002918 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002910:	f043 0201 	orr.w	r2, r3, #1
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7fe fb35 	bl	8000f88 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800291e:	e00e      	b.n	800293e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff fd85 	bl	800243c <HAL_ADC_ErrorCallback>
}
 8002932:	e004      	b.n	800293e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
}
 800293e:	bf00      	nop
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b084      	sub	sp, #16
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002952:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f7ff fd5d 	bl	8002414 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b084      	sub	sp, #16
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2240      	movs	r2, #64	; 0x40
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f043 0204 	orr.w	r2, r3, #4
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f7ff fd5a 	bl	800243c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002988:	bf00      	nop
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b4:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029c0:	4013      	ands	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d6:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	60d3      	str	r3, [r2, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f0:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <__NVIC_GetPriorityGrouping+0x18>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	f003 0307 	and.w	r3, r3, #7
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db0b      	blt.n	8002a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	4907      	ldr	r1, [pc, #28]	; (8002a40 <__NVIC_EnableIRQ+0x38>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e100 	.word	0xe000e100

08002a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	db0a      	blt.n	8002a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	490c      	ldr	r1, [pc, #48]	; (8002a90 <__NVIC_SetPriority+0x4c>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a6c:	e00a      	b.n	8002a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4908      	ldr	r1, [pc, #32]	; (8002a94 <__NVIC_SetPriority+0x50>)
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	440b      	add	r3, r1
 8002a82:	761a      	strb	r2, [r3, #24]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000e100 	.word	0xe000e100
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f1c3 0307 	rsb	r3, r3, #7
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf28      	it	cs
 8002ab6:	2304      	movcs	r3, #4
 8002ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3304      	adds	r3, #4
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d902      	bls.n	8002ac8 <NVIC_EncodePriority+0x30>
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3b03      	subs	r3, #3
 8002ac6:	e000      	b.n	8002aca <NVIC_EncodePriority+0x32>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	401a      	ands	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43d9      	mvns	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	4313      	orrs	r3, r2
         );
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3724      	adds	r7, #36	; 0x24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b10:	d301      	bcc.n	8002b16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00f      	b.n	8002b36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b16:	4a0a      	ldr	r2, [pc, #40]	; (8002b40 <SysTick_Config+0x40>)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b1e:	210f      	movs	r1, #15
 8002b20:	f04f 30ff 	mov.w	r0, #4294967295
 8002b24:	f7ff ff8e 	bl	8002a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b28:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <SysTick_Config+0x40>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <SysTick_Config+0x40>)
 8002b30:	2207      	movs	r2, #7
 8002b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	e000e010 	.word	0xe000e010

08002b44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff29 	bl	80029a4 <__NVIC_SetPriorityGrouping>
}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	4603      	mov	r3, r0
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b6c:	f7ff ff3e 	bl	80029ec <__NVIC_GetPriorityGrouping>
 8002b70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	68b9      	ldr	r1, [r7, #8]
 8002b76:	6978      	ldr	r0, [r7, #20]
 8002b78:	f7ff ff8e 	bl	8002a98 <NVIC_EncodePriority>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b82:	4611      	mov	r1, r2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ff5d 	bl	8002a44 <__NVIC_SetPriority>
}
 8002b8a:	bf00      	nop
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	4603      	mov	r3, r0
 8002b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff31 	bl	8002a08 <__NVIC_EnableIRQ>
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ffa2 	bl	8002b00 <SysTick_Config>
 8002bbc:	4603      	mov	r3, r0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bd4:	f7ff f97a 	bl	8001ecc <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e099      	b.n	8002d18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c04:	e00f      	b.n	8002c26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c06:	f7ff f961 	bl	8001ecc <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b05      	cmp	r3, #5
 8002c12:	d908      	bls.n	8002c26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2220      	movs	r2, #32
 8002c18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2203      	movs	r2, #3
 8002c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e078      	b.n	8002d18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e8      	bne.n	8002c06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	4b38      	ldr	r3, [pc, #224]	; (8002d20 <HAL_DMA_Init+0x158>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d107      	bne.n	8002c90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f023 0307 	bic.w	r3, r3, #7
 8002ca6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d117      	bne.n	8002cea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00e      	beq.n	8002cea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 fa91 	bl	80031f4 <DMA_CheckFifoParam>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2240      	movs	r2, #64	; 0x40
 8002cdc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e016      	b.n	8002d18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fa48 	bl	8003188 <DMA_CalcBaseAndBitshift>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d00:	223f      	movs	r2, #63	; 0x3f
 8002d02:	409a      	lsls	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	f010803f 	.word	0xf010803f

08002d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_DMA_Start_IT+0x26>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e040      	b.n	8002dcc <HAL_DMA_Start_IT+0xa8>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d12f      	bne.n	8002dbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2202      	movs	r2, #2
 8002d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	68b9      	ldr	r1, [r7, #8]
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f000 f9da 	bl	800312c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7c:	223f      	movs	r2, #63	; 0x3f
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0216 	orr.w	r2, r2, #22
 8002d92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d007      	beq.n	8002dac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0208 	orr.w	r2, r2, #8
 8002daa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	e005      	b.n	8002dca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d004      	beq.n	8002df2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2280      	movs	r2, #128	; 0x80
 8002dec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e00c      	b.n	8002e0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2205      	movs	r2, #5
 8002df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0201 	bic.w	r2, r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e24:	4b92      	ldr	r3, [pc, #584]	; (8003070 <HAL_DMA_IRQHandler+0x258>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a92      	ldr	r2, [pc, #584]	; (8003074 <HAL_DMA_IRQHandler+0x25c>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	0a9b      	lsrs	r3, r3, #10
 8002e30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e42:	2208      	movs	r2, #8
 8002e44:	409a      	lsls	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d01a      	beq.n	8002e84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d013      	beq.n	8002e84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0204 	bic.w	r2, r2, #4
 8002e6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	2208      	movs	r2, #8
 8002e72:	409a      	lsls	r2, r3
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7c:	f043 0201 	orr.w	r2, r3, #1
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d012      	beq.n	8002eba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00b      	beq.n	8002eba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb2:	f043 0202 	orr.w	r2, r3, #2
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebe:	2204      	movs	r2, #4
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d012      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002edc:	2204      	movs	r2, #4
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee8:	f043 0204 	orr.w	r2, r3, #4
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	2210      	movs	r2, #16
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d043      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d03c      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f12:	2210      	movs	r2, #16
 8002f14:	409a      	lsls	r2, r3
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d018      	beq.n	8002f5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d108      	bne.n	8002f48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d024      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	4798      	blx	r3
 8002f46:	e01f      	b.n	8002f88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01b      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	4798      	blx	r3
 8002f58:	e016      	b.n	8002f88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d107      	bne.n	8002f78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0208 	bic.w	r2, r2, #8
 8002f76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 808e 	beq.w	80030b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0310 	and.w	r3, r3, #16
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 8086 	beq.w	80030b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fae:	2220      	movs	r2, #32
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	d136      	bne.n	8003030 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0216 	bic.w	r2, r2, #22
 8002fd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695a      	ldr	r2, [r3, #20]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d103      	bne.n	8002ff2 <HAL_DMA_IRQHandler+0x1da>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d007      	beq.n	8003002 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0208 	bic.w	r2, r2, #8
 8003000:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003006:	223f      	movs	r2, #63	; 0x3f
 8003008:	409a      	lsls	r2, r3
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003022:	2b00      	cmp	r3, #0
 8003024:	d07d      	beq.n	8003122 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
        }
        return;
 800302e:	e078      	b.n	8003122 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d01c      	beq.n	8003078 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d108      	bne.n	800305e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003050:	2b00      	cmp	r3, #0
 8003052:	d030      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	4798      	blx	r3
 800305c:	e02b      	b.n	80030b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003062:	2b00      	cmp	r3, #0
 8003064:	d027      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	4798      	blx	r3
 800306e:	e022      	b.n	80030b6 <HAL_DMA_IRQHandler+0x29e>
 8003070:	20000000 	.word	0x20000000
 8003074:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10f      	bne.n	80030a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0210 	bic.w	r2, r2, #16
 8003094:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d032      	beq.n	8003124 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d022      	beq.n	8003110 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2205      	movs	r2, #5
 80030ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	3301      	adds	r3, #1
 80030e6:	60bb      	str	r3, [r7, #8]
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d307      	bcc.n	80030fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f2      	bne.n	80030e2 <HAL_DMA_IRQHandler+0x2ca>
 80030fc:	e000      	b.n	8003100 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80030fe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	4798      	blx	r3
 8003120:	e000      	b.n	8003124 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003122:	bf00      	nop
    }
  }
}
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop

0800312c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003148:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2b40      	cmp	r3, #64	; 0x40
 8003158:	d108      	bne.n	800316c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800316a:	e007      	b.n	800317c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	60da      	str	r2, [r3, #12]
}
 800317c:	bf00      	nop
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	b2db      	uxtb	r3, r3
 8003196:	3b10      	subs	r3, #16
 8003198:	4a14      	ldr	r2, [pc, #80]	; (80031ec <DMA_CalcBaseAndBitshift+0x64>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031a2:	4a13      	ldr	r2, [pc, #76]	; (80031f0 <DMA_CalcBaseAndBitshift+0x68>)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4413      	add	r3, r2
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	461a      	mov	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d909      	bls.n	80031ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031be:	f023 0303 	bic.w	r3, r3, #3
 80031c2:	1d1a      	adds	r2, r3, #4
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	659a      	str	r2, [r3, #88]	; 0x58
 80031c8:	e007      	b.n	80031da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031d2:	f023 0303 	bic.w	r3, r3, #3
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	aaaaaaab 	.word	0xaaaaaaab
 80031f0:	0800a788 	.word	0x0800a788

080031f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d11f      	bne.n	800324e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b03      	cmp	r3, #3
 8003212:	d855      	bhi.n	80032c0 <DMA_CheckFifoParam+0xcc>
 8003214:	a201      	add	r2, pc, #4	; (adr r2, 800321c <DMA_CheckFifoParam+0x28>)
 8003216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321a:	bf00      	nop
 800321c:	0800322d 	.word	0x0800322d
 8003220:	0800323f 	.word	0x0800323f
 8003224:	0800322d 	.word	0x0800322d
 8003228:	080032c1 	.word	0x080032c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003230:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d045      	beq.n	80032c4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800323c:	e042      	b.n	80032c4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003242:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003246:	d13f      	bne.n	80032c8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800324c:	e03c      	b.n	80032c8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003256:	d121      	bne.n	800329c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d836      	bhi.n	80032cc <DMA_CheckFifoParam+0xd8>
 800325e:	a201      	add	r2, pc, #4	; (adr r2, 8003264 <DMA_CheckFifoParam+0x70>)
 8003260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003264:	08003275 	.word	0x08003275
 8003268:	0800327b 	.word	0x0800327b
 800326c:	08003275 	.word	0x08003275
 8003270:	0800328d 	.word	0x0800328d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
      break;
 8003278:	e02f      	b.n	80032da <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d024      	beq.n	80032d0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800328a:	e021      	b.n	80032d0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003294:	d11e      	bne.n	80032d4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800329a:	e01b      	b.n	80032d4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d902      	bls.n	80032a8 <DMA_CheckFifoParam+0xb4>
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d003      	beq.n	80032ae <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032a6:	e018      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
      break;
 80032ac:	e015      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00e      	beq.n	80032d8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
      break;
 80032be:	e00b      	b.n	80032d8 <DMA_CheckFifoParam+0xe4>
      break;
 80032c0:	bf00      	nop
 80032c2:	e00a      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;
 80032c4:	bf00      	nop
 80032c6:	e008      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;
 80032c8:	bf00      	nop
 80032ca:	e006      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;
 80032cc:	bf00      	nop
 80032ce:	e004      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;
 80032d0:	bf00      	nop
 80032d2:	e002      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;   
 80032d4:	bf00      	nop
 80032d6:	e000      	b.n	80032da <DMA_CheckFifoParam+0xe6>
      break;
 80032d8:	bf00      	nop
    }
  } 
  
  return status; 
 80032da:	7bfb      	ldrb	r3, [r7, #15]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	e16b      	b.n	80035dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003304:	2201      	movs	r2, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	429a      	cmp	r2, r3
 800331e:	f040 815a 	bne.w	80035d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d00b      	beq.n	8003342 <HAL_GPIO_Init+0x5a>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b02      	cmp	r3, #2
 8003330:	d007      	beq.n	8003342 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003336:	2b11      	cmp	r3, #17
 8003338:	d003      	beq.n	8003342 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b12      	cmp	r3, #18
 8003340:	d130      	bne.n	80033a4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	2203      	movs	r2, #3
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4013      	ands	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003378:	2201      	movs	r2, #1
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	f003 0201 	and.w	r2, r3, #1
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	2203      	movs	r2, #3
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d003      	beq.n	80033e4 <HAL_GPIO_Init+0xfc>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b12      	cmp	r3, #18
 80033e2:	d123      	bne.n	800342c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	08da      	lsrs	r2, r3, #3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3208      	adds	r2, #8
 80033ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	220f      	movs	r2, #15
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4013      	ands	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	08da      	lsrs	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3208      	adds	r2, #8
 8003426:	69b9      	ldr	r1, [r7, #24]
 8003428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	2203      	movs	r2, #3
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0203 	and.w	r2, r3, #3
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 80b4 	beq.w	80035d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	4b5f      	ldr	r3, [pc, #380]	; (80035f0 <HAL_GPIO_Init+0x308>)
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	4a5e      	ldr	r2, [pc, #376]	; (80035f0 <HAL_GPIO_Init+0x308>)
 8003478:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800347c:	6453      	str	r3, [r2, #68]	; 0x44
 800347e:	4b5c      	ldr	r3, [pc, #368]	; (80035f0 <HAL_GPIO_Init+0x308>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800348a:	4a5a      	ldr	r2, [pc, #360]	; (80035f4 <HAL_GPIO_Init+0x30c>)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	3302      	adds	r3, #2
 8003492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	220f      	movs	r2, #15
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	43db      	mvns	r3, r3
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4013      	ands	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a51      	ldr	r2, [pc, #324]	; (80035f8 <HAL_GPIO_Init+0x310>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d02b      	beq.n	800350e <HAL_GPIO_Init+0x226>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a50      	ldr	r2, [pc, #320]	; (80035fc <HAL_GPIO_Init+0x314>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d025      	beq.n	800350a <HAL_GPIO_Init+0x222>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a4f      	ldr	r2, [pc, #316]	; (8003600 <HAL_GPIO_Init+0x318>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d01f      	beq.n	8003506 <HAL_GPIO_Init+0x21e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a4e      	ldr	r2, [pc, #312]	; (8003604 <HAL_GPIO_Init+0x31c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d019      	beq.n	8003502 <HAL_GPIO_Init+0x21a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a4d      	ldr	r2, [pc, #308]	; (8003608 <HAL_GPIO_Init+0x320>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <HAL_GPIO_Init+0x216>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a4c      	ldr	r2, [pc, #304]	; (800360c <HAL_GPIO_Init+0x324>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00d      	beq.n	80034fa <HAL_GPIO_Init+0x212>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a4b      	ldr	r2, [pc, #300]	; (8003610 <HAL_GPIO_Init+0x328>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d007      	beq.n	80034f6 <HAL_GPIO_Init+0x20e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a4a      	ldr	r2, [pc, #296]	; (8003614 <HAL_GPIO_Init+0x32c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d101      	bne.n	80034f2 <HAL_GPIO_Init+0x20a>
 80034ee:	2307      	movs	r3, #7
 80034f0:	e00e      	b.n	8003510 <HAL_GPIO_Init+0x228>
 80034f2:	2308      	movs	r3, #8
 80034f4:	e00c      	b.n	8003510 <HAL_GPIO_Init+0x228>
 80034f6:	2306      	movs	r3, #6
 80034f8:	e00a      	b.n	8003510 <HAL_GPIO_Init+0x228>
 80034fa:	2305      	movs	r3, #5
 80034fc:	e008      	b.n	8003510 <HAL_GPIO_Init+0x228>
 80034fe:	2304      	movs	r3, #4
 8003500:	e006      	b.n	8003510 <HAL_GPIO_Init+0x228>
 8003502:	2303      	movs	r3, #3
 8003504:	e004      	b.n	8003510 <HAL_GPIO_Init+0x228>
 8003506:	2302      	movs	r3, #2
 8003508:	e002      	b.n	8003510 <HAL_GPIO_Init+0x228>
 800350a:	2301      	movs	r3, #1
 800350c:	e000      	b.n	8003510 <HAL_GPIO_Init+0x228>
 800350e:	2300      	movs	r3, #0
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	f002 0203 	and.w	r2, r2, #3
 8003516:	0092      	lsls	r2, r2, #2
 8003518:	4093      	lsls	r3, r2
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4313      	orrs	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003520:	4934      	ldr	r1, [pc, #208]	; (80035f4 <HAL_GPIO_Init+0x30c>)
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	089b      	lsrs	r3, r3, #2
 8003526:	3302      	adds	r3, #2
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800352e:	4b3a      	ldr	r3, [pc, #232]	; (8003618 <HAL_GPIO_Init+0x330>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	43db      	mvns	r3, r3
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	4013      	ands	r3, r2
 800353c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d003      	beq.n	8003552 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4313      	orrs	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003552:	4a31      	ldr	r2, [pc, #196]	; (8003618 <HAL_GPIO_Init+0x330>)
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003558:	4b2f      	ldr	r3, [pc, #188]	; (8003618 <HAL_GPIO_Init+0x330>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	43db      	mvns	r3, r3
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	4013      	ands	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800357c:	4a26      	ldr	r2, [pc, #152]	; (8003618 <HAL_GPIO_Init+0x330>)
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003582:	4b25      	ldr	r3, [pc, #148]	; (8003618 <HAL_GPIO_Init+0x330>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	43db      	mvns	r3, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4013      	ands	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035a6:	4a1c      	ldr	r2, [pc, #112]	; (8003618 <HAL_GPIO_Init+0x330>)
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035ac:	4b1a      	ldr	r3, [pc, #104]	; (8003618 <HAL_GPIO_Init+0x330>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	43db      	mvns	r3, r3
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4013      	ands	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d003      	beq.n	80035d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035d0:	4a11      	ldr	r2, [pc, #68]	; (8003618 <HAL_GPIO_Init+0x330>)
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3301      	adds	r3, #1
 80035da:	61fb      	str	r3, [r7, #28]
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	2b0f      	cmp	r3, #15
 80035e0:	f67f ae90 	bls.w	8003304 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035e4:	bf00      	nop
 80035e6:	3724      	adds	r7, #36	; 0x24
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	40023800 	.word	0x40023800
 80035f4:	40013800 	.word	0x40013800
 80035f8:	40020000 	.word	0x40020000
 80035fc:	40020400 	.word	0x40020400
 8003600:	40020800 	.word	0x40020800
 8003604:	40020c00 	.word	0x40020c00
 8003608:	40021000 	.word	0x40021000
 800360c:	40021400 	.word	0x40021400
 8003610:	40021800 	.word	0x40021800
 8003614:	40021c00 	.word	0x40021c00
 8003618:	40013c00 	.word	0x40013c00

0800361c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e25b      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d075      	beq.n	8003726 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800363a:	4ba3      	ldr	r3, [pc, #652]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 030c 	and.w	r3, r3, #12
 8003642:	2b04      	cmp	r3, #4
 8003644:	d00c      	beq.n	8003660 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003646:	4ba0      	ldr	r3, [pc, #640]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800364e:	2b08      	cmp	r3, #8
 8003650:	d112      	bne.n	8003678 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003652:	4b9d      	ldr	r3, [pc, #628]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800365a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800365e:	d10b      	bne.n	8003678 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003660:	4b99      	ldr	r3, [pc, #612]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d05b      	beq.n	8003724 <HAL_RCC_OscConfig+0x108>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d157      	bne.n	8003724 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e236      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003680:	d106      	bne.n	8003690 <HAL_RCC_OscConfig+0x74>
 8003682:	4b91      	ldr	r3, [pc, #580]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a90      	ldr	r2, [pc, #576]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800368c:	6013      	str	r3, [r2, #0]
 800368e:	e01d      	b.n	80036cc <HAL_RCC_OscConfig+0xb0>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003698:	d10c      	bne.n	80036b4 <HAL_RCC_OscConfig+0x98>
 800369a:	4b8b      	ldr	r3, [pc, #556]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a8a      	ldr	r2, [pc, #552]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	4b88      	ldr	r3, [pc, #544]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a87      	ldr	r2, [pc, #540]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	e00b      	b.n	80036cc <HAL_RCC_OscConfig+0xb0>
 80036b4:	4b84      	ldr	r3, [pc, #528]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a83      	ldr	r2, [pc, #524]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	4b81      	ldr	r3, [pc, #516]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a80      	ldr	r2, [pc, #512]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d013      	beq.n	80036fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d4:	f7fe fbfa 	bl	8001ecc <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036da:	e008      	b.n	80036ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036dc:	f7fe fbf6 	bl	8001ecc <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b64      	cmp	r3, #100	; 0x64
 80036e8:	d901      	bls.n	80036ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e1fb      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ee:	4b76      	ldr	r3, [pc, #472]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d0f0      	beq.n	80036dc <HAL_RCC_OscConfig+0xc0>
 80036fa:	e014      	b.n	8003726 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fc:	f7fe fbe6 	bl	8001ecc <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003704:	f7fe fbe2 	bl	8001ecc <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b64      	cmp	r3, #100	; 0x64
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e1e7      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003716:	4b6c      	ldr	r3, [pc, #432]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1f0      	bne.n	8003704 <HAL_RCC_OscConfig+0xe8>
 8003722:	e000      	b.n	8003726 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d063      	beq.n	80037fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003732:	4b65      	ldr	r3, [pc, #404]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800373e:	4b62      	ldr	r3, [pc, #392]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003746:	2b08      	cmp	r3, #8
 8003748:	d11c      	bne.n	8003784 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800374a:	4b5f      	ldr	r3, [pc, #380]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d116      	bne.n	8003784 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003756:	4b5c      	ldr	r3, [pc, #368]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d005      	beq.n	800376e <HAL_RCC_OscConfig+0x152>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d001      	beq.n	800376e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e1bb      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376e:	4b56      	ldr	r3, [pc, #344]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	4952      	ldr	r1, [pc, #328]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800377e:	4313      	orrs	r3, r2
 8003780:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003782:	e03a      	b.n	80037fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d020      	beq.n	80037ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800378c:	4b4f      	ldr	r3, [pc, #316]	; (80038cc <HAL_RCC_OscConfig+0x2b0>)
 800378e:	2201      	movs	r2, #1
 8003790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003792:	f7fe fb9b 	bl	8001ecc <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800379a:	f7fe fb97 	bl	8001ecc <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e19c      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ac:	4b46      	ldr	r3, [pc, #280]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b8:	4b43      	ldr	r3, [pc, #268]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	4940      	ldr	r1, [pc, #256]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	600b      	str	r3, [r1, #0]
 80037cc:	e015      	b.n	80037fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ce:	4b3f      	ldr	r3, [pc, #252]	; (80038cc <HAL_RCC_OscConfig+0x2b0>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe fb7a 	bl	8001ecc <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037dc:	f7fe fb76 	bl	8001ecc <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e17b      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ee:	4b36      	ldr	r3, [pc, #216]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b00      	cmp	r3, #0
 8003804:	d030      	beq.n	8003868 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d016      	beq.n	800383c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800380e:	4b30      	ldr	r3, [pc, #192]	; (80038d0 <HAL_RCC_OscConfig+0x2b4>)
 8003810:	2201      	movs	r2, #1
 8003812:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003814:	f7fe fb5a 	bl	8001ecc <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800381c:	f7fe fb56 	bl	8001ecc <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e15b      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382e:	4b26      	ldr	r3, [pc, #152]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003830:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0f0      	beq.n	800381c <HAL_RCC_OscConfig+0x200>
 800383a:	e015      	b.n	8003868 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800383c:	4b24      	ldr	r3, [pc, #144]	; (80038d0 <HAL_RCC_OscConfig+0x2b4>)
 800383e:	2200      	movs	r2, #0
 8003840:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003842:	f7fe fb43 	bl	8001ecc <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800384a:	f7fe fb3f 	bl	8001ecc <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e144      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800385c:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800385e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f0      	bne.n	800384a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80a0 	beq.w	80039b6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003876:	2300      	movs	r3, #0
 8003878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800387a:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10f      	bne.n	80038a6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	4b0f      	ldr	r3, [pc, #60]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	4a0e      	ldr	r2, [pc, #56]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003894:	6413      	str	r3, [r2, #64]	; 0x40
 8003896:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <HAL_RCC_OscConfig+0x2ac>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389e:	60bb      	str	r3, [r7, #8]
 80038a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038a2:	2301      	movs	r3, #1
 80038a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a6:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <HAL_RCC_OscConfig+0x2b8>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d121      	bne.n	80038f6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038b2:	4b08      	ldr	r3, [pc, #32]	; (80038d4 <HAL_RCC_OscConfig+0x2b8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a07      	ldr	r2, [pc, #28]	; (80038d4 <HAL_RCC_OscConfig+0x2b8>)
 80038b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038be:	f7fe fb05 	bl	8001ecc <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c4:	e011      	b.n	80038ea <HAL_RCC_OscConfig+0x2ce>
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	42470000 	.word	0x42470000
 80038d0:	42470e80 	.word	0x42470e80
 80038d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d8:	f7fe faf8 	bl	8001ecc <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e0fd      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ea:	4b81      	ldr	r3, [pc, #516]	; (8003af0 <HAL_RCC_OscConfig+0x4d4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d106      	bne.n	800390c <HAL_RCC_OscConfig+0x2f0>
 80038fe:	4b7d      	ldr	r3, [pc, #500]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003902:	4a7c      	ldr	r2, [pc, #496]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	6713      	str	r3, [r2, #112]	; 0x70
 800390a:	e01c      	b.n	8003946 <HAL_RCC_OscConfig+0x32a>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	2b05      	cmp	r3, #5
 8003912:	d10c      	bne.n	800392e <HAL_RCC_OscConfig+0x312>
 8003914:	4b77      	ldr	r3, [pc, #476]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003918:	4a76      	ldr	r2, [pc, #472]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 800391a:	f043 0304 	orr.w	r3, r3, #4
 800391e:	6713      	str	r3, [r2, #112]	; 0x70
 8003920:	4b74      	ldr	r3, [pc, #464]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003924:	4a73      	ldr	r2, [pc, #460]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003926:	f043 0301 	orr.w	r3, r3, #1
 800392a:	6713      	str	r3, [r2, #112]	; 0x70
 800392c:	e00b      	b.n	8003946 <HAL_RCC_OscConfig+0x32a>
 800392e:	4b71      	ldr	r3, [pc, #452]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003932:	4a70      	ldr	r2, [pc, #448]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003934:	f023 0301 	bic.w	r3, r3, #1
 8003938:	6713      	str	r3, [r2, #112]	; 0x70
 800393a:	4b6e      	ldr	r3, [pc, #440]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 800393c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393e:	4a6d      	ldr	r2, [pc, #436]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003940:	f023 0304 	bic.w	r3, r3, #4
 8003944:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d015      	beq.n	800397a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394e:	f7fe fabd 	bl	8001ecc <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003954:	e00a      	b.n	800396c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f7fe fab9 	bl	8001ecc <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f241 3288 	movw	r2, #5000	; 0x1388
 8003964:	4293      	cmp	r3, r2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e0bc      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800396c:	4b61      	ldr	r3, [pc, #388]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 800396e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d0ee      	beq.n	8003956 <HAL_RCC_OscConfig+0x33a>
 8003978:	e014      	b.n	80039a4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800397a:	f7fe faa7 	bl	8001ecc <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003980:	e00a      	b.n	8003998 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003982:	f7fe faa3 	bl	8001ecc <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003990:	4293      	cmp	r3, r2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e0a6      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003998:	4b56      	ldr	r3, [pc, #344]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 800399a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1ee      	bne.n	8003982 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d105      	bne.n	80039b6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039aa:	4b52      	ldr	r3, [pc, #328]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	4a51      	ldr	r2, [pc, #324]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 80039b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 8092 	beq.w	8003ae4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039c0:	4b4c      	ldr	r3, [pc, #304]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 030c 	and.w	r3, r3, #12
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d05c      	beq.n	8003a86 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d141      	bne.n	8003a58 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d4:	4b48      	ldr	r3, [pc, #288]	; (8003af8 <HAL_RCC_OscConfig+0x4dc>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fe fa77 	bl	8001ecc <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fe fa73 	bl	8001ecc <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e078      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f4:	4b3f      	ldr	r3, [pc, #252]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f0      	bne.n	80039e2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	69da      	ldr	r2, [r3, #28]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	019b      	lsls	r3, r3, #6
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a16:	085b      	lsrs	r3, r3, #1
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	041b      	lsls	r3, r3, #16
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a22:	061b      	lsls	r3, r3, #24
 8003a24:	4933      	ldr	r1, [pc, #204]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a2a:	4b33      	ldr	r3, [pc, #204]	; (8003af8 <HAL_RCC_OscConfig+0x4dc>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a30:	f7fe fa4c 	bl	8001ecc <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a38:	f7fe fa48 	bl	8001ecc <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e04d      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a4a:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x41c>
 8003a56:	e045      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a58:	4b27      	ldr	r3, [pc, #156]	; (8003af8 <HAL_RCC_OscConfig+0x4dc>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5e:	f7fe fa35 	bl	8001ecc <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a66:	f7fe fa31 	bl	8001ecc <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e036      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a78:	4b1e      	ldr	r3, [pc, #120]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f0      	bne.n	8003a66 <HAL_RCC_OscConfig+0x44a>
 8003a84:	e02e      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e029      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a92:	4b18      	ldr	r3, [pc, #96]	; (8003af4 <HAL_RCC_OscConfig+0x4d8>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d11c      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d115      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003aba:	4013      	ands	r3, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d10d      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d106      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d001      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40007000 	.word	0x40007000
 8003af4:	40023800 	.word	0x40023800
 8003af8:	42470060 	.word	0x42470060

08003afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e0cc      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b10:	4b68      	ldr	r3, [pc, #416]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 030f 	and.w	r3, r3, #15
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d90c      	bls.n	8003b38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1e:	4b65      	ldr	r3, [pc, #404]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b26:	4b63      	ldr	r3, [pc, #396]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d001      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e0b8      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d020      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d005      	beq.n	8003b5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b50:	4b59      	ldr	r3, [pc, #356]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	4a58      	ldr	r2, [pc, #352]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0308 	and.w	r3, r3, #8
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d005      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b68:	4b53      	ldr	r3, [pc, #332]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b74:	4b50      	ldr	r3, [pc, #320]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	494d      	ldr	r1, [pc, #308]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d044      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d107      	bne.n	8003baa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b9a:	4b47      	ldr	r3, [pc, #284]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d119      	bne.n	8003bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e07f      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d003      	beq.n	8003bba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bba:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d109      	bne.n	8003bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e06f      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bca:	4b3b      	ldr	r3, [pc, #236]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e067      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bda:	4b37      	ldr	r3, [pc, #220]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f023 0203 	bic.w	r2, r3, #3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	4934      	ldr	r1, [pc, #208]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bec:	f7fe f96e 	bl	8001ecc <HAL_GetTick>
 8003bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf4:	f7fe f96a 	bl	8001ecc <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e04f      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0a:	4b2b      	ldr	r3, [pc, #172]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 020c 	and.w	r2, r3, #12
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d1eb      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c1c:	4b25      	ldr	r3, [pc, #148]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d20c      	bcs.n	8003c44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2a:	4b22      	ldr	r3, [pc, #136]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c32:	4b20      	ldr	r3, [pc, #128]	; (8003cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e032      	b.n	8003caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d008      	beq.n	8003c62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c50:	4b19      	ldr	r3, [pc, #100]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	4916      	ldr	r1, [pc, #88]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d009      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c6e:	4b12      	ldr	r3, [pc, #72]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	490e      	ldr	r1, [pc, #56]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c82:	f000 f821 	bl	8003cc8 <HAL_RCC_GetSysClockFreq>
 8003c86:	4601      	mov	r1, r0
 8003c88:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	4a0a      	ldr	r2, [pc, #40]	; (8003cbc <HAL_RCC_ClockConfig+0x1c0>)
 8003c94:	5cd3      	ldrb	r3, [r2, r3]
 8003c96:	fa21 f303 	lsr.w	r3, r1, r3
 8003c9a:	4a09      	ldr	r2, [pc, #36]	; (8003cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c9e:	4b09      	ldr	r3, [pc, #36]	; (8003cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7fe f8ce 	bl	8001e44 <HAL_InitTick>

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40023c00 	.word	0x40023c00
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	0800a770 	.word	0x0800a770
 8003cc0:	20000000 	.word	0x20000000
 8003cc4:	20000004 	.word	0x20000004

08003cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cde:	4b63      	ldr	r3, [pc, #396]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 030c 	and.w	r3, r3, #12
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d007      	beq.n	8003cfa <HAL_RCC_GetSysClockFreq+0x32>
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d008      	beq.n	8003d00 <HAL_RCC_GetSysClockFreq+0x38>
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f040 80b4 	bne.w	8003e5c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cf4:	4b5e      	ldr	r3, [pc, #376]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003cf6:	60bb      	str	r3, [r7, #8]
       break;
 8003cf8:	e0b3      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cfa:	4b5e      	ldr	r3, [pc, #376]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003cfc:	60bb      	str	r3, [r7, #8]
      break;
 8003cfe:	e0b0      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d00:	4b5a      	ldr	r3, [pc, #360]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d08:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d0a:	4b58      	ldr	r3, [pc, #352]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d04a      	beq.n	8003dac <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d16:	4b55      	ldr	r3, [pc, #340]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	099b      	lsrs	r3, r3, #6
 8003d1c:	f04f 0400 	mov.w	r4, #0
 8003d20:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	ea03 0501 	and.w	r5, r3, r1
 8003d2c:	ea04 0602 	and.w	r6, r4, r2
 8003d30:	4629      	mov	r1, r5
 8003d32:	4632      	mov	r2, r6
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	f04f 0400 	mov.w	r4, #0
 8003d3c:	0154      	lsls	r4, r2, #5
 8003d3e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d42:	014b      	lsls	r3, r1, #5
 8003d44:	4619      	mov	r1, r3
 8003d46:	4622      	mov	r2, r4
 8003d48:	1b49      	subs	r1, r1, r5
 8003d4a:	eb62 0206 	sbc.w	r2, r2, r6
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	f04f 0400 	mov.w	r4, #0
 8003d56:	0194      	lsls	r4, r2, #6
 8003d58:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d5c:	018b      	lsls	r3, r1, #6
 8003d5e:	1a5b      	subs	r3, r3, r1
 8003d60:	eb64 0402 	sbc.w	r4, r4, r2
 8003d64:	f04f 0100 	mov.w	r1, #0
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	00e2      	lsls	r2, r4, #3
 8003d6e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d72:	00d9      	lsls	r1, r3, #3
 8003d74:	460b      	mov	r3, r1
 8003d76:	4614      	mov	r4, r2
 8003d78:	195b      	adds	r3, r3, r5
 8003d7a:	eb44 0406 	adc.w	r4, r4, r6
 8003d7e:	f04f 0100 	mov.w	r1, #0
 8003d82:	f04f 0200 	mov.w	r2, #0
 8003d86:	0262      	lsls	r2, r4, #9
 8003d88:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003d8c:	0259      	lsls	r1, r3, #9
 8003d8e:	460b      	mov	r3, r1
 8003d90:	4614      	mov	r4, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	4621      	mov	r1, r4
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f04f 0400 	mov.w	r4, #0
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4623      	mov	r3, r4
 8003da0:	f7fc ff72 	bl	8000c88 <__aeabi_uldivmod>
 8003da4:	4603      	mov	r3, r0
 8003da6:	460c      	mov	r4, r1
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	e049      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dac:	4b2f      	ldr	r3, [pc, #188]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	099b      	lsrs	r3, r3, #6
 8003db2:	f04f 0400 	mov.w	r4, #0
 8003db6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	ea03 0501 	and.w	r5, r3, r1
 8003dc2:	ea04 0602 	and.w	r6, r4, r2
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	4632      	mov	r2, r6
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	f04f 0400 	mov.w	r4, #0
 8003dd2:	0154      	lsls	r4, r2, #5
 8003dd4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003dd8:	014b      	lsls	r3, r1, #5
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4622      	mov	r2, r4
 8003dde:	1b49      	subs	r1, r1, r5
 8003de0:	eb62 0206 	sbc.w	r2, r2, r6
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	f04f 0400 	mov.w	r4, #0
 8003dec:	0194      	lsls	r4, r2, #6
 8003dee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003df2:	018b      	lsls	r3, r1, #6
 8003df4:	1a5b      	subs	r3, r3, r1
 8003df6:	eb64 0402 	sbc.w	r4, r4, r2
 8003dfa:	f04f 0100 	mov.w	r1, #0
 8003dfe:	f04f 0200 	mov.w	r2, #0
 8003e02:	00e2      	lsls	r2, r4, #3
 8003e04:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003e08:	00d9      	lsls	r1, r3, #3
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4614      	mov	r4, r2
 8003e0e:	195b      	adds	r3, r3, r5
 8003e10:	eb44 0406 	adc.w	r4, r4, r6
 8003e14:	f04f 0100 	mov.w	r1, #0
 8003e18:	f04f 0200 	mov.w	r2, #0
 8003e1c:	02a2      	lsls	r2, r4, #10
 8003e1e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003e22:	0299      	lsls	r1, r3, #10
 8003e24:	460b      	mov	r3, r1
 8003e26:	4614      	mov	r4, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f04f 0400 	mov.w	r4, #0
 8003e32:	461a      	mov	r2, r3
 8003e34:	4623      	mov	r3, r4
 8003e36:	f7fc ff27 	bl	8000c88 <__aeabi_uldivmod>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e40:	4b0a      	ldr	r3, [pc, #40]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e58:	60bb      	str	r3, [r7, #8]
      break;
 8003e5a:	e002      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e5c:	4b04      	ldr	r3, [pc, #16]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003e5e:	60bb      	str	r3, [r7, #8]
      break;
 8003e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e62:	68bb      	ldr	r3, [r7, #8]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e6c:	40023800 	.word	0x40023800
 8003e70:	00f42400 	.word	0x00f42400
 8003e74:	007a1200 	.word	0x007a1200

08003e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e7c:	4b03      	ldr	r3, [pc, #12]	; (8003e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20000000 	.word	0x20000000

08003e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e94:	f7ff fff0 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003e98:	4601      	mov	r1, r0
 8003e9a:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	0a9b      	lsrs	r3, r3, #10
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	4a03      	ldr	r2, [pc, #12]	; (8003eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ea6:	5cd3      	ldrb	r3, [r2, r3]
 8003ea8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	0800a780 	.word	0x0800a780

08003eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ebc:	f7ff ffdc 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003ec0:	4601      	mov	r1, r0
 8003ec2:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	0b5b      	lsrs	r3, r3, #13
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	4a03      	ldr	r2, [pc, #12]	; (8003edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ece:	5cd3      	ldrb	r3, [r2, r3]
 8003ed0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	0800a780 	.word	0x0800a780

08003ee0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e01d      	b.n	8003f2e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d106      	bne.n	8003f0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7fd fe34 	bl	8001b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2202      	movs	r2, #2
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3304      	adds	r3, #4
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	f000 fa40 	bl	80043a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b085      	sub	sp, #20
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0201 	orr.w	r2, r2, #1
 8003f4c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2b06      	cmp	r3, #6
 8003f5e:	d007      	beq.n	8003f70 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0201 	bic.w	r2, r2, #1
 8003f94:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6a1a      	ldr	r2, [r3, #32]
 8003f9c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10f      	bne.n	8003fc6 <HAL_TIM_Base_Stop_IT+0x48>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6a1a      	ldr	r2, [r3, #32]
 8003fac:	f240 4344 	movw	r3, #1092	; 0x444
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d107      	bne.n	8003fc6 <HAL_TIM_Base_Stop_IT+0x48>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0201 	bic.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d122      	bne.n	8004030 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d11b      	bne.n	8004030 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0202 	mvn.w	r2, #2
 8004000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9a5 	bl	8004366 <HAL_TIM_IC_CaptureCallback>
 800401c:	e005      	b.n	800402a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f997 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f9a8 	bl	800437a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0304 	and.w	r3, r3, #4
 800403a:	2b04      	cmp	r3, #4
 800403c:	d122      	bne.n	8004084 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b04      	cmp	r3, #4
 800404a:	d11b      	bne.n	8004084 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f06f 0204 	mvn.w	r2, #4
 8004054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2202      	movs	r2, #2
 800405a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f97b 	bl	8004366 <HAL_TIM_IC_CaptureCallback>
 8004070:	e005      	b.n	800407e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f96d 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f97e 	bl	800437a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b08      	cmp	r3, #8
 8004090:	d122      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f003 0308 	and.w	r3, r3, #8
 800409c:	2b08      	cmp	r3, #8
 800409e:	d11b      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0208 	mvn.w	r2, #8
 80040a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2204      	movs	r2, #4
 80040ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f951 	bl	8004366 <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f943 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f954 	bl	800437a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0310 	and.w	r3, r3, #16
 80040e2:	2b10      	cmp	r3, #16
 80040e4:	d122      	bne.n	800412c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f003 0310 	and.w	r3, r3, #16
 80040f0:	2b10      	cmp	r3, #16
 80040f2:	d11b      	bne.n	800412c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0210 	mvn.w	r2, #16
 80040fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2208      	movs	r2, #8
 8004102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f927 	bl	8004366 <HAL_TIM_IC_CaptureCallback>
 8004118:	e005      	b.n	8004126 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f919 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 f92a 	bl	800437a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b01      	cmp	r3, #1
 8004138:	d10e      	bne.n	8004158 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b01      	cmp	r3, #1
 8004146:	d107      	bne.n	8004158 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f06f 0201 	mvn.w	r2, #1
 8004150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7fc ff22 	bl	8000f9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004162:	2b80      	cmp	r3, #128	; 0x80
 8004164:	d10e      	bne.n	8004184 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004170:	2b80      	cmp	r3, #128	; 0x80
 8004172:	d107      	bne.n	8004184 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800417c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 fad0 	bl	8004724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418e:	2b40      	cmp	r3, #64	; 0x40
 8004190:	d10e      	bne.n	80041b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800419c:	2b40      	cmp	r3, #64	; 0x40
 800419e:	d107      	bne.n	80041b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f8ef 	bl	800438e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	d10e      	bne.n	80041dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d107      	bne.n	80041dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f06f 0220 	mvn.w	r2, #32
 80041d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fa9a 	bl	8004710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041dc:	bf00      	nop
 80041de:	3708      	adds	r7, #8
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d101      	bne.n	80041fc <HAL_TIM_ConfigClockSource+0x18>
 80041f8:	2302      	movs	r3, #2
 80041fa:	e0a6      	b.n	800434a <HAL_TIM_ConfigClockSource+0x166>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800421a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004222:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b40      	cmp	r3, #64	; 0x40
 8004232:	d067      	beq.n	8004304 <HAL_TIM_ConfigClockSource+0x120>
 8004234:	2b40      	cmp	r3, #64	; 0x40
 8004236:	d80b      	bhi.n	8004250 <HAL_TIM_ConfigClockSource+0x6c>
 8004238:	2b10      	cmp	r3, #16
 800423a:	d073      	beq.n	8004324 <HAL_TIM_ConfigClockSource+0x140>
 800423c:	2b10      	cmp	r3, #16
 800423e:	d802      	bhi.n	8004246 <HAL_TIM_ConfigClockSource+0x62>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d06f      	beq.n	8004324 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004244:	e078      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004246:	2b20      	cmp	r3, #32
 8004248:	d06c      	beq.n	8004324 <HAL_TIM_ConfigClockSource+0x140>
 800424a:	2b30      	cmp	r3, #48	; 0x30
 800424c:	d06a      	beq.n	8004324 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800424e:	e073      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004250:	2b70      	cmp	r3, #112	; 0x70
 8004252:	d00d      	beq.n	8004270 <HAL_TIM_ConfigClockSource+0x8c>
 8004254:	2b70      	cmp	r3, #112	; 0x70
 8004256:	d804      	bhi.n	8004262 <HAL_TIM_ConfigClockSource+0x7e>
 8004258:	2b50      	cmp	r3, #80	; 0x50
 800425a:	d033      	beq.n	80042c4 <HAL_TIM_ConfigClockSource+0xe0>
 800425c:	2b60      	cmp	r3, #96	; 0x60
 800425e:	d041      	beq.n	80042e4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004260:	e06a      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004266:	d066      	beq.n	8004336 <HAL_TIM_ConfigClockSource+0x152>
 8004268:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800426c:	d017      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800426e:	e063      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6818      	ldr	r0, [r3, #0]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	6899      	ldr	r1, [r3, #8]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f000 f9aa 	bl	80045d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004292:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	609a      	str	r2, [r3, #8]
      break;
 800429c:	e04c      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6899      	ldr	r1, [r3, #8]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	f000 f993 	bl	80045d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042c0:	609a      	str	r2, [r3, #8]
      break;
 80042c2:	e039      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6818      	ldr	r0, [r3, #0]
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	6859      	ldr	r1, [r3, #4]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	461a      	mov	r2, r3
 80042d2:	f000 f907 	bl	80044e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2150      	movs	r1, #80	; 0x50
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 f960 	bl	80045a2 <TIM_ITRx_SetConfig>
      break;
 80042e2:	e029      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6818      	ldr	r0, [r3, #0]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	6859      	ldr	r1, [r3, #4]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	461a      	mov	r2, r3
 80042f2:	f000 f926 	bl	8004542 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2160      	movs	r1, #96	; 0x60
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 f950 	bl	80045a2 <TIM_ITRx_SetConfig>
      break;
 8004302:	e019      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	6859      	ldr	r1, [r3, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	461a      	mov	r2, r3
 8004312:	f000 f8e7 	bl	80044e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2140      	movs	r1, #64	; 0x40
 800431c:	4618      	mov	r0, r3
 800431e:	f000 f940 	bl	80045a2 <TIM_ITRx_SetConfig>
      break;
 8004322:	e009      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4619      	mov	r1, r3
 800432e:	4610      	mov	r0, r2
 8004330:	f000 f937 	bl	80045a2 <TIM_ITRx_SetConfig>
      break;
 8004334:	e000      	b.n	8004338 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004336:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}

08004352 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
	...

080043a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a40      	ldr	r2, [pc, #256]	; (80044b8 <TIM_Base_SetConfig+0x114>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d013      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c2:	d00f      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a3d      	ldr	r2, [pc, #244]	; (80044bc <TIM_Base_SetConfig+0x118>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d00b      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a3c      	ldr	r2, [pc, #240]	; (80044c0 <TIM_Base_SetConfig+0x11c>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d007      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a3b      	ldr	r2, [pc, #236]	; (80044c4 <TIM_Base_SetConfig+0x120>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d003      	beq.n	80043e4 <TIM_Base_SetConfig+0x40>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a3a      	ldr	r2, [pc, #232]	; (80044c8 <TIM_Base_SetConfig+0x124>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d108      	bne.n	80043f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a2f      	ldr	r2, [pc, #188]	; (80044b8 <TIM_Base_SetConfig+0x114>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d02b      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004404:	d027      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a2c      	ldr	r2, [pc, #176]	; (80044bc <TIM_Base_SetConfig+0x118>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d023      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a2b      	ldr	r2, [pc, #172]	; (80044c0 <TIM_Base_SetConfig+0x11c>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d01f      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a2a      	ldr	r2, [pc, #168]	; (80044c4 <TIM_Base_SetConfig+0x120>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01b      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a29      	ldr	r2, [pc, #164]	; (80044c8 <TIM_Base_SetConfig+0x124>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d017      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a28      	ldr	r2, [pc, #160]	; (80044cc <TIM_Base_SetConfig+0x128>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d013      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a27      	ldr	r2, [pc, #156]	; (80044d0 <TIM_Base_SetConfig+0x12c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00f      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a26      	ldr	r2, [pc, #152]	; (80044d4 <TIM_Base_SetConfig+0x130>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d00b      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a25      	ldr	r2, [pc, #148]	; (80044d8 <TIM_Base_SetConfig+0x134>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d007      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a24      	ldr	r2, [pc, #144]	; (80044dc <TIM_Base_SetConfig+0x138>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d003      	beq.n	8004456 <TIM_Base_SetConfig+0xb2>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a23      	ldr	r2, [pc, #140]	; (80044e0 <TIM_Base_SetConfig+0x13c>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d108      	bne.n	8004468 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800445c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	4313      	orrs	r3, r2
 8004466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	4313      	orrs	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	689a      	ldr	r2, [r3, #8]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a0a      	ldr	r2, [pc, #40]	; (80044b8 <TIM_Base_SetConfig+0x114>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d003      	beq.n	800449c <TIM_Base_SetConfig+0xf8>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a0c      	ldr	r2, [pc, #48]	; (80044c8 <TIM_Base_SetConfig+0x124>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d103      	bne.n	80044a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	615a      	str	r2, [r3, #20]
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40010000 	.word	0x40010000
 80044bc:	40000400 	.word	0x40000400
 80044c0:	40000800 	.word	0x40000800
 80044c4:	40000c00 	.word	0x40000c00
 80044c8:	40010400 	.word	0x40010400
 80044cc:	40014000 	.word	0x40014000
 80044d0:	40014400 	.word	0x40014400
 80044d4:	40014800 	.word	0x40014800
 80044d8:	40001800 	.word	0x40001800
 80044dc:	40001c00 	.word	0x40001c00
 80044e0:	40002000 	.word	0x40002000

080044e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b087      	sub	sp, #28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f023 0201 	bic.w	r2, r3, #1
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800450e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f023 030a 	bic.w	r3, r3, #10
 8004520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	4313      	orrs	r3, r2
 8004528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004542:	b480      	push	{r7}
 8004544:	b087      	sub	sp, #28
 8004546:	af00      	add	r7, sp, #0
 8004548:	60f8      	str	r0, [r7, #12]
 800454a:	60b9      	str	r1, [r7, #8]
 800454c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 0210 	bic.w	r2, r3, #16
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800456c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	031b      	lsls	r3, r3, #12
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	4313      	orrs	r3, r2
 8004576:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	621a      	str	r2, [r3, #32]
}
 8004596:	bf00      	nop
 8004598:	371c      	adds	r7, #28
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b085      	sub	sp, #20
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
 80045aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4313      	orrs	r3, r2
 80045c0:	f043 0307 	orr.w	r3, r3, #7
 80045c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	609a      	str	r2, [r3, #8]
}
 80045cc:	bf00      	nop
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045d8:	b480      	push	{r7}
 80045da:	b087      	sub	sp, #28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
 80045e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	021a      	lsls	r2, r3, #8
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	431a      	orrs	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	609a      	str	r2, [r3, #8]
}
 800460c:	bf00      	nop
 800460e:	371c      	adds	r7, #28
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004628:	2b01      	cmp	r3, #1
 800462a:	d101      	bne.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800462c:	2302      	movs	r3, #2
 800462e:	e05a      	b.n	80046e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004656:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a21      	ldr	r2, [pc, #132]	; (80046f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d022      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467c:	d01d      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a1d      	ldr	r2, [pc, #116]	; (80046f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d018      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a1b      	ldr	r2, [pc, #108]	; (80046fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d013      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a1a      	ldr	r2, [pc, #104]	; (8004700 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d00e      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a18      	ldr	r2, [pc, #96]	; (8004704 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d009      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a17      	ldr	r2, [pc, #92]	; (8004708 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d004      	beq.n	80046ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a15      	ldr	r2, [pc, #84]	; (800470c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d10c      	bne.n	80046d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40010000 	.word	0x40010000
 80046f8:	40000400 	.word	0x40000400
 80046fc:	40000800 	.word	0x40000800
 8004700:	40000c00 	.word	0x40000c00
 8004704:	40010400 	.word	0x40010400
 8004708:	40014000 	.word	0x40014000
 800470c:	40001800 	.word	0x40001800

08004710 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e03f      	b.n	80047ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd fa9c 	bl	8001c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2224      	movs	r2, #36	; 0x24
 8004768:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800477a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 fb97 	bl	8004eb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004790:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b088      	sub	sp, #32
 80047d6:	af02      	add	r7, sp, #8
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	603b      	str	r3, [r7, #0]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	f040 8083 	bne.w	80048fa <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_UART_Transmit+0x2e>
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e07b      	b.n	80048fc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <HAL_UART_Transmit+0x40>
 800480e:	2302      	movs	r3, #2
 8004810:	e074      	b.n	80048fc <HAL_UART_Transmit+0x12a>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2221      	movs	r2, #33	; 0x21
 8004824:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004828:	f7fd fb50 	bl	8001ecc <HAL_GetTick>
 800482c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	88fa      	ldrh	r2, [r7, #6]
 8004832:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	88fa      	ldrh	r2, [r7, #6]
 8004838:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004842:	e042      	b.n	80048ca <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b01      	subs	r3, #1
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485a:	d122      	bne.n	80048a2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2200      	movs	r2, #0
 8004864:	2180      	movs	r1, #128	; 0x80
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f9b6 	bl	8004bd8 <UART_WaitOnFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e042      	b.n	80048fc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	881b      	ldrh	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004888:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d103      	bne.n	800489a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	3302      	adds	r3, #2
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	e017      	b.n	80048ca <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	3301      	adds	r3, #1
 800489e:	60bb      	str	r3, [r7, #8]
 80048a0:	e013      	b.n	80048ca <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2200      	movs	r2, #0
 80048aa:	2180      	movs	r1, #128	; 0x80
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f993 	bl	8004bd8 <UART_WaitOnFlagUntilTimeout>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e01f      	b.n	80048fc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	60ba      	str	r2, [r7, #8]
 80048c2:	781a      	ldrb	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1b7      	bne.n	8004844 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2200      	movs	r2, #0
 80048dc:	2140      	movs	r1, #64	; 0x40
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f97a 	bl	8004bd8 <UART_WaitOnFlagUntilTimeout>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e006      	b.n	80048fc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	e000      	b.n	80048fc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80048fa:	2302      	movs	r3, #2
  }
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	4613      	mov	r3, r2
 8004910:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b20      	cmp	r3, #32
 800491c:	d140      	bne.n	80049a0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d002      	beq.n	800492a <HAL_UART_Receive_IT+0x26>
 8004924:	88fb      	ldrh	r3, [r7, #6]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e039      	b.n	80049a2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_UART_Receive_IT+0x38>
 8004938:	2302      	movs	r3, #2
 800493a:	e032      	b.n	80049a2 <HAL_UART_Receive_IT+0x9e>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	88fa      	ldrh	r2, [r7, #6]
 800494e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	88fa      	ldrh	r2, [r7, #6]
 8004954:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2222      	movs	r2, #34	; 0x22
 8004960:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800497a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	695a      	ldr	r2, [r3, #20]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0220 	orr.w	r2, r2, #32
 800499a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800499c:	2300      	movs	r3, #0
 800499e:	e000      	b.n	80049a2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049a0:	2302      	movs	r3, #2
  }
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
	...

080049b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10d      	bne.n	8004a02 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <HAL_UART_IRQHandler+0x52>
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	f003 0320 	and.w	r3, r3, #32
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f9d6 	bl	8004dac <UART_Receive_IT>
      return;
 8004a00:	e0d1      	b.n	8004ba6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 80b0 	beq.w	8004b6a <HAL_UART_IRQHandler+0x1ba>
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <HAL_UART_IRQHandler+0x70>
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 80a5 	beq.w	8004b6a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <HAL_UART_IRQHandler+0x90>
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a38:	f043 0201 	orr.w	r2, r3, #1
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00a      	beq.n	8004a60 <HAL_UART_IRQHandler+0xb0>
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d005      	beq.n	8004a60 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a58:	f043 0202 	orr.w	r2, r3, #2
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_UART_IRQHandler+0xd0>
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	f043 0204 	orr.w	r2, r3, #4
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00f      	beq.n	8004aaa <HAL_UART_IRQHandler+0xfa>
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	f003 0320 	and.w	r3, r3, #32
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d104      	bne.n	8004a9e <HAL_UART_IRQHandler+0xee>
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d005      	beq.n	8004aaa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa2:	f043 0208 	orr.w	r2, r3, #8
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d078      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f003 0320 	and.w	r3, r3, #32
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d007      	beq.n	8004acc <HAL_UART_IRQHandler+0x11c>
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	f003 0320 	and.w	r3, r3, #32
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f970 	bl	8004dac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad6:	2b40      	cmp	r3, #64	; 0x40
 8004ad8:	bf0c      	ite	eq
 8004ada:	2301      	moveq	r3, #1
 8004adc:	2300      	movne	r3, #0
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d102      	bne.n	8004af4 <HAL_UART_IRQHandler+0x144>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d031      	beq.n	8004b58 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 f8b9 	bl	8004c6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b04:	2b40      	cmp	r3, #64	; 0x40
 8004b06:	d123      	bne.n	8004b50 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695a      	ldr	r2, [r3, #20]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b16:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b24:	4a21      	ldr	r2, [pc, #132]	; (8004bac <HAL_UART_IRQHandler+0x1fc>)
 8004b26:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fe f951 	bl	8002dd4 <HAL_DMA_Abort_IT>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d016      	beq.n	8004b66 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b42:	4610      	mov	r0, r2
 8004b44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b46:	e00e      	b.n	8004b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 f83b 	bl	8004bc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4e:	e00a      	b.n	8004b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f837 	bl	8004bc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b56:	e006      	b.n	8004b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 f833 	bl	8004bc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004b64:	e01e      	b.n	8004ba4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b66:	bf00      	nop
    return;
 8004b68:	e01c      	b.n	8004ba4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d008      	beq.n	8004b86 <HAL_UART_IRQHandler+0x1d6>
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f8a6 	bl	8004cd0 <UART_Transmit_IT>
    return;
 8004b84:	e00f      	b.n	8004ba6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00a      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x1f6>
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d005      	beq.n	8004ba6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f8ee 	bl	8004d7c <UART_EndTransmit_IT>
    return;
 8004ba0:	bf00      	nop
 8004ba2:	e000      	b.n	8004ba6 <HAL_UART_IRQHandler+0x1f6>
    return;
 8004ba4:	bf00      	nop
  }
}
 8004ba6:	3720      	adds	r7, #32
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	08004ca9 	.word	0x08004ca9

08004bb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	4613      	mov	r3, r2
 8004be6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004be8:	e02c      	b.n	8004c44 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d028      	beq.n	8004c44 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d007      	beq.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bf8:	f7fd f968 	bl	8001ecc <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d21d      	bcs.n	8004c44 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c16:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695a      	ldr	r2, [r3, #20]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0201 	bic.w	r2, r2, #1
 8004c26:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e00f      	b.n	8004c64 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	bf0c      	ite	eq
 8004c54:	2301      	moveq	r3, #1
 8004c56:	2300      	movne	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d0c3      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c82:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	695a      	ldr	r2, [r3, #20]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0201 	bic.w	r2, r2, #1
 8004c92:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f7ff ff7e 	bl	8004bc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b21      	cmp	r3, #33	; 0x21
 8004ce2:	d144      	bne.n	8004d6e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cec:	d11a      	bne.n	8004d24 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	881b      	ldrh	r3, [r3, #0]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d02:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d105      	bne.n	8004d18 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	1c9a      	adds	r2, r3, #2
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	621a      	str	r2, [r3, #32]
 8004d16:	e00e      	b.n	8004d36 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	621a      	str	r2, [r3, #32]
 8004d22:	e008      	b.n	8004d36 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	1c59      	adds	r1, r3, #1
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6211      	str	r1, [r2, #32]
 8004d2e:	781a      	ldrb	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	4619      	mov	r1, r3
 8004d44:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10f      	bne.n	8004d6a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e000      	b.n	8004d70 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004d6e:	2302      	movs	r3, #2
  }
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d92:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff ff07 	bl	8004bb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3708      	adds	r7, #8
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b22      	cmp	r3, #34	; 0x22
 8004dbe:	d171      	bne.n	8004ea4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dc8:	d123      	bne.n	8004e12 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dce:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	691b      	ldr	r3, [r3, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10e      	bne.n	8004df6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dee:	1c9a      	adds	r2, r3, #2
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	629a      	str	r2, [r3, #40]	; 0x28
 8004df4:	e029      	b.n	8004e4a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	629a      	str	r2, [r3, #40]	; 0x28
 8004e10:	e01b      	b.n	8004e4a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6858      	ldr	r0, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	1c59      	adds	r1, r3, #1
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6291      	str	r1, [r2, #40]	; 0x28
 8004e2a:	b2c2      	uxtb	r2, r0
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	e00c      	b.n	8004e4a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	b2da      	uxtb	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3c:	1c58      	adds	r0, r3, #1
 8004e3e:	6879      	ldr	r1, [r7, #4]
 8004e40:	6288      	str	r0, [r1, #40]	; 0x28
 8004e42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	4619      	mov	r1, r3
 8004e58:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d120      	bne.n	8004ea0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68da      	ldr	r2, [r3, #12]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 0220 	bic.w	r2, r2, #32
 8004e6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695a      	ldr	r2, [r3, #20]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f022 0201 	bic.w	r2, r2, #1
 8004e8c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2220      	movs	r2, #32
 8004e92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7fc f88a 	bl	8000fb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	e002      	b.n	8004ea6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e000      	b.n	8004ea6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004ea4:	2302      	movs	r3, #2
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	430a      	orrs	r2, r1
 8004ece:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004ef2:	f023 030c 	bic.w	r3, r3, #12
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	68f9      	ldr	r1, [r7, #12]
 8004efc:	430b      	orrs	r3, r1
 8004efe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f1e:	f040 818b 	bne.w	8005238 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4ac1      	ldr	r2, [pc, #772]	; (800522c <UART_SetConfig+0x37c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d005      	beq.n	8004f38 <UART_SetConfig+0x88>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4abf      	ldr	r2, [pc, #764]	; (8005230 <UART_SetConfig+0x380>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	f040 80bd 	bne.w	80050b2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f38:	f7fe ffbe 	bl	8003eb8 <HAL_RCC_GetPCLK2Freq>
 8004f3c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	461d      	mov	r5, r3
 8004f42:	f04f 0600 	mov.w	r6, #0
 8004f46:	46a8      	mov	r8, r5
 8004f48:	46b1      	mov	r9, r6
 8004f4a:	eb18 0308 	adds.w	r3, r8, r8
 8004f4e:	eb49 0409 	adc.w	r4, r9, r9
 8004f52:	4698      	mov	r8, r3
 8004f54:	46a1      	mov	r9, r4
 8004f56:	eb18 0805 	adds.w	r8, r8, r5
 8004f5a:	eb49 0906 	adc.w	r9, r9, r6
 8004f5e:	f04f 0100 	mov.w	r1, #0
 8004f62:	f04f 0200 	mov.w	r2, #0
 8004f66:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f6a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f6e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f72:	4688      	mov	r8, r1
 8004f74:	4691      	mov	r9, r2
 8004f76:	eb18 0005 	adds.w	r0, r8, r5
 8004f7a:	eb49 0106 	adc.w	r1, r9, r6
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	461d      	mov	r5, r3
 8004f84:	f04f 0600 	mov.w	r6, #0
 8004f88:	196b      	adds	r3, r5, r5
 8004f8a:	eb46 0406 	adc.w	r4, r6, r6
 8004f8e:	461a      	mov	r2, r3
 8004f90:	4623      	mov	r3, r4
 8004f92:	f7fb fe79 	bl	8000c88 <__aeabi_uldivmod>
 8004f96:	4603      	mov	r3, r0
 8004f98:	460c      	mov	r4, r1
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4ba5      	ldr	r3, [pc, #660]	; (8005234 <UART_SetConfig+0x384>)
 8004f9e:	fba3 2302 	umull	r2, r3, r3, r2
 8004fa2:	095b      	lsrs	r3, r3, #5
 8004fa4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	461d      	mov	r5, r3
 8004fac:	f04f 0600 	mov.w	r6, #0
 8004fb0:	46a9      	mov	r9, r5
 8004fb2:	46b2      	mov	sl, r6
 8004fb4:	eb19 0309 	adds.w	r3, r9, r9
 8004fb8:	eb4a 040a 	adc.w	r4, sl, sl
 8004fbc:	4699      	mov	r9, r3
 8004fbe:	46a2      	mov	sl, r4
 8004fc0:	eb19 0905 	adds.w	r9, r9, r5
 8004fc4:	eb4a 0a06 	adc.w	sl, sl, r6
 8004fc8:	f04f 0100 	mov.w	r1, #0
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fdc:	4689      	mov	r9, r1
 8004fde:	4692      	mov	sl, r2
 8004fe0:	eb19 0005 	adds.w	r0, r9, r5
 8004fe4:	eb4a 0106 	adc.w	r1, sl, r6
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	461d      	mov	r5, r3
 8004fee:	f04f 0600 	mov.w	r6, #0
 8004ff2:	196b      	adds	r3, r5, r5
 8004ff4:	eb46 0406 	adc.w	r4, r6, r6
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4623      	mov	r3, r4
 8004ffc:	f7fb fe44 	bl	8000c88 <__aeabi_uldivmod>
 8005000:	4603      	mov	r3, r0
 8005002:	460c      	mov	r4, r1
 8005004:	461a      	mov	r2, r3
 8005006:	4b8b      	ldr	r3, [pc, #556]	; (8005234 <UART_SetConfig+0x384>)
 8005008:	fba3 1302 	umull	r1, r3, r3, r2
 800500c:	095b      	lsrs	r3, r3, #5
 800500e:	2164      	movs	r1, #100	; 0x64
 8005010:	fb01 f303 	mul.w	r3, r1, r3
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	3332      	adds	r3, #50	; 0x32
 800501a:	4a86      	ldr	r2, [pc, #536]	; (8005234 <UART_SetConfig+0x384>)
 800501c:	fba2 2303 	umull	r2, r3, r2, r3
 8005020:	095b      	lsrs	r3, r3, #5
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005028:	4498      	add	r8, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	461d      	mov	r5, r3
 800502e:	f04f 0600 	mov.w	r6, #0
 8005032:	46a9      	mov	r9, r5
 8005034:	46b2      	mov	sl, r6
 8005036:	eb19 0309 	adds.w	r3, r9, r9
 800503a:	eb4a 040a 	adc.w	r4, sl, sl
 800503e:	4699      	mov	r9, r3
 8005040:	46a2      	mov	sl, r4
 8005042:	eb19 0905 	adds.w	r9, r9, r5
 8005046:	eb4a 0a06 	adc.w	sl, sl, r6
 800504a:	f04f 0100 	mov.w	r1, #0
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005056:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800505a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800505e:	4689      	mov	r9, r1
 8005060:	4692      	mov	sl, r2
 8005062:	eb19 0005 	adds.w	r0, r9, r5
 8005066:	eb4a 0106 	adc.w	r1, sl, r6
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	461d      	mov	r5, r3
 8005070:	f04f 0600 	mov.w	r6, #0
 8005074:	196b      	adds	r3, r5, r5
 8005076:	eb46 0406 	adc.w	r4, r6, r6
 800507a:	461a      	mov	r2, r3
 800507c:	4623      	mov	r3, r4
 800507e:	f7fb fe03 	bl	8000c88 <__aeabi_uldivmod>
 8005082:	4603      	mov	r3, r0
 8005084:	460c      	mov	r4, r1
 8005086:	461a      	mov	r2, r3
 8005088:	4b6a      	ldr	r3, [pc, #424]	; (8005234 <UART_SetConfig+0x384>)
 800508a:	fba3 1302 	umull	r1, r3, r3, r2
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	2164      	movs	r1, #100	; 0x64
 8005092:	fb01 f303 	mul.w	r3, r1, r3
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	00db      	lsls	r3, r3, #3
 800509a:	3332      	adds	r3, #50	; 0x32
 800509c:	4a65      	ldr	r2, [pc, #404]	; (8005234 <UART_SetConfig+0x384>)
 800509e:	fba2 2303 	umull	r2, r3, r2, r3
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	f003 0207 	and.w	r2, r3, #7
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4442      	add	r2, r8
 80050ae:	609a      	str	r2, [r3, #8]
 80050b0:	e26f      	b.n	8005592 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050b2:	f7fe feed 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 80050b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	461d      	mov	r5, r3
 80050bc:	f04f 0600 	mov.w	r6, #0
 80050c0:	46a8      	mov	r8, r5
 80050c2:	46b1      	mov	r9, r6
 80050c4:	eb18 0308 	adds.w	r3, r8, r8
 80050c8:	eb49 0409 	adc.w	r4, r9, r9
 80050cc:	4698      	mov	r8, r3
 80050ce:	46a1      	mov	r9, r4
 80050d0:	eb18 0805 	adds.w	r8, r8, r5
 80050d4:	eb49 0906 	adc.w	r9, r9, r6
 80050d8:	f04f 0100 	mov.w	r1, #0
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050ec:	4688      	mov	r8, r1
 80050ee:	4691      	mov	r9, r2
 80050f0:	eb18 0005 	adds.w	r0, r8, r5
 80050f4:	eb49 0106 	adc.w	r1, r9, r6
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	461d      	mov	r5, r3
 80050fe:	f04f 0600 	mov.w	r6, #0
 8005102:	196b      	adds	r3, r5, r5
 8005104:	eb46 0406 	adc.w	r4, r6, r6
 8005108:	461a      	mov	r2, r3
 800510a:	4623      	mov	r3, r4
 800510c:	f7fb fdbc 	bl	8000c88 <__aeabi_uldivmod>
 8005110:	4603      	mov	r3, r0
 8005112:	460c      	mov	r4, r1
 8005114:	461a      	mov	r2, r3
 8005116:	4b47      	ldr	r3, [pc, #284]	; (8005234 <UART_SetConfig+0x384>)
 8005118:	fba3 2302 	umull	r2, r3, r3, r2
 800511c:	095b      	lsrs	r3, r3, #5
 800511e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	461d      	mov	r5, r3
 8005126:	f04f 0600 	mov.w	r6, #0
 800512a:	46a9      	mov	r9, r5
 800512c:	46b2      	mov	sl, r6
 800512e:	eb19 0309 	adds.w	r3, r9, r9
 8005132:	eb4a 040a 	adc.w	r4, sl, sl
 8005136:	4699      	mov	r9, r3
 8005138:	46a2      	mov	sl, r4
 800513a:	eb19 0905 	adds.w	r9, r9, r5
 800513e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005142:	f04f 0100 	mov.w	r1, #0
 8005146:	f04f 0200 	mov.w	r2, #0
 800514a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800514e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005152:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005156:	4689      	mov	r9, r1
 8005158:	4692      	mov	sl, r2
 800515a:	eb19 0005 	adds.w	r0, r9, r5
 800515e:	eb4a 0106 	adc.w	r1, sl, r6
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	461d      	mov	r5, r3
 8005168:	f04f 0600 	mov.w	r6, #0
 800516c:	196b      	adds	r3, r5, r5
 800516e:	eb46 0406 	adc.w	r4, r6, r6
 8005172:	461a      	mov	r2, r3
 8005174:	4623      	mov	r3, r4
 8005176:	f7fb fd87 	bl	8000c88 <__aeabi_uldivmod>
 800517a:	4603      	mov	r3, r0
 800517c:	460c      	mov	r4, r1
 800517e:	461a      	mov	r2, r3
 8005180:	4b2c      	ldr	r3, [pc, #176]	; (8005234 <UART_SetConfig+0x384>)
 8005182:	fba3 1302 	umull	r1, r3, r3, r2
 8005186:	095b      	lsrs	r3, r3, #5
 8005188:	2164      	movs	r1, #100	; 0x64
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	3332      	adds	r3, #50	; 0x32
 8005194:	4a27      	ldr	r2, [pc, #156]	; (8005234 <UART_SetConfig+0x384>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	095b      	lsrs	r3, r3, #5
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80051a2:	4498      	add	r8, r3
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	461d      	mov	r5, r3
 80051a8:	f04f 0600 	mov.w	r6, #0
 80051ac:	46a9      	mov	r9, r5
 80051ae:	46b2      	mov	sl, r6
 80051b0:	eb19 0309 	adds.w	r3, r9, r9
 80051b4:	eb4a 040a 	adc.w	r4, sl, sl
 80051b8:	4699      	mov	r9, r3
 80051ba:	46a2      	mov	sl, r4
 80051bc:	eb19 0905 	adds.w	r9, r9, r5
 80051c0:	eb4a 0a06 	adc.w	sl, sl, r6
 80051c4:	f04f 0100 	mov.w	r1, #0
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051d8:	4689      	mov	r9, r1
 80051da:	4692      	mov	sl, r2
 80051dc:	eb19 0005 	adds.w	r0, r9, r5
 80051e0:	eb4a 0106 	adc.w	r1, sl, r6
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	461d      	mov	r5, r3
 80051ea:	f04f 0600 	mov.w	r6, #0
 80051ee:	196b      	adds	r3, r5, r5
 80051f0:	eb46 0406 	adc.w	r4, r6, r6
 80051f4:	461a      	mov	r2, r3
 80051f6:	4623      	mov	r3, r4
 80051f8:	f7fb fd46 	bl	8000c88 <__aeabi_uldivmod>
 80051fc:	4603      	mov	r3, r0
 80051fe:	460c      	mov	r4, r1
 8005200:	461a      	mov	r2, r3
 8005202:	4b0c      	ldr	r3, [pc, #48]	; (8005234 <UART_SetConfig+0x384>)
 8005204:	fba3 1302 	umull	r1, r3, r3, r2
 8005208:	095b      	lsrs	r3, r3, #5
 800520a:	2164      	movs	r1, #100	; 0x64
 800520c:	fb01 f303 	mul.w	r3, r1, r3
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	3332      	adds	r3, #50	; 0x32
 8005216:	4a07      	ldr	r2, [pc, #28]	; (8005234 <UART_SetConfig+0x384>)
 8005218:	fba2 2303 	umull	r2, r3, r2, r3
 800521c:	095b      	lsrs	r3, r3, #5
 800521e:	f003 0207 	and.w	r2, r3, #7
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4442      	add	r2, r8
 8005228:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800522a:	e1b2      	b.n	8005592 <UART_SetConfig+0x6e2>
 800522c:	40011000 	.word	0x40011000
 8005230:	40011400 	.word	0x40011400
 8005234:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4ad7      	ldr	r2, [pc, #860]	; (800559c <UART_SetConfig+0x6ec>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d005      	beq.n	800524e <UART_SetConfig+0x39e>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4ad6      	ldr	r2, [pc, #856]	; (80055a0 <UART_SetConfig+0x6f0>)
 8005248:	4293      	cmp	r3, r2
 800524a:	f040 80d1 	bne.w	80053f0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800524e:	f7fe fe33 	bl	8003eb8 <HAL_RCC_GetPCLK2Freq>
 8005252:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	469a      	mov	sl, r3
 8005258:	f04f 0b00 	mov.w	fp, #0
 800525c:	46d0      	mov	r8, sl
 800525e:	46d9      	mov	r9, fp
 8005260:	eb18 0308 	adds.w	r3, r8, r8
 8005264:	eb49 0409 	adc.w	r4, r9, r9
 8005268:	4698      	mov	r8, r3
 800526a:	46a1      	mov	r9, r4
 800526c:	eb18 080a 	adds.w	r8, r8, sl
 8005270:	eb49 090b 	adc.w	r9, r9, fp
 8005274:	f04f 0100 	mov.w	r1, #0
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005280:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005284:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005288:	4688      	mov	r8, r1
 800528a:	4691      	mov	r9, r2
 800528c:	eb1a 0508 	adds.w	r5, sl, r8
 8005290:	eb4b 0609 	adc.w	r6, fp, r9
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	4619      	mov	r1, r3
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	f04f 0400 	mov.w	r4, #0
 80052a6:	0094      	lsls	r4, r2, #2
 80052a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052ac:	008b      	lsls	r3, r1, #2
 80052ae:	461a      	mov	r2, r3
 80052b0:	4623      	mov	r3, r4
 80052b2:	4628      	mov	r0, r5
 80052b4:	4631      	mov	r1, r6
 80052b6:	f7fb fce7 	bl	8000c88 <__aeabi_uldivmod>
 80052ba:	4603      	mov	r3, r0
 80052bc:	460c      	mov	r4, r1
 80052be:	461a      	mov	r2, r3
 80052c0:	4bb8      	ldr	r3, [pc, #736]	; (80055a4 <UART_SetConfig+0x6f4>)
 80052c2:	fba3 2302 	umull	r2, r3, r3, r2
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	469b      	mov	fp, r3
 80052d0:	f04f 0c00 	mov.w	ip, #0
 80052d4:	46d9      	mov	r9, fp
 80052d6:	46e2      	mov	sl, ip
 80052d8:	eb19 0309 	adds.w	r3, r9, r9
 80052dc:	eb4a 040a 	adc.w	r4, sl, sl
 80052e0:	4699      	mov	r9, r3
 80052e2:	46a2      	mov	sl, r4
 80052e4:	eb19 090b 	adds.w	r9, r9, fp
 80052e8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80052ec:	f04f 0100 	mov.w	r1, #0
 80052f0:	f04f 0200 	mov.w	r2, #0
 80052f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005300:	4689      	mov	r9, r1
 8005302:	4692      	mov	sl, r2
 8005304:	eb1b 0509 	adds.w	r5, fp, r9
 8005308:	eb4c 060a 	adc.w	r6, ip, sl
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	4619      	mov	r1, r3
 8005312:	f04f 0200 	mov.w	r2, #0
 8005316:	f04f 0300 	mov.w	r3, #0
 800531a:	f04f 0400 	mov.w	r4, #0
 800531e:	0094      	lsls	r4, r2, #2
 8005320:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005324:	008b      	lsls	r3, r1, #2
 8005326:	461a      	mov	r2, r3
 8005328:	4623      	mov	r3, r4
 800532a:	4628      	mov	r0, r5
 800532c:	4631      	mov	r1, r6
 800532e:	f7fb fcab 	bl	8000c88 <__aeabi_uldivmod>
 8005332:	4603      	mov	r3, r0
 8005334:	460c      	mov	r4, r1
 8005336:	461a      	mov	r2, r3
 8005338:	4b9a      	ldr	r3, [pc, #616]	; (80055a4 <UART_SetConfig+0x6f4>)
 800533a:	fba3 1302 	umull	r1, r3, r3, r2
 800533e:	095b      	lsrs	r3, r3, #5
 8005340:	2164      	movs	r1, #100	; 0x64
 8005342:	fb01 f303 	mul.w	r3, r1, r3
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	011b      	lsls	r3, r3, #4
 800534a:	3332      	adds	r3, #50	; 0x32
 800534c:	4a95      	ldr	r2, [pc, #596]	; (80055a4 <UART_SetConfig+0x6f4>)
 800534e:	fba2 2303 	umull	r2, r3, r2, r3
 8005352:	095b      	lsrs	r3, r3, #5
 8005354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005358:	4498      	add	r8, r3
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	469b      	mov	fp, r3
 800535e:	f04f 0c00 	mov.w	ip, #0
 8005362:	46d9      	mov	r9, fp
 8005364:	46e2      	mov	sl, ip
 8005366:	eb19 0309 	adds.w	r3, r9, r9
 800536a:	eb4a 040a 	adc.w	r4, sl, sl
 800536e:	4699      	mov	r9, r3
 8005370:	46a2      	mov	sl, r4
 8005372:	eb19 090b 	adds.w	r9, r9, fp
 8005376:	eb4a 0a0c 	adc.w	sl, sl, ip
 800537a:	f04f 0100 	mov.w	r1, #0
 800537e:	f04f 0200 	mov.w	r2, #0
 8005382:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005386:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800538a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800538e:	4689      	mov	r9, r1
 8005390:	4692      	mov	sl, r2
 8005392:	eb1b 0509 	adds.w	r5, fp, r9
 8005396:	eb4c 060a 	adc.w	r6, ip, sl
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4619      	mov	r1, r3
 80053a0:	f04f 0200 	mov.w	r2, #0
 80053a4:	f04f 0300 	mov.w	r3, #0
 80053a8:	f04f 0400 	mov.w	r4, #0
 80053ac:	0094      	lsls	r4, r2, #2
 80053ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053b2:	008b      	lsls	r3, r1, #2
 80053b4:	461a      	mov	r2, r3
 80053b6:	4623      	mov	r3, r4
 80053b8:	4628      	mov	r0, r5
 80053ba:	4631      	mov	r1, r6
 80053bc:	f7fb fc64 	bl	8000c88 <__aeabi_uldivmod>
 80053c0:	4603      	mov	r3, r0
 80053c2:	460c      	mov	r4, r1
 80053c4:	461a      	mov	r2, r3
 80053c6:	4b77      	ldr	r3, [pc, #476]	; (80055a4 <UART_SetConfig+0x6f4>)
 80053c8:	fba3 1302 	umull	r1, r3, r3, r2
 80053cc:	095b      	lsrs	r3, r3, #5
 80053ce:	2164      	movs	r1, #100	; 0x64
 80053d0:	fb01 f303 	mul.w	r3, r1, r3
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	3332      	adds	r3, #50	; 0x32
 80053da:	4a72      	ldr	r2, [pc, #456]	; (80055a4 <UART_SetConfig+0x6f4>)
 80053dc:	fba2 2303 	umull	r2, r3, r2, r3
 80053e0:	095b      	lsrs	r3, r3, #5
 80053e2:	f003 020f 	and.w	r2, r3, #15
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4442      	add	r2, r8
 80053ec:	609a      	str	r2, [r3, #8]
 80053ee:	e0d0      	b.n	8005592 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80053f0:	f7fe fd4e 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 80053f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	469a      	mov	sl, r3
 80053fa:	f04f 0b00 	mov.w	fp, #0
 80053fe:	46d0      	mov	r8, sl
 8005400:	46d9      	mov	r9, fp
 8005402:	eb18 0308 	adds.w	r3, r8, r8
 8005406:	eb49 0409 	adc.w	r4, r9, r9
 800540a:	4698      	mov	r8, r3
 800540c:	46a1      	mov	r9, r4
 800540e:	eb18 080a 	adds.w	r8, r8, sl
 8005412:	eb49 090b 	adc.w	r9, r9, fp
 8005416:	f04f 0100 	mov.w	r1, #0
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005422:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005426:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800542a:	4688      	mov	r8, r1
 800542c:	4691      	mov	r9, r2
 800542e:	eb1a 0508 	adds.w	r5, sl, r8
 8005432:	eb4b 0609 	adc.w	r6, fp, r9
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	4619      	mov	r1, r3
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	f04f 0400 	mov.w	r4, #0
 8005448:	0094      	lsls	r4, r2, #2
 800544a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800544e:	008b      	lsls	r3, r1, #2
 8005450:	461a      	mov	r2, r3
 8005452:	4623      	mov	r3, r4
 8005454:	4628      	mov	r0, r5
 8005456:	4631      	mov	r1, r6
 8005458:	f7fb fc16 	bl	8000c88 <__aeabi_uldivmod>
 800545c:	4603      	mov	r3, r0
 800545e:	460c      	mov	r4, r1
 8005460:	461a      	mov	r2, r3
 8005462:	4b50      	ldr	r3, [pc, #320]	; (80055a4 <UART_SetConfig+0x6f4>)
 8005464:	fba3 2302 	umull	r2, r3, r3, r2
 8005468:	095b      	lsrs	r3, r3, #5
 800546a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	469b      	mov	fp, r3
 8005472:	f04f 0c00 	mov.w	ip, #0
 8005476:	46d9      	mov	r9, fp
 8005478:	46e2      	mov	sl, ip
 800547a:	eb19 0309 	adds.w	r3, r9, r9
 800547e:	eb4a 040a 	adc.w	r4, sl, sl
 8005482:	4699      	mov	r9, r3
 8005484:	46a2      	mov	sl, r4
 8005486:	eb19 090b 	adds.w	r9, r9, fp
 800548a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800548e:	f04f 0100 	mov.w	r1, #0
 8005492:	f04f 0200 	mov.w	r2, #0
 8005496:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800549a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800549e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80054a2:	4689      	mov	r9, r1
 80054a4:	4692      	mov	sl, r2
 80054a6:	eb1b 0509 	adds.w	r5, fp, r9
 80054aa:	eb4c 060a 	adc.w	r6, ip, sl
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	4619      	mov	r1, r3
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	f04f 0300 	mov.w	r3, #0
 80054bc:	f04f 0400 	mov.w	r4, #0
 80054c0:	0094      	lsls	r4, r2, #2
 80054c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80054c6:	008b      	lsls	r3, r1, #2
 80054c8:	461a      	mov	r2, r3
 80054ca:	4623      	mov	r3, r4
 80054cc:	4628      	mov	r0, r5
 80054ce:	4631      	mov	r1, r6
 80054d0:	f7fb fbda 	bl	8000c88 <__aeabi_uldivmod>
 80054d4:	4603      	mov	r3, r0
 80054d6:	460c      	mov	r4, r1
 80054d8:	461a      	mov	r2, r3
 80054da:	4b32      	ldr	r3, [pc, #200]	; (80055a4 <UART_SetConfig+0x6f4>)
 80054dc:	fba3 1302 	umull	r1, r3, r3, r2
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	2164      	movs	r1, #100	; 0x64
 80054e4:	fb01 f303 	mul.w	r3, r1, r3
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	3332      	adds	r3, #50	; 0x32
 80054ee:	4a2d      	ldr	r2, [pc, #180]	; (80055a4 <UART_SetConfig+0x6f4>)
 80054f0:	fba2 2303 	umull	r2, r3, r2, r3
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054fa:	4498      	add	r8, r3
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	469b      	mov	fp, r3
 8005500:	f04f 0c00 	mov.w	ip, #0
 8005504:	46d9      	mov	r9, fp
 8005506:	46e2      	mov	sl, ip
 8005508:	eb19 0309 	adds.w	r3, r9, r9
 800550c:	eb4a 040a 	adc.w	r4, sl, sl
 8005510:	4699      	mov	r9, r3
 8005512:	46a2      	mov	sl, r4
 8005514:	eb19 090b 	adds.w	r9, r9, fp
 8005518:	eb4a 0a0c 	adc.w	sl, sl, ip
 800551c:	f04f 0100 	mov.w	r1, #0
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005528:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800552c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005530:	4689      	mov	r9, r1
 8005532:	4692      	mov	sl, r2
 8005534:	eb1b 0509 	adds.w	r5, fp, r9
 8005538:	eb4c 060a 	adc.w	r6, ip, sl
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	4619      	mov	r1, r3
 8005542:	f04f 0200 	mov.w	r2, #0
 8005546:	f04f 0300 	mov.w	r3, #0
 800554a:	f04f 0400 	mov.w	r4, #0
 800554e:	0094      	lsls	r4, r2, #2
 8005550:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005554:	008b      	lsls	r3, r1, #2
 8005556:	461a      	mov	r2, r3
 8005558:	4623      	mov	r3, r4
 800555a:	4628      	mov	r0, r5
 800555c:	4631      	mov	r1, r6
 800555e:	f7fb fb93 	bl	8000c88 <__aeabi_uldivmod>
 8005562:	4603      	mov	r3, r0
 8005564:	460c      	mov	r4, r1
 8005566:	461a      	mov	r2, r3
 8005568:	4b0e      	ldr	r3, [pc, #56]	; (80055a4 <UART_SetConfig+0x6f4>)
 800556a:	fba3 1302 	umull	r1, r3, r3, r2
 800556e:	095b      	lsrs	r3, r3, #5
 8005570:	2164      	movs	r1, #100	; 0x64
 8005572:	fb01 f303 	mul.w	r3, r1, r3
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	3332      	adds	r3, #50	; 0x32
 800557c:	4a09      	ldr	r2, [pc, #36]	; (80055a4 <UART_SetConfig+0x6f4>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4442      	add	r2, r8
 800558e:	609a      	str	r2, [r3, #8]
}
 8005590:	e7ff      	b.n	8005592 <UART_SetConfig+0x6e2>
 8005592:	bf00      	nop
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800559c:	40011000 	.word	0x40011000
 80055a0:	40011400 	.word	0x40011400
 80055a4:	51eb851f 	.word	0x51eb851f

080055a8 <arm_cfft_radix4_init_f32>:
 80055a8:	b410      	push	{r4}
 80055aa:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80055ae:	4c29      	ldr	r4, [pc, #164]	; (8005654 <arm_cfft_radix4_init_f32+0xac>)
 80055b0:	7082      	strb	r2, [r0, #2]
 80055b2:	70c3      	strb	r3, [r0, #3]
 80055b4:	8001      	strh	r1, [r0, #0]
 80055b6:	6044      	str	r4, [r0, #4]
 80055b8:	d03f      	beq.n	800563a <arm_cfft_radix4_init_f32+0x92>
 80055ba:	d80e      	bhi.n	80055da <arm_cfft_radix4_init_f32+0x32>
 80055bc:	2910      	cmp	r1, #16
 80055be:	d02f      	beq.n	8005620 <arm_cfft_radix4_init_f32+0x78>
 80055c0:	2940      	cmp	r1, #64	; 0x40
 80055c2:	d11c      	bne.n	80055fe <arm_cfft_radix4_init_f32+0x56>
 80055c4:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 80055c8:	4b23      	ldr	r3, [pc, #140]	; (8005658 <arm_cfft_radix4_init_f32+0xb0>)
 80055ca:	8181      	strh	r1, [r0, #12]
 80055cc:	81c1      	strh	r1, [r0, #14]
 80055ce:	6102      	str	r2, [r0, #16]
 80055d0:	6083      	str	r3, [r0, #8]
 80055d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055d6:	2000      	movs	r0, #0
 80055d8:	4770      	bx	lr
 80055da:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80055de:	d013      	beq.n	8005608 <arm_cfft_radix4_init_f32+0x60>
 80055e0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80055e4:	d10b      	bne.n	80055fe <arm_cfft_radix4_init_f32+0x56>
 80055e6:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 80055ea:	6103      	str	r3, [r0, #16]
 80055ec:	4a1b      	ldr	r2, [pc, #108]	; (800565c <arm_cfft_radix4_init_f32+0xb4>)
 80055ee:	6082      	str	r2, [r0, #8]
 80055f0:	2301      	movs	r3, #1
 80055f2:	8183      	strh	r3, [r0, #12]
 80055f4:	81c3      	strh	r3, [r0, #14]
 80055f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055fa:	2000      	movs	r0, #0
 80055fc:	4770      	bx	lr
 80055fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005602:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 800560c:	6103      	str	r3, [r0, #16]
 800560e:	4a14      	ldr	r2, [pc, #80]	; (8005660 <arm_cfft_radix4_init_f32+0xb8>)
 8005610:	6082      	str	r2, [r0, #8]
 8005612:	2304      	movs	r3, #4
 8005614:	8183      	strh	r3, [r0, #12]
 8005616:	81c3      	strh	r3, [r0, #14]
 8005618:	f85d 4b04 	ldr.w	r4, [sp], #4
 800561c:	2000      	movs	r0, #0
 800561e:	4770      	bx	lr
 8005620:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8005624:	6103      	str	r3, [r0, #16]
 8005626:	4a0f      	ldr	r2, [pc, #60]	; (8005664 <arm_cfft_radix4_init_f32+0xbc>)
 8005628:	6082      	str	r2, [r0, #8]
 800562a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800562e:	8183      	strh	r3, [r0, #12]
 8005630:	81c3      	strh	r3, [r0, #14]
 8005632:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005636:	2000      	movs	r0, #0
 8005638:	4770      	bx	lr
 800563a:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 800563e:	6103      	str	r3, [r0, #16]
 8005640:	4a09      	ldr	r2, [pc, #36]	; (8005668 <arm_cfft_radix4_init_f32+0xc0>)
 8005642:	6082      	str	r2, [r0, #8]
 8005644:	2310      	movs	r3, #16
 8005646:	8183      	strh	r3, [r0, #12]
 8005648:	81c3      	strh	r3, [r0, #14]
 800564a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800564e:	2000      	movs	r0, #0
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	0800af90 	.word	0x0800af90
 8005658:	0800a80e 	.word	0x0800a80e
 800565c:	0800a790 	.word	0x0800a790
 8005660:	0800a796 	.word	0x0800a796
 8005664:	0800a98e 	.word	0x0800a98e
 8005668:	0800a7ae 	.word	0x0800a7ae

0800566c <arm_radix4_butterfly_f32>:
 800566c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005670:	ed2d 8b06 	vpush	{d8-d10}
 8005674:	468a      	mov	sl, r1
 8005676:	0889      	lsrs	r1, r1, #2
 8005678:	b08d      	sub	sp, #52	; 0x34
 800567a:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800567e:	eb00 040c 	add.w	r4, r0, ip
 8005682:	460d      	mov	r5, r1
 8005684:	461f      	mov	r7, r3
 8005686:	4691      	mov	r9, r2
 8005688:	920a      	str	r2, [sp, #40]	; 0x28
 800568a:	eb04 020c 	add.w	r2, r4, ip
 800568e:	4606      	mov	r6, r0
 8005690:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8005694:	9700      	str	r7, [sp, #0]
 8005696:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800569a:	9009      	str	r0, [sp, #36]	; 0x24
 800569c:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 80056a0:	f10c 0004 	add.w	r0, ip, #4
 80056a4:	9701      	str	r7, [sp, #4]
 80056a6:	9103      	str	r1, [sp, #12]
 80056a8:	4430      	add	r0, r6
 80056aa:	4631      	mov	r1, r6
 80056ac:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80056b0:	1d37      	adds	r7, r6, #4
 80056b2:	9e00      	ldr	r6, [sp, #0]
 80056b4:	46ab      	mov	fp, r5
 80056b6:	00f5      	lsls	r5, r6, #3
 80056b8:	9502      	str	r5, [sp, #8]
 80056ba:	f8cd b010 	str.w	fp, [sp, #16]
 80056be:	f8dd b008 	ldr.w	fp, [sp, #8]
 80056c2:	f8cd a008 	str.w	sl, [sp, #8]
 80056c6:	f8dd a004 	ldr.w	sl, [sp, #4]
 80056ca:	ea4f 1806 	mov.w	r8, r6, lsl #4
 80056ce:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80056d2:	464e      	mov	r6, r9
 80056d4:	464d      	mov	r5, r9
 80056d6:	edd1 4a01 	vldr	s9, [r1, #4]
 80056da:	ed10 4a01 	vldr	s8, [r0, #-4]
 80056de:	ed17 6a01 	vldr	s12, [r7, #-4]
 80056e2:	edd2 6a00 	vldr	s13, [r2]
 80056e6:	ed94 7a01 	vldr	s14, [r4, #4]
 80056ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80056ee:	ed93 5a00 	vldr	s10, [r3]
 80056f2:	edd2 5a01 	vldr	s11, [r2, #4]
 80056f6:	ed99 3a00 	vldr	s6, [r9]
 80056fa:	edd9 3a01 	vldr	s7, [r9, #4]
 80056fe:	ee36 2a26 	vadd.f32	s4, s12, s13
 8005702:	ee74 2a05 	vadd.f32	s5, s8, s10
 8005706:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800570a:	ee77 1a27 	vadd.f32	s3, s14, s15
 800570e:	ee32 0a22 	vadd.f32	s0, s4, s5
 8005712:	ee71 0a21 	vadd.f32	s1, s2, s3
 8005716:	ee36 6a66 	vsub.f32	s12, s12, s13
 800571a:	ee34 5a45 	vsub.f32	s10, s8, s10
 800571e:	ee74 5ae5 	vsub.f32	s11, s9, s11
 8005722:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005726:	ed07 0a01 	vstr	s0, [r7, #-4]
 800572a:	edc1 0a01 	vstr	s1, [r1, #4]
 800572e:	ed95 4a00 	vldr	s8, [r5]
 8005732:	edd6 6a00 	vldr	s13, [r6]
 8005736:	edd6 7a01 	vldr	s15, [r6, #4]
 800573a:	ee72 4a62 	vsub.f32	s9, s4, s5
 800573e:	ee71 1a61 	vsub.f32	s3, s2, s3
 8005742:	ee75 2ac5 	vsub.f32	s5, s11, s10
 8005746:	ed95 1a01 	vldr	s2, [r5, #4]
 800574a:	ee36 2a07 	vadd.f32	s4, s12, s14
 800574e:	ee36 7a47 	vsub.f32	s14, s12, s14
 8005752:	ee35 6a25 	vadd.f32	s12, s10, s11
 8005756:	ee62 0a04 	vmul.f32	s1, s4, s8
 800575a:	ee23 5a21 	vmul.f32	s10, s6, s3
 800575e:	ee22 2a01 	vmul.f32	s4, s4, s2
 8005762:	ee22 4a84 	vmul.f32	s8, s5, s8
 8005766:	ee22 1a81 	vmul.f32	s2, s5, s2
 800576a:	ee67 5a26 	vmul.f32	s11, s14, s13
 800576e:	ee63 2a24 	vmul.f32	s5, s6, s9
 8005772:	ee66 6a26 	vmul.f32	s13, s12, s13
 8005776:	ee63 4aa4 	vmul.f32	s9, s7, s9
 800577a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800577e:	ee63 1aa1 	vmul.f32	s3, s7, s3
 8005782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005786:	ee31 3a20 	vadd.f32	s6, s2, s1
 800578a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800578e:	ee71 3aa2 	vadd.f32	s7, s3, s5
 8005792:	ee35 5a64 	vsub.f32	s10, s10, s9
 8005796:	ee36 7a25 	vadd.f32	s14, s12, s11
 800579a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800579e:	3108      	adds	r1, #8
 80057a0:	4551      	cmp	r1, sl
 80057a2:	ed40 3a01 	vstr	s7, [r0, #-4]
 80057a6:	f107 0708 	add.w	r7, r7, #8
 80057aa:	ed84 5a01 	vstr	s10, [r4, #4]
 80057ae:	44c1      	add	r9, r8
 80057b0:	ed82 3a00 	vstr	s6, [r2]
 80057b4:	ed82 4a01 	vstr	s8, [r2, #4]
 80057b8:	445d      	add	r5, fp
 80057ba:	ed83 7a00 	vstr	s14, [r3]
 80057be:	edc3 7a01 	vstr	s15, [r3, #4]
 80057c2:	4476      	add	r6, lr
 80057c4:	f100 0008 	add.w	r0, r0, #8
 80057c8:	f104 0408 	add.w	r4, r4, #8
 80057cc:	f102 0208 	add.w	r2, r2, #8
 80057d0:	f103 0308 	add.w	r3, r3, #8
 80057d4:	f47f af7f 	bne.w	80056d6 <arm_radix4_butterfly_f32+0x6a>
 80057d8:	9b00      	ldr	r3, [sp, #0]
 80057da:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80057de:	f8dd b010 	ldr.w	fp, [sp, #16]
 80057e2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80057e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	2a04      	cmp	r2, #4
 80057ee:	9306      	str	r3, [sp, #24]
 80057f0:	f240 80ba 	bls.w	8005968 <arm_radix4_butterfly_f32+0x2fc>
 80057f4:	9806      	ldr	r0, [sp, #24]
 80057f6:	9207      	str	r2, [sp, #28]
 80057f8:	ea4f 039b 	mov.w	r3, fp, lsr #2
 80057fc:	4619      	mov	r1, r3
 80057fe:	9308      	str	r3, [sp, #32]
 8005800:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8005804:	1e4a      	subs	r2, r1, #1
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800580a:	9205      	str	r2, [sp, #20]
 800580c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800580e:	9303      	str	r3, [sp, #12]
 8005810:	010a      	lsls	r2, r1, #4
 8005812:	0103      	lsls	r3, r0, #4
 8005814:	9204      	str	r2, [sp, #16]
 8005816:	9302      	str	r3, [sp, #8]
 8005818:	00c2      	lsls	r2, r0, #3
 800581a:	2300      	movs	r3, #0
 800581c:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8005820:	9201      	str	r2, [sp, #4]
 8005822:	46b8      	mov	r8, r7
 8005824:	46be      	mov	lr, r7
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	9b04      	ldr	r3, [sp, #16]
 800582a:	ed97 1a00 	vldr	s2, [r7]
 800582e:	edd7 1a01 	vldr	s3, [r7, #4]
 8005832:	ed9e 2a00 	vldr	s4, [lr]
 8005836:	edde 2a01 	vldr	s5, [lr, #4]
 800583a:	ed98 3a00 	vldr	s6, [r8]
 800583e:	edd8 3a01 	vldr	s7, [r8, #4]
 8005842:	9d00      	ldr	r5, [sp, #0]
 8005844:	18f1      	adds	r1, r6, r3
 8005846:	eb09 0203 	add.w	r2, r9, r3
 800584a:	1d34      	adds	r4, r6, #4
 800584c:	464b      	mov	r3, r9
 800584e:	4630      	mov	r0, r6
 8005850:	ed90 4a01 	vldr	s8, [r0, #4]
 8005854:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005858:	ed91 7a00 	vldr	s14, [r1]
 800585c:	edd2 7a00 	vldr	s15, [r2]
 8005860:	edd3 4a01 	vldr	s9, [r3, #4]
 8005864:	ed92 5a01 	vldr	s10, [r2, #4]
 8005868:	ed93 6a00 	vldr	s12, [r3]
 800586c:	edd1 6a01 	vldr	s13, [r1, #4]
 8005870:	ee35 0a87 	vadd.f32	s0, s11, s14
 8005874:	ee34 8a26 	vadd.f32	s16, s8, s13
 8005878:	ee76 8a27 	vadd.f32	s17, s12, s15
 800587c:	ee74 6a66 	vsub.f32	s13, s8, s13
 8005880:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005884:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8005888:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800588c:	ee74 0a85 	vadd.f32	s1, s9, s10
 8005890:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8005894:	ee78 4a60 	vsub.f32	s9, s16, s1
 8005898:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800589c:	ee30 4a68 	vsub.f32	s8, s0, s17
 80058a0:	ee76 5ac6 	vsub.f32	s11, s13, s12
 80058a4:	ee76 7a26 	vadd.f32	s15, s12, s13
 80058a8:	ee22 aa04 	vmul.f32	s20, s4, s8
 80058ac:	ee62 aaa4 	vmul.f32	s21, s5, s9
 80058b0:	ee22 4a84 	vmul.f32	s8, s5, s8
 80058b4:	ee21 9a05 	vmul.f32	s18, s2, s10
 80058b8:	ee61 9aa5 	vmul.f32	s19, s3, s11
 80058bc:	ee63 6a07 	vmul.f32	s13, s6, s14
 80058c0:	ee23 6aa7 	vmul.f32	s12, s7, s15
 80058c4:	ee62 4a24 	vmul.f32	s9, s4, s9
 80058c8:	ee21 5a85 	vmul.f32	s10, s3, s10
 80058cc:	ee61 5a25 	vmul.f32	s11, s2, s11
 80058d0:	ee23 7a87 	vmul.f32	s14, s7, s14
 80058d4:	ee63 7a27 	vmul.f32	s15, s6, s15
 80058d8:	ee78 0a20 	vadd.f32	s1, s16, s1
 80058dc:	ee74 4ac4 	vsub.f32	s9, s9, s8
 80058e0:	ee30 0a28 	vadd.f32	s0, s0, s17
 80058e4:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 80058e8:	ee39 4a89 	vadd.f32	s8, s19, s18
 80058ec:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80058f0:	ee76 6a26 	vadd.f32	s13, s12, s13
 80058f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058f8:	445d      	add	r5, fp
 80058fa:	45aa      	cmp	sl, r5
 80058fc:	ed04 0a01 	vstr	s0, [r4, #-4]
 8005900:	edc0 0a01 	vstr	s1, [r0, #4]
 8005904:	4464      	add	r4, ip
 8005906:	ed83 8a00 	vstr	s16, [r3]
 800590a:	edc3 4a01 	vstr	s9, [r3, #4]
 800590e:	4460      	add	r0, ip
 8005910:	ed81 4a00 	vstr	s8, [r1]
 8005914:	edc1 5a01 	vstr	s11, [r1, #4]
 8005918:	4463      	add	r3, ip
 800591a:	edc2 6a00 	vstr	s13, [r2]
 800591e:	edc2 7a01 	vstr	s15, [r2, #4]
 8005922:	4461      	add	r1, ip
 8005924:	4462      	add	r2, ip
 8005926:	d893      	bhi.n	8005850 <arm_radix4_butterfly_f32+0x1e4>
 8005928:	9a01      	ldr	r2, [sp, #4]
 800592a:	9b00      	ldr	r3, [sp, #0]
 800592c:	4417      	add	r7, r2
 800592e:	9a02      	ldr	r2, [sp, #8]
 8005930:	4496      	add	lr, r2
 8005932:	9a03      	ldr	r2, [sp, #12]
 8005934:	4490      	add	r8, r2
 8005936:	9a05      	ldr	r2, [sp, #20]
 8005938:	3301      	adds	r3, #1
 800593a:	4293      	cmp	r3, r2
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	f106 0608 	add.w	r6, r6, #8
 8005942:	f109 0908 	add.w	r9, r9, #8
 8005946:	f67f af6f 	bls.w	8005828 <arm_radix4_butterfly_f32+0x1bc>
 800594a:	9b06      	ldr	r3, [sp, #24]
 800594c:	9a07      	ldr	r2, [sp, #28]
 800594e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005952:	0892      	lsrs	r2, r2, #2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	b29b      	uxth	r3, r3
 8005958:	2a04      	cmp	r2, #4
 800595a:	9207      	str	r2, [sp, #28]
 800595c:	9306      	str	r3, [sp, #24]
 800595e:	d903      	bls.n	8005968 <arm_radix4_butterfly_f32+0x2fc>
 8005960:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 8005964:	4618      	mov	r0, r3
 8005966:	e747      	b.n	80057f8 <arm_radix4_butterfly_f32+0x18c>
 8005968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800596a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800596c:	3320      	adds	r3, #32
 800596e:	ed53 4a04 	vldr	s9, [r3, #-16]
 8005972:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8005976:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800597a:	ed53 5a01 	vldr	s11, [r3, #-4]
 800597e:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8005982:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8005986:	ed53 7a02 	vldr	s15, [r3, #-8]
 800598a:	ed13 7a03 	vldr	s14, [r3, #-12]
 800598e:	ee34 3a24 	vadd.f32	s6, s8, s9
 8005992:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005996:	ee34 4a64 	vsub.f32	s8, s8, s9
 800599a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800599e:	ee75 4a65 	vsub.f32	s9, s10, s11
 80059a2:	ee35 6a25 	vadd.f32	s12, s10, s11
 80059a6:	ee76 5a87 	vadd.f32	s11, s13, s14
 80059aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80059ae:	ee73 2a23 	vadd.f32	s5, s6, s7
 80059b2:	ee35 5a86 	vadd.f32	s10, s11, s12
 80059b6:	ee73 3a63 	vsub.f32	s7, s6, s7
 80059ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80059be:	ee34 3a24 	vadd.f32	s6, s8, s9
 80059c2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80059c6:	ee74 4a64 	vsub.f32	s9, s8, s9
 80059ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059ce:	3a01      	subs	r2, #1
 80059d0:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 80059d4:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 80059d8:	ed03 3a04 	vstr	s6, [r3, #-16]
 80059dc:	ed43 4a02 	vstr	s9, [r3, #-8]
 80059e0:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 80059e4:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 80059e8:	ed43 6a03 	vstr	s13, [r3, #-12]
 80059ec:	ed43 7a01 	vstr	s15, [r3, #-4]
 80059f0:	f103 0320 	add.w	r3, r3, #32
 80059f4:	d1bb      	bne.n	800596e <arm_radix4_butterfly_f32+0x302>
 80059f6:	b00d      	add	sp, #52	; 0x34
 80059f8:	ecbd 8b06 	vpop	{d8-d10}
 80059fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005a00 <arm_radix4_butterfly_inverse_f32>:
 8005a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a04:	ed2d 8b08 	vpush	{d8-d11}
 8005a08:	b08d      	sub	sp, #52	; 0x34
 8005a0a:	461f      	mov	r7, r3
 8005a0c:	9700      	str	r7, [sp, #0]
 8005a0e:	468a      	mov	sl, r1
 8005a10:	9c00      	ldr	r4, [sp, #0]
 8005a12:	9009      	str	r0, [sp, #36]	; 0x24
 8005a14:	0889      	lsrs	r1, r1, #2
 8005a16:	460d      	mov	r5, r1
 8005a18:	9103      	str	r1, [sp, #12]
 8005a1a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005a1e:	46ab      	mov	fp, r5
 8005a20:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 8005a24:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 8005a28:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8005a2c:	0125      	lsls	r5, r4, #4
 8005a2e:	00e4      	lsls	r4, r4, #3
 8005a30:	9402      	str	r4, [sp, #8]
 8005a32:	9501      	str	r5, [sp, #4]
 8005a34:	4606      	mov	r6, r0
 8005a36:	4691      	mov	r9, r2
 8005a38:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 8005a3c:	f10c 0004 	add.w	r0, ip, #4
 8005a40:	f8cd b010 	str.w	fp, [sp, #16]
 8005a44:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005a48:	f8cd a008 	str.w	sl, [sp, #8]
 8005a4c:	f8dd a004 	ldr.w	sl, [sp, #4]
 8005a50:	920a      	str	r2, [sp, #40]	; 0x28
 8005a52:	4430      	add	r0, r6
 8005a54:	4632      	mov	r2, r6
 8005a56:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8005a5a:	4647      	mov	r7, r8
 8005a5c:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8005a60:	3604      	adds	r6, #4
 8005a62:	464d      	mov	r5, r9
 8005a64:	464c      	mov	r4, r9
 8005a66:	edd2 4a01 	vldr	s9, [r2, #4]
 8005a6a:	ed10 4a01 	vldr	s8, [r0, #-4]
 8005a6e:	ed16 6a01 	vldr	s12, [r6, #-4]
 8005a72:	edd1 6a00 	vldr	s13, [r1]
 8005a76:	ed97 7a01 	vldr	s14, [r7, #4]
 8005a7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005a7e:	edd3 5a00 	vldr	s11, [r3]
 8005a82:	ed91 5a01 	vldr	s10, [r1, #4]
 8005a86:	edd9 3a01 	vldr	s7, [r9, #4]
 8005a8a:	ed99 3a00 	vldr	s6, [r9]
 8005a8e:	ee36 2a26 	vadd.f32	s4, s12, s13
 8005a92:	ee74 2a25 	vadd.f32	s5, s8, s11
 8005a96:	ee34 1a85 	vadd.f32	s2, s9, s10
 8005a9a:	ee77 1a27 	vadd.f32	s3, s14, s15
 8005a9e:	ee32 8a22 	vadd.f32	s16, s4, s5
 8005aa2:	ee71 0a21 	vadd.f32	s1, s2, s3
 8005aa6:	ee36 6a66 	vsub.f32	s12, s12, s13
 8005aaa:	ee74 5a65 	vsub.f32	s11, s8, s11
 8005aae:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8005ab2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ab6:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005aba:	edc2 0a01 	vstr	s1, [r2, #4]
 8005abe:	ed94 4a00 	vldr	s8, [r4]
 8005ac2:	edd5 6a00 	vldr	s13, [r5]
 8005ac6:	edd5 7a01 	vldr	s15, [r5, #4]
 8005aca:	ee72 4a62 	vsub.f32	s9, s4, s5
 8005ace:	ee71 1a61 	vsub.f32	s3, s2, s3
 8005ad2:	ee75 2a85 	vadd.f32	s5, s11, s10
 8005ad6:	ed94 1a01 	vldr	s2, [r4, #4]
 8005ada:	ee36 2a47 	vsub.f32	s4, s12, s14
 8005ade:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005ae2:	ee35 6a65 	vsub.f32	s12, s10, s11
 8005ae6:	ee62 0a04 	vmul.f32	s1, s4, s8
 8005aea:	ee23 5aa4 	vmul.f32	s10, s7, s9
 8005aee:	ee22 4a84 	vmul.f32	s8, s5, s8
 8005af2:	ee22 2a01 	vmul.f32	s4, s4, s2
 8005af6:	ee67 5a26 	vmul.f32	s11, s14, s13
 8005afa:	ee22 1a81 	vmul.f32	s2, s5, s2
 8005afe:	ee66 6a26 	vmul.f32	s13, s12, s13
 8005b02:	ee63 2a24 	vmul.f32	s5, s6, s9
 8005b06:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005b0a:	ee23 3a21 	vmul.f32	s6, s6, s3
 8005b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b12:	ee63 1aa1 	vmul.f32	s3, s7, s3
 8005b16:	ee72 4a04 	vadd.f32	s9, s4, s8
 8005b1a:	ee70 3ac1 	vsub.f32	s7, s1, s2
 8005b1e:	ee32 4ae1 	vsub.f32	s8, s5, s3
 8005b22:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005b26:	ee35 7ac6 	vsub.f32	s14, s11, s12
 8005b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b2e:	3208      	adds	r2, #8
 8005b30:	4542      	cmp	r2, r8
 8005b32:	ed00 4a01 	vstr	s8, [r0, #-4]
 8005b36:	f106 0608 	add.w	r6, r6, #8
 8005b3a:	ed87 5a01 	vstr	s10, [r7, #4]
 8005b3e:	44d1      	add	r9, sl
 8005b40:	edc1 3a00 	vstr	s7, [r1]
 8005b44:	edc1 4a01 	vstr	s9, [r1, #4]
 8005b48:	445c      	add	r4, fp
 8005b4a:	ed83 7a00 	vstr	s14, [r3]
 8005b4e:	edc3 7a01 	vstr	s15, [r3, #4]
 8005b52:	4475      	add	r5, lr
 8005b54:	f100 0008 	add.w	r0, r0, #8
 8005b58:	f107 0708 	add.w	r7, r7, #8
 8005b5c:	f101 0108 	add.w	r1, r1, #8
 8005b60:	f103 0308 	add.w	r3, r3, #8
 8005b64:	f47f af7f 	bne.w	8005a66 <arm_radix4_butterfly_inverse_f32+0x66>
 8005b68:	9b00      	ldr	r3, [sp, #0]
 8005b6a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8005b6e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005b72:	f8dd a008 	ldr.w	sl, [sp, #8]
 8005b76:	920b      	str	r2, [sp, #44]	; 0x2c
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	2a04      	cmp	r2, #4
 8005b7e:	9306      	str	r3, [sp, #24]
 8005b80:	f240 80ba 	bls.w	8005cf8 <arm_radix4_butterfly_inverse_f32+0x2f8>
 8005b84:	9806      	ldr	r0, [sp, #24]
 8005b86:	9207      	str	r2, [sp, #28]
 8005b88:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	9308      	str	r3, [sp, #32]
 8005b90:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8005b94:	1e4a      	subs	r2, r1, #1
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005b9a:	9205      	str	r2, [sp, #20]
 8005b9c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005b9e:	9303      	str	r3, [sp, #12]
 8005ba0:	010a      	lsls	r2, r1, #4
 8005ba2:	0103      	lsls	r3, r0, #4
 8005ba4:	9204      	str	r2, [sp, #16]
 8005ba6:	9302      	str	r3, [sp, #8]
 8005ba8:	00c2      	lsls	r2, r0, #3
 8005baa:	2300      	movs	r3, #0
 8005bac:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8005bb0:	9201      	str	r2, [sp, #4]
 8005bb2:	46b8      	mov	r8, r7
 8005bb4:	46be      	mov	lr, r7
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	9b04      	ldr	r3, [sp, #16]
 8005bba:	ed97 1a00 	vldr	s2, [r7]
 8005bbe:	edd7 1a01 	vldr	s3, [r7, #4]
 8005bc2:	ed9e 2a00 	vldr	s4, [lr]
 8005bc6:	edde 2a01 	vldr	s5, [lr, #4]
 8005bca:	ed98 3a00 	vldr	s6, [r8]
 8005bce:	edd8 3a01 	vldr	s7, [r8, #4]
 8005bd2:	9d00      	ldr	r5, [sp, #0]
 8005bd4:	18f1      	adds	r1, r6, r3
 8005bd6:	eb09 0203 	add.w	r2, r9, r3
 8005bda:	1d34      	adds	r4, r6, #4
 8005bdc:	464b      	mov	r3, r9
 8005bde:	4630      	mov	r0, r6
 8005be0:	ed90 4a01 	vldr	s8, [r0, #4]
 8005be4:	ed14 6a01 	vldr	s12, [r4, #-4]
 8005be8:	ed91 7a00 	vldr	s14, [r1]
 8005bec:	edd2 7a00 	vldr	s15, [r2]
 8005bf0:	ed93 5a01 	vldr	s10, [r3, #4]
 8005bf4:	edd1 4a01 	vldr	s9, [r1, #4]
 8005bf8:	edd2 5a01 	vldr	s11, [r2, #4]
 8005bfc:	edd3 6a00 	vldr	s13, [r3]
 8005c00:	ee76 0a07 	vadd.f32	s1, s12, s14
 8005c04:	ee36 8aa7 	vadd.f32	s16, s13, s15
 8005c08:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005c0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005c10:	ee74 8a24 	vadd.f32	s17, s8, s9
 8005c14:	ee74 7a64 	vsub.f32	s15, s8, s9
 8005c18:	ee35 7a65 	vsub.f32	s14, s10, s11
 8005c1c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005c20:	ee70 4ac8 	vsub.f32	s9, s1, s16
 8005c24:	ee76 5a47 	vsub.f32	s11, s12, s14
 8005c28:	ee38 5ac4 	vsub.f32	s10, s17, s8
 8005c2c:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005c30:	ee36 6aa7 	vadd.f32	s12, s13, s15
 8005c34:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c38:	ee22 ba24 	vmul.f32	s22, s4, s9
 8005c3c:	ee62 aa85 	vmul.f32	s21, s5, s10
 8005c40:	ee62 4aa4 	vmul.f32	s9, s5, s9
 8005c44:	ee21 aa25 	vmul.f32	s20, s2, s11
 8005c48:	ee61 9a86 	vmul.f32	s19, s3, s12
 8005c4c:	ee23 9a07 	vmul.f32	s18, s6, s14
 8005c50:	ee63 6aa7 	vmul.f32	s13, s7, s15
 8005c54:	ee22 5a05 	vmul.f32	s10, s4, s10
 8005c58:	ee61 5aa5 	vmul.f32	s11, s3, s11
 8005c5c:	ee21 6a06 	vmul.f32	s12, s2, s12
 8005c60:	ee23 7a87 	vmul.f32	s14, s7, s14
 8005c64:	ee63 7a27 	vmul.f32	s15, s6, s15
 8005c68:	ee70 0a88 	vadd.f32	s1, s1, s16
 8005c6c:	ee34 5a85 	vadd.f32	s10, s9, s10
 8005c70:	ee38 4a84 	vadd.f32	s8, s17, s8
 8005c74:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 8005c78:	ee7a 4a69 	vsub.f32	s9, s20, s19
 8005c7c:	ee35 6a86 	vadd.f32	s12, s11, s12
 8005c80:	ee79 6a66 	vsub.f32	s13, s18, s13
 8005c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c88:	445d      	add	r5, fp
 8005c8a:	45aa      	cmp	sl, r5
 8005c8c:	ed44 0a01 	vstr	s1, [r4, #-4]
 8005c90:	ed80 4a01 	vstr	s8, [r0, #4]
 8005c94:	4464      	add	r4, ip
 8005c96:	ed83 8a00 	vstr	s16, [r3]
 8005c9a:	ed83 5a01 	vstr	s10, [r3, #4]
 8005c9e:	4460      	add	r0, ip
 8005ca0:	edc1 4a00 	vstr	s9, [r1]
 8005ca4:	ed81 6a01 	vstr	s12, [r1, #4]
 8005ca8:	4463      	add	r3, ip
 8005caa:	edc2 6a00 	vstr	s13, [r2]
 8005cae:	edc2 7a01 	vstr	s15, [r2, #4]
 8005cb2:	4461      	add	r1, ip
 8005cb4:	4462      	add	r2, ip
 8005cb6:	d893      	bhi.n	8005be0 <arm_radix4_butterfly_inverse_f32+0x1e0>
 8005cb8:	9a01      	ldr	r2, [sp, #4]
 8005cba:	9b00      	ldr	r3, [sp, #0]
 8005cbc:	4417      	add	r7, r2
 8005cbe:	9a02      	ldr	r2, [sp, #8]
 8005cc0:	4496      	add	lr, r2
 8005cc2:	9a03      	ldr	r2, [sp, #12]
 8005cc4:	4490      	add	r8, r2
 8005cc6:	9a05      	ldr	r2, [sp, #20]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	f106 0608 	add.w	r6, r6, #8
 8005cd2:	f109 0908 	add.w	r9, r9, #8
 8005cd6:	f67f af6f 	bls.w	8005bb8 <arm_radix4_butterfly_inverse_f32+0x1b8>
 8005cda:	9b06      	ldr	r3, [sp, #24]
 8005cdc:	9a07      	ldr	r2, [sp, #28]
 8005cde:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005ce2:	0892      	lsrs	r2, r2, #2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2a04      	cmp	r2, #4
 8005cea:	9207      	str	r2, [sp, #28]
 8005cec:	9306      	str	r3, [sp, #24]
 8005cee:	d903      	bls.n	8005cf8 <arm_radix4_butterfly_inverse_f32+0x2f8>
 8005cf0:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	e747      	b.n	8005b88 <arm_radix4_butterfly_inverse_f32+0x188>
 8005cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cfc:	3320      	adds	r3, #32
 8005cfe:	ed53 4a04 	vldr	s9, [r3, #-16]
 8005d02:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8005d06:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 8005d0a:	ed53 5a01 	vldr	s11, [r3, #-4]
 8005d0e:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8005d12:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8005d16:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005d1a:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005d1e:	ee34 3a24 	vadd.f32	s6, s8, s9
 8005d22:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005d26:	ee34 4a64 	vsub.f32	s8, s8, s9
 8005d2a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005d2e:	ee75 4a65 	vsub.f32	s9, s10, s11
 8005d32:	ee35 6a25 	vadd.f32	s12, s10, s11
 8005d36:	ee76 5a87 	vadd.f32	s11, s13, s14
 8005d3a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005d3e:	ee73 2a23 	vadd.f32	s5, s6, s7
 8005d42:	ee74 6a24 	vadd.f32	s13, s8, s9
 8005d46:	ee37 5a27 	vadd.f32	s10, s14, s15
 8005d4a:	ee73 3a63 	vsub.f32	s7, s6, s7
 8005d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d52:	ee34 3a64 	vsub.f32	s6, s8, s9
 8005d56:	ee75 4a86 	vadd.f32	s9, s11, s12
 8005d5a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8005d5e:	ee62 2a80 	vmul.f32	s5, s5, s0
 8005d62:	ee26 7a00 	vmul.f32	s14, s12, s0
 8005d66:	ee63 5a80 	vmul.f32	s11, s7, s0
 8005d6a:	ee23 4a00 	vmul.f32	s8, s6, s0
 8005d6e:	ee66 6a80 	vmul.f32	s13, s13, s0
 8005d72:	ee64 4a80 	vmul.f32	s9, s9, s0
 8005d76:	ee25 6a00 	vmul.f32	s12, s10, s0
 8005d7a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005d7e:	3a01      	subs	r2, #1
 8005d80:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 8005d84:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 8005d88:	ed03 4a04 	vstr	s8, [r3, #-16]
 8005d8c:	ed43 6a02 	vstr	s13, [r3, #-8]
 8005d90:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 8005d94:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 8005d98:	ed03 6a03 	vstr	s12, [r3, #-12]
 8005d9c:	ed43 7a01 	vstr	s15, [r3, #-4]
 8005da0:	f103 0320 	add.w	r3, r3, #32
 8005da4:	d1ab      	bne.n	8005cfe <arm_radix4_butterfly_inverse_f32+0x2fe>
 8005da6:	b00d      	add	sp, #52	; 0x34
 8005da8:	ecbd 8b08 	vpop	{d8-d11}
 8005dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005db0 <arm_cfft_radix4_f32>:
 8005db0:	b570      	push	{r4, r5, r6, lr}
 8005db2:	7883      	ldrb	r3, [r0, #2]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	4604      	mov	r4, r0
 8005db8:	460d      	mov	r5, r1
 8005dba:	d009      	beq.n	8005dd0 <arm_cfft_radix4_f32+0x20>
 8005dbc:	8983      	ldrh	r3, [r0, #12]
 8005dbe:	6842      	ldr	r2, [r0, #4]
 8005dc0:	8801      	ldrh	r1, [r0, #0]
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	f7ff fc52 	bl	800566c <arm_radix4_butterfly_f32>
 8005dc8:	78e3      	ldrb	r3, [r4, #3]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d00b      	beq.n	8005de6 <arm_cfft_radix4_f32+0x36>
 8005dce:	bd70      	pop	{r4, r5, r6, pc}
 8005dd0:	8983      	ldrh	r3, [r0, #12]
 8005dd2:	ed90 0a04 	vldr	s0, [r0, #16]
 8005dd6:	6842      	ldr	r2, [r0, #4]
 8005dd8:	8801      	ldrh	r1, [r0, #0]
 8005dda:	4628      	mov	r0, r5
 8005ddc:	f7ff fe10 	bl	8005a00 <arm_radix4_butterfly_inverse_f32>
 8005de0:	78e3      	ldrb	r3, [r4, #3]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d1f3      	bne.n	8005dce <arm_cfft_radix4_f32+0x1e>
 8005de6:	4628      	mov	r0, r5
 8005de8:	68a3      	ldr	r3, [r4, #8]
 8005dea:	89e2      	ldrh	r2, [r4, #14]
 8005dec:	8821      	ldrh	r1, [r4, #0]
 8005dee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005df2:	f000 b8e9 	b.w	8005fc8 <arm_bitreversal_f32>
 8005df6:	bf00      	nop

08005df8 <arm_cmplx_mag_f32>:
 8005df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfc:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8005e00:	b084      	sub	sp, #16
 8005e02:	d07f      	beq.n	8005f04 <arm_cmplx_mag_f32+0x10c>
 8005e04:	2700      	movs	r7, #0
 8005e06:	f100 0420 	add.w	r4, r0, #32
 8005e0a:	f101 0510 	add.w	r5, r1, #16
 8005e0e:	4646      	mov	r6, r8
 8005e10:	e05a      	b.n	8005ec8 <arm_cmplx_mag_f32+0xd0>
 8005e12:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e16:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1e:	f040 80a4 	bne.w	8005f6a <arm_cmplx_mag_f32+0x172>
 8005e22:	ed05 0a04 	vstr	s0, [r5, #-16]
 8005e26:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8005e2a:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8005e2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e32:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005e36:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005e3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e42:	f2c0 808f 	blt.w	8005f64 <arm_cmplx_mag_f32+0x16c>
 8005e46:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e4a:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e52:	f040 80af 	bne.w	8005fb4 <arm_cmplx_mag_f32+0x1bc>
 8005e56:	ed05 0a03 	vstr	s0, [r5, #-12]
 8005e5a:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005e5e:	ed14 0a03 	vldr	s0, [r4, #-12]
 8005e62:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e66:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005e6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005e6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e76:	db72      	blt.n	8005f5e <arm_cmplx_mag_f32+0x166>
 8005e78:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e7c:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e84:	f040 808c 	bne.w	8005fa0 <arm_cmplx_mag_f32+0x1a8>
 8005e88:	ed05 0a02 	vstr	s0, [r5, #-8]
 8005e8c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005e90:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005e94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e98:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005e9c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005ea0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea8:	db20      	blt.n	8005eec <arm_cmplx_mag_f32+0xf4>
 8005eaa:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005eae:	eeb4 0a40 	vcmp.f32	s0, s0
 8005eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb6:	d169      	bne.n	8005f8c <arm_cmplx_mag_f32+0x194>
 8005eb8:	3e01      	subs	r6, #1
 8005eba:	ed05 0a01 	vstr	s0, [r5, #-4]
 8005ebe:	f104 0420 	add.w	r4, r4, #32
 8005ec2:	f105 0510 	add.w	r5, r5, #16
 8005ec6:	d019      	beq.n	8005efc <arm_cmplx_mag_f32+0x104>
 8005ec8:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8005ecc:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8005ed0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ed4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005ed8:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005edc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ee4:	da95      	bge.n	8005e12 <arm_cmplx_mag_f32+0x1a>
 8005ee6:	f845 7c10 	str.w	r7, [r5, #-16]
 8005eea:	e79c      	b.n	8005e26 <arm_cmplx_mag_f32+0x2e>
 8005eec:	3e01      	subs	r6, #1
 8005eee:	f845 7c04 	str.w	r7, [r5, #-4]
 8005ef2:	f104 0420 	add.w	r4, r4, #32
 8005ef6:	f105 0510 	add.w	r5, r5, #16
 8005efa:	d1e5      	bne.n	8005ec8 <arm_cmplx_mag_f32+0xd0>
 8005efc:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8005f00:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8005f04:	f012 0503 	ands.w	r5, r2, #3
 8005f08:	d026      	beq.n	8005f58 <arm_cmplx_mag_f32+0x160>
 8005f0a:	2600      	movs	r6, #0
 8005f0c:	f100 0408 	add.w	r4, r0, #8
 8005f10:	e00c      	b.n	8005f2c <arm_cmplx_mag_f32+0x134>
 8005f12:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005f16:	eeb4 0a40 	vcmp.f32	s0, s0
 8005f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f1e:	d12e      	bne.n	8005f7e <arm_cmplx_mag_f32+0x186>
 8005f20:	3d01      	subs	r5, #1
 8005f22:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005f26:	f104 0408 	add.w	r4, r4, #8
 8005f2a:	d015      	beq.n	8005f58 <arm_cmplx_mag_f32+0x160>
 8005f2c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005f30:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005f34:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f38:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005f3c:	3104      	adds	r1, #4
 8005f3e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005f42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f4a:	dae2      	bge.n	8005f12 <arm_cmplx_mag_f32+0x11a>
 8005f4c:	3d01      	subs	r5, #1
 8005f4e:	f841 6c04 	str.w	r6, [r1, #-4]
 8005f52:	f104 0408 	add.w	r4, r4, #8
 8005f56:	d1e9      	bne.n	8005f2c <arm_cmplx_mag_f32+0x134>
 8005f58:	b004      	add	sp, #16
 8005f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5e:	f845 7c08 	str.w	r7, [r5, #-8]
 8005f62:	e793      	b.n	8005e8c <arm_cmplx_mag_f32+0x94>
 8005f64:	f845 7c0c 	str.w	r7, [r5, #-12]
 8005f68:	e777      	b.n	8005e5a <arm_cmplx_mag_f32+0x62>
 8005f6a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f6e:	9203      	str	r2, [sp, #12]
 8005f70:	9102      	str	r1, [sp, #8]
 8005f72:	9001      	str	r0, [sp, #4]
 8005f74:	f004 fb2a 	bl	800a5cc <sqrtf>
 8005f78:	a801      	add	r0, sp, #4
 8005f7a:	c807      	ldmia	r0, {r0, r1, r2}
 8005f7c:	e751      	b.n	8005e22 <arm_cmplx_mag_f32+0x2a>
 8005f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8005f82:	9101      	str	r1, [sp, #4]
 8005f84:	f004 fb22 	bl	800a5cc <sqrtf>
 8005f88:	9901      	ldr	r1, [sp, #4]
 8005f8a:	e7c9      	b.n	8005f20 <arm_cmplx_mag_f32+0x128>
 8005f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8005f90:	9203      	str	r2, [sp, #12]
 8005f92:	9102      	str	r1, [sp, #8]
 8005f94:	9001      	str	r0, [sp, #4]
 8005f96:	f004 fb19 	bl	800a5cc <sqrtf>
 8005f9a:	a801      	add	r0, sp, #4
 8005f9c:	c807      	ldmia	r0, {r0, r1, r2}
 8005f9e:	e78b      	b.n	8005eb8 <arm_cmplx_mag_f32+0xc0>
 8005fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fa4:	9203      	str	r2, [sp, #12]
 8005fa6:	9102      	str	r1, [sp, #8]
 8005fa8:	9001      	str	r0, [sp, #4]
 8005faa:	f004 fb0f 	bl	800a5cc <sqrtf>
 8005fae:	a801      	add	r0, sp, #4
 8005fb0:	c807      	ldmia	r0, {r0, r1, r2}
 8005fb2:	e769      	b.n	8005e88 <arm_cmplx_mag_f32+0x90>
 8005fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8005fb8:	9203      	str	r2, [sp, #12]
 8005fba:	9102      	str	r1, [sp, #8]
 8005fbc:	9001      	str	r0, [sp, #4]
 8005fbe:	f004 fb05 	bl	800a5cc <sqrtf>
 8005fc2:	a801      	add	r0, sp, #4
 8005fc4:	c807      	ldmia	r0, {r0, r1, r2}
 8005fc6:	e746      	b.n	8005e56 <arm_cmplx_mag_f32+0x5e>

08005fc8 <arm_bitreversal_f32>:
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fcc:	b085      	sub	sp, #20
 8005fce:	0849      	lsrs	r1, r1, #1
 8005fd0:	0052      	lsls	r2, r2, #1
 8005fd2:	2400      	movs	r4, #0
 8005fd4:	9203      	str	r2, [sp, #12]
 8005fd6:	1e8a      	subs	r2, r1, #2
 8005fd8:	9101      	str	r1, [sp, #4]
 8005fda:	f101 0c01 	add.w	ip, r1, #1
 8005fde:	9202      	str	r2, [sp, #8]
 8005fe0:	4621      	mov	r1, r4
 8005fe2:	4622      	mov	r2, r4
 8005fe4:	9d01      	ldr	r5, [sp, #4]
 8005fe6:	3101      	adds	r1, #1
 8005fe8:	442a      	add	r2, r5
 8005fea:	00c9      	lsls	r1, r1, #3
 8005fec:	00d2      	lsls	r2, r2, #3
 8005fee:	1846      	adds	r6, r0, r1
 8005ff0:	1885      	adds	r5, r0, r2
 8005ff2:	3104      	adds	r1, #4
 8005ff4:	3204      	adds	r2, #4
 8005ff6:	6837      	ldr	r7, [r6, #0]
 8005ff8:	f8d5 e000 	ldr.w	lr, [r5]
 8005ffc:	f8c6 e000 	str.w	lr, [r6]
 8006000:	4401      	add	r1, r0
 8006002:	4402      	add	r2, r0
 8006004:	602f      	str	r7, [r5, #0]
 8006006:	3402      	adds	r4, #2
 8006008:	680e      	ldr	r6, [r1, #0]
 800600a:	f8d2 9000 	ldr.w	r9, [r2]
 800600e:	f8c1 9000 	str.w	r9, [r1]
 8006012:	b2a4      	uxth	r4, r4
 8006014:	6016      	str	r6, [r2, #0]
 8006016:	eb04 050c 	add.w	r5, r4, ip
 800601a:	881a      	ldrh	r2, [r3, #0]
 800601c:	00ed      	lsls	r5, r5, #3
 800601e:	eb00 0e05 	add.w	lr, r0, r5
 8006022:	3504      	adds	r5, #4
 8006024:	9500      	str	r5, [sp, #0]
 8006026:	eb02 010c 	add.w	r1, r2, ip
 800602a:	9d02      	ldr	r5, [sp, #8]
 800602c:	00c9      	lsls	r1, r1, #3
 800602e:	00e7      	lsls	r7, r4, #3
 8006030:	00d6      	lsls	r6, r2, #3
 8006032:	f101 0b04 	add.w	fp, r1, #4
 8006036:	eb00 0901 	add.w	r9, r0, r1
 800603a:	42ac      	cmp	r4, r5
 800603c:	9903      	ldr	r1, [sp, #12]
 800603e:	9d00      	ldr	r5, [sp, #0]
 8006040:	eb00 0807 	add.w	r8, r0, r7
 8006044:	eb00 0a06 	add.w	sl, r0, r6
 8006048:	f107 0704 	add.w	r7, r7, #4
 800604c:	f106 0604 	add.w	r6, r6, #4
 8006050:	440b      	add	r3, r1
 8006052:	4407      	add	r7, r0
 8006054:	4406      	add	r6, r0
 8006056:	4621      	mov	r1, r4
 8006058:	4405      	add	r5, r0
 800605a:	4483      	add	fp, r0
 800605c:	d820      	bhi.n	80060a0 <arm_bitreversal_f32+0xd8>
 800605e:	42a2      	cmp	r2, r4
 8006060:	d9c0      	bls.n	8005fe4 <arm_bitreversal_f32+0x1c>
 8006062:	edd8 7a00 	vldr	s15, [r8]
 8006066:	ed9a 7a00 	vldr	s14, [sl]
 800606a:	ed88 7a00 	vstr	s14, [r8]
 800606e:	edca 7a00 	vstr	s15, [sl]
 8006072:	f8d7 8000 	ldr.w	r8, [r7]
 8006076:	f8d6 a000 	ldr.w	sl, [r6]
 800607a:	f8c7 a000 	str.w	sl, [r7]
 800607e:	f8c6 8000 	str.w	r8, [r6]
 8006082:	f8de 6000 	ldr.w	r6, [lr]
 8006086:	f8d9 7000 	ldr.w	r7, [r9]
 800608a:	f8ce 7000 	str.w	r7, [lr]
 800608e:	f8c9 6000 	str.w	r6, [r9]
 8006092:	682e      	ldr	r6, [r5, #0]
 8006094:	f8db 7000 	ldr.w	r7, [fp]
 8006098:	602f      	str	r7, [r5, #0]
 800609a:	f8cb 6000 	str.w	r6, [fp]
 800609e:	e7a1      	b.n	8005fe4 <arm_bitreversal_f32+0x1c>
 80060a0:	b005      	add	sp, #20
 80060a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a6:	bf00      	nop

080060a8 <__errno>:
 80060a8:	4b01      	ldr	r3, [pc, #4]	; (80060b0 <__errno+0x8>)
 80060aa:	6818      	ldr	r0, [r3, #0]
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	2000000c 	.word	0x2000000c

080060b4 <__libc_init_array>:
 80060b4:	b570      	push	{r4, r5, r6, lr}
 80060b6:	4e0d      	ldr	r6, [pc, #52]	; (80060ec <__libc_init_array+0x38>)
 80060b8:	4c0d      	ldr	r4, [pc, #52]	; (80060f0 <__libc_init_array+0x3c>)
 80060ba:	1ba4      	subs	r4, r4, r6
 80060bc:	10a4      	asrs	r4, r4, #2
 80060be:	2500      	movs	r5, #0
 80060c0:	42a5      	cmp	r5, r4
 80060c2:	d109      	bne.n	80060d8 <__libc_init_array+0x24>
 80060c4:	4e0b      	ldr	r6, [pc, #44]	; (80060f4 <__libc_init_array+0x40>)
 80060c6:	4c0c      	ldr	r4, [pc, #48]	; (80060f8 <__libc_init_array+0x44>)
 80060c8:	f004 fad6 	bl	800a678 <_init>
 80060cc:	1ba4      	subs	r4, r4, r6
 80060ce:	10a4      	asrs	r4, r4, #2
 80060d0:	2500      	movs	r5, #0
 80060d2:	42a5      	cmp	r5, r4
 80060d4:	d105      	bne.n	80060e2 <__libc_init_array+0x2e>
 80060d6:	bd70      	pop	{r4, r5, r6, pc}
 80060d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060dc:	4798      	blx	r3
 80060de:	3501      	adds	r5, #1
 80060e0:	e7ee      	b.n	80060c0 <__libc_init_array+0xc>
 80060e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060e6:	4798      	blx	r3
 80060e8:	3501      	adds	r5, #1
 80060ea:	e7f2      	b.n	80060d2 <__libc_init_array+0x1e>
 80060ec:	080132bc 	.word	0x080132bc
 80060f0:	080132bc 	.word	0x080132bc
 80060f4:	080132bc 	.word	0x080132bc
 80060f8:	080132c0 	.word	0x080132c0

080060fc <memcpy>:
 80060fc:	b510      	push	{r4, lr}
 80060fe:	1e43      	subs	r3, r0, #1
 8006100:	440a      	add	r2, r1
 8006102:	4291      	cmp	r1, r2
 8006104:	d100      	bne.n	8006108 <memcpy+0xc>
 8006106:	bd10      	pop	{r4, pc}
 8006108:	f811 4b01 	ldrb.w	r4, [r1], #1
 800610c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006110:	e7f7      	b.n	8006102 <memcpy+0x6>

08006112 <memset>:
 8006112:	4402      	add	r2, r0
 8006114:	4603      	mov	r3, r0
 8006116:	4293      	cmp	r3, r2
 8006118:	d100      	bne.n	800611c <memset+0xa>
 800611a:	4770      	bx	lr
 800611c:	f803 1b01 	strb.w	r1, [r3], #1
 8006120:	e7f9      	b.n	8006116 <memset+0x4>

08006122 <__cvt>:
 8006122:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006126:	ec55 4b10 	vmov	r4, r5, d0
 800612a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800612c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006130:	2d00      	cmp	r5, #0
 8006132:	460e      	mov	r6, r1
 8006134:	4691      	mov	r9, r2
 8006136:	4619      	mov	r1, r3
 8006138:	bfb8      	it	lt
 800613a:	4622      	movlt	r2, r4
 800613c:	462b      	mov	r3, r5
 800613e:	f027 0720 	bic.w	r7, r7, #32
 8006142:	bfbb      	ittet	lt
 8006144:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006148:	461d      	movlt	r5, r3
 800614a:	2300      	movge	r3, #0
 800614c:	232d      	movlt	r3, #45	; 0x2d
 800614e:	bfb8      	it	lt
 8006150:	4614      	movlt	r4, r2
 8006152:	2f46      	cmp	r7, #70	; 0x46
 8006154:	700b      	strb	r3, [r1, #0]
 8006156:	d004      	beq.n	8006162 <__cvt+0x40>
 8006158:	2f45      	cmp	r7, #69	; 0x45
 800615a:	d100      	bne.n	800615e <__cvt+0x3c>
 800615c:	3601      	adds	r6, #1
 800615e:	2102      	movs	r1, #2
 8006160:	e000      	b.n	8006164 <__cvt+0x42>
 8006162:	2103      	movs	r1, #3
 8006164:	ab03      	add	r3, sp, #12
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	ab02      	add	r3, sp, #8
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	4632      	mov	r2, r6
 800616e:	4653      	mov	r3, sl
 8006170:	ec45 4b10 	vmov	d0, r4, r5
 8006174:	f001 fed4 	bl	8007f20 <_dtoa_r>
 8006178:	2f47      	cmp	r7, #71	; 0x47
 800617a:	4680      	mov	r8, r0
 800617c:	d102      	bne.n	8006184 <__cvt+0x62>
 800617e:	f019 0f01 	tst.w	r9, #1
 8006182:	d026      	beq.n	80061d2 <__cvt+0xb0>
 8006184:	2f46      	cmp	r7, #70	; 0x46
 8006186:	eb08 0906 	add.w	r9, r8, r6
 800618a:	d111      	bne.n	80061b0 <__cvt+0x8e>
 800618c:	f898 3000 	ldrb.w	r3, [r8]
 8006190:	2b30      	cmp	r3, #48	; 0x30
 8006192:	d10a      	bne.n	80061aa <__cvt+0x88>
 8006194:	2200      	movs	r2, #0
 8006196:	2300      	movs	r3, #0
 8006198:	4620      	mov	r0, r4
 800619a:	4629      	mov	r1, r5
 800619c:	f7fa fc94 	bl	8000ac8 <__aeabi_dcmpeq>
 80061a0:	b918      	cbnz	r0, 80061aa <__cvt+0x88>
 80061a2:	f1c6 0601 	rsb	r6, r6, #1
 80061a6:	f8ca 6000 	str.w	r6, [sl]
 80061aa:	f8da 3000 	ldr.w	r3, [sl]
 80061ae:	4499      	add	r9, r3
 80061b0:	2200      	movs	r2, #0
 80061b2:	2300      	movs	r3, #0
 80061b4:	4620      	mov	r0, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	f7fa fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 80061bc:	b938      	cbnz	r0, 80061ce <__cvt+0xac>
 80061be:	2230      	movs	r2, #48	; 0x30
 80061c0:	9b03      	ldr	r3, [sp, #12]
 80061c2:	454b      	cmp	r3, r9
 80061c4:	d205      	bcs.n	80061d2 <__cvt+0xb0>
 80061c6:	1c59      	adds	r1, r3, #1
 80061c8:	9103      	str	r1, [sp, #12]
 80061ca:	701a      	strb	r2, [r3, #0]
 80061cc:	e7f8      	b.n	80061c0 <__cvt+0x9e>
 80061ce:	f8cd 900c 	str.w	r9, [sp, #12]
 80061d2:	9b03      	ldr	r3, [sp, #12]
 80061d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061d6:	eba3 0308 	sub.w	r3, r3, r8
 80061da:	4640      	mov	r0, r8
 80061dc:	6013      	str	r3, [r2, #0]
 80061de:	b004      	add	sp, #16
 80061e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080061e4 <__exponent>:
 80061e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061e6:	2900      	cmp	r1, #0
 80061e8:	4604      	mov	r4, r0
 80061ea:	bfba      	itte	lt
 80061ec:	4249      	neglt	r1, r1
 80061ee:	232d      	movlt	r3, #45	; 0x2d
 80061f0:	232b      	movge	r3, #43	; 0x2b
 80061f2:	2909      	cmp	r1, #9
 80061f4:	f804 2b02 	strb.w	r2, [r4], #2
 80061f8:	7043      	strb	r3, [r0, #1]
 80061fa:	dd20      	ble.n	800623e <__exponent+0x5a>
 80061fc:	f10d 0307 	add.w	r3, sp, #7
 8006200:	461f      	mov	r7, r3
 8006202:	260a      	movs	r6, #10
 8006204:	fb91 f5f6 	sdiv	r5, r1, r6
 8006208:	fb06 1115 	mls	r1, r6, r5, r1
 800620c:	3130      	adds	r1, #48	; 0x30
 800620e:	2d09      	cmp	r5, #9
 8006210:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006214:	f103 32ff 	add.w	r2, r3, #4294967295
 8006218:	4629      	mov	r1, r5
 800621a:	dc09      	bgt.n	8006230 <__exponent+0x4c>
 800621c:	3130      	adds	r1, #48	; 0x30
 800621e:	3b02      	subs	r3, #2
 8006220:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006224:	42bb      	cmp	r3, r7
 8006226:	4622      	mov	r2, r4
 8006228:	d304      	bcc.n	8006234 <__exponent+0x50>
 800622a:	1a10      	subs	r0, r2, r0
 800622c:	b003      	add	sp, #12
 800622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006230:	4613      	mov	r3, r2
 8006232:	e7e7      	b.n	8006204 <__exponent+0x20>
 8006234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006238:	f804 2b01 	strb.w	r2, [r4], #1
 800623c:	e7f2      	b.n	8006224 <__exponent+0x40>
 800623e:	2330      	movs	r3, #48	; 0x30
 8006240:	4419      	add	r1, r3
 8006242:	7083      	strb	r3, [r0, #2]
 8006244:	1d02      	adds	r2, r0, #4
 8006246:	70c1      	strb	r1, [r0, #3]
 8006248:	e7ef      	b.n	800622a <__exponent+0x46>
	...

0800624c <_printf_float>:
 800624c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006250:	b08d      	sub	sp, #52	; 0x34
 8006252:	460c      	mov	r4, r1
 8006254:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006258:	4616      	mov	r6, r2
 800625a:	461f      	mov	r7, r3
 800625c:	4605      	mov	r5, r0
 800625e:	f003 f8bd 	bl	80093dc <_localeconv_r>
 8006262:	6803      	ldr	r3, [r0, #0]
 8006264:	9304      	str	r3, [sp, #16]
 8006266:	4618      	mov	r0, r3
 8006268:	f7f9 ffb2 	bl	80001d0 <strlen>
 800626c:	2300      	movs	r3, #0
 800626e:	930a      	str	r3, [sp, #40]	; 0x28
 8006270:	f8d8 3000 	ldr.w	r3, [r8]
 8006274:	9005      	str	r0, [sp, #20]
 8006276:	3307      	adds	r3, #7
 8006278:	f023 0307 	bic.w	r3, r3, #7
 800627c:	f103 0208 	add.w	r2, r3, #8
 8006280:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006284:	f8d4 b000 	ldr.w	fp, [r4]
 8006288:	f8c8 2000 	str.w	r2, [r8]
 800628c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006290:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006294:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006298:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800629c:	9307      	str	r3, [sp, #28]
 800629e:	f8cd 8018 	str.w	r8, [sp, #24]
 80062a2:	f04f 32ff 	mov.w	r2, #4294967295
 80062a6:	4ba7      	ldr	r3, [pc, #668]	; (8006544 <_printf_float+0x2f8>)
 80062a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ac:	f7fa fc3e 	bl	8000b2c <__aeabi_dcmpun>
 80062b0:	bb70      	cbnz	r0, 8006310 <_printf_float+0xc4>
 80062b2:	f04f 32ff 	mov.w	r2, #4294967295
 80062b6:	4ba3      	ldr	r3, [pc, #652]	; (8006544 <_printf_float+0x2f8>)
 80062b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062bc:	f7fa fc18 	bl	8000af0 <__aeabi_dcmple>
 80062c0:	bb30      	cbnz	r0, 8006310 <_printf_float+0xc4>
 80062c2:	2200      	movs	r2, #0
 80062c4:	2300      	movs	r3, #0
 80062c6:	4640      	mov	r0, r8
 80062c8:	4649      	mov	r1, r9
 80062ca:	f7fa fc07 	bl	8000adc <__aeabi_dcmplt>
 80062ce:	b110      	cbz	r0, 80062d6 <_printf_float+0x8a>
 80062d0:	232d      	movs	r3, #45	; 0x2d
 80062d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d6:	4a9c      	ldr	r2, [pc, #624]	; (8006548 <_printf_float+0x2fc>)
 80062d8:	4b9c      	ldr	r3, [pc, #624]	; (800654c <_printf_float+0x300>)
 80062da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80062de:	bf8c      	ite	hi
 80062e0:	4690      	movhi	r8, r2
 80062e2:	4698      	movls	r8, r3
 80062e4:	2303      	movs	r3, #3
 80062e6:	f02b 0204 	bic.w	r2, fp, #4
 80062ea:	6123      	str	r3, [r4, #16]
 80062ec:	6022      	str	r2, [r4, #0]
 80062ee:	f04f 0900 	mov.w	r9, #0
 80062f2:	9700      	str	r7, [sp, #0]
 80062f4:	4633      	mov	r3, r6
 80062f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80062f8:	4621      	mov	r1, r4
 80062fa:	4628      	mov	r0, r5
 80062fc:	f000 f9e6 	bl	80066cc <_printf_common>
 8006300:	3001      	adds	r0, #1
 8006302:	f040 808d 	bne.w	8006420 <_printf_float+0x1d4>
 8006306:	f04f 30ff 	mov.w	r0, #4294967295
 800630a:	b00d      	add	sp, #52	; 0x34
 800630c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006310:	4642      	mov	r2, r8
 8006312:	464b      	mov	r3, r9
 8006314:	4640      	mov	r0, r8
 8006316:	4649      	mov	r1, r9
 8006318:	f7fa fc08 	bl	8000b2c <__aeabi_dcmpun>
 800631c:	b110      	cbz	r0, 8006324 <_printf_float+0xd8>
 800631e:	4a8c      	ldr	r2, [pc, #560]	; (8006550 <_printf_float+0x304>)
 8006320:	4b8c      	ldr	r3, [pc, #560]	; (8006554 <_printf_float+0x308>)
 8006322:	e7da      	b.n	80062da <_printf_float+0x8e>
 8006324:	6861      	ldr	r1, [r4, #4]
 8006326:	1c4b      	adds	r3, r1, #1
 8006328:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800632c:	a80a      	add	r0, sp, #40	; 0x28
 800632e:	d13e      	bne.n	80063ae <_printf_float+0x162>
 8006330:	2306      	movs	r3, #6
 8006332:	6063      	str	r3, [r4, #4]
 8006334:	2300      	movs	r3, #0
 8006336:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800633a:	ab09      	add	r3, sp, #36	; 0x24
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	ec49 8b10 	vmov	d0, r8, r9
 8006342:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006346:	6022      	str	r2, [r4, #0]
 8006348:	f8cd a004 	str.w	sl, [sp, #4]
 800634c:	6861      	ldr	r1, [r4, #4]
 800634e:	4628      	mov	r0, r5
 8006350:	f7ff fee7 	bl	8006122 <__cvt>
 8006354:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006358:	2b47      	cmp	r3, #71	; 0x47
 800635a:	4680      	mov	r8, r0
 800635c:	d109      	bne.n	8006372 <_printf_float+0x126>
 800635e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006360:	1cd8      	adds	r0, r3, #3
 8006362:	db02      	blt.n	800636a <_printf_float+0x11e>
 8006364:	6862      	ldr	r2, [r4, #4]
 8006366:	4293      	cmp	r3, r2
 8006368:	dd47      	ble.n	80063fa <_printf_float+0x1ae>
 800636a:	f1aa 0a02 	sub.w	sl, sl, #2
 800636e:	fa5f fa8a 	uxtb.w	sl, sl
 8006372:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006376:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006378:	d824      	bhi.n	80063c4 <_printf_float+0x178>
 800637a:	3901      	subs	r1, #1
 800637c:	4652      	mov	r2, sl
 800637e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006382:	9109      	str	r1, [sp, #36]	; 0x24
 8006384:	f7ff ff2e 	bl	80061e4 <__exponent>
 8006388:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800638a:	1813      	adds	r3, r2, r0
 800638c:	2a01      	cmp	r2, #1
 800638e:	4681      	mov	r9, r0
 8006390:	6123      	str	r3, [r4, #16]
 8006392:	dc02      	bgt.n	800639a <_printf_float+0x14e>
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	07d1      	lsls	r1, r2, #31
 8006398:	d501      	bpl.n	800639e <_printf_float+0x152>
 800639a:	3301      	adds	r3, #1
 800639c:	6123      	str	r3, [r4, #16]
 800639e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d0a5      	beq.n	80062f2 <_printf_float+0xa6>
 80063a6:	232d      	movs	r3, #45	; 0x2d
 80063a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ac:	e7a1      	b.n	80062f2 <_printf_float+0xa6>
 80063ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80063b2:	f000 8177 	beq.w	80066a4 <_printf_float+0x458>
 80063b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80063ba:	d1bb      	bne.n	8006334 <_printf_float+0xe8>
 80063bc:	2900      	cmp	r1, #0
 80063be:	d1b9      	bne.n	8006334 <_printf_float+0xe8>
 80063c0:	2301      	movs	r3, #1
 80063c2:	e7b6      	b.n	8006332 <_printf_float+0xe6>
 80063c4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80063c8:	d119      	bne.n	80063fe <_printf_float+0x1b2>
 80063ca:	2900      	cmp	r1, #0
 80063cc:	6863      	ldr	r3, [r4, #4]
 80063ce:	dd0c      	ble.n	80063ea <_printf_float+0x19e>
 80063d0:	6121      	str	r1, [r4, #16]
 80063d2:	b913      	cbnz	r3, 80063da <_printf_float+0x18e>
 80063d4:	6822      	ldr	r2, [r4, #0]
 80063d6:	07d2      	lsls	r2, r2, #31
 80063d8:	d502      	bpl.n	80063e0 <_printf_float+0x194>
 80063da:	3301      	adds	r3, #1
 80063dc:	440b      	add	r3, r1
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e2:	65a3      	str	r3, [r4, #88]	; 0x58
 80063e4:	f04f 0900 	mov.w	r9, #0
 80063e8:	e7d9      	b.n	800639e <_printf_float+0x152>
 80063ea:	b913      	cbnz	r3, 80063f2 <_printf_float+0x1a6>
 80063ec:	6822      	ldr	r2, [r4, #0]
 80063ee:	07d0      	lsls	r0, r2, #31
 80063f0:	d501      	bpl.n	80063f6 <_printf_float+0x1aa>
 80063f2:	3302      	adds	r3, #2
 80063f4:	e7f3      	b.n	80063de <_printf_float+0x192>
 80063f6:	2301      	movs	r3, #1
 80063f8:	e7f1      	b.n	80063de <_printf_float+0x192>
 80063fa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80063fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006402:	4293      	cmp	r3, r2
 8006404:	db05      	blt.n	8006412 <_printf_float+0x1c6>
 8006406:	6822      	ldr	r2, [r4, #0]
 8006408:	6123      	str	r3, [r4, #16]
 800640a:	07d1      	lsls	r1, r2, #31
 800640c:	d5e8      	bpl.n	80063e0 <_printf_float+0x194>
 800640e:	3301      	adds	r3, #1
 8006410:	e7e5      	b.n	80063de <_printf_float+0x192>
 8006412:	2b00      	cmp	r3, #0
 8006414:	bfd4      	ite	le
 8006416:	f1c3 0302 	rsble	r3, r3, #2
 800641a:	2301      	movgt	r3, #1
 800641c:	4413      	add	r3, r2
 800641e:	e7de      	b.n	80063de <_printf_float+0x192>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	055a      	lsls	r2, r3, #21
 8006424:	d407      	bmi.n	8006436 <_printf_float+0x1ea>
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	4642      	mov	r2, r8
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	d12b      	bne.n	800648c <_printf_float+0x240>
 8006434:	e767      	b.n	8006306 <_printf_float+0xba>
 8006436:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800643a:	f240 80dc 	bls.w	80065f6 <_printf_float+0x3aa>
 800643e:	2200      	movs	r2, #0
 8006440:	2300      	movs	r3, #0
 8006442:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006446:	f7fa fb3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800644a:	2800      	cmp	r0, #0
 800644c:	d033      	beq.n	80064b6 <_printf_float+0x26a>
 800644e:	2301      	movs	r3, #1
 8006450:	4a41      	ldr	r2, [pc, #260]	; (8006558 <_printf_float+0x30c>)
 8006452:	4631      	mov	r1, r6
 8006454:	4628      	mov	r0, r5
 8006456:	47b8      	blx	r7
 8006458:	3001      	adds	r0, #1
 800645a:	f43f af54 	beq.w	8006306 <_printf_float+0xba>
 800645e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006462:	429a      	cmp	r2, r3
 8006464:	db02      	blt.n	800646c <_printf_float+0x220>
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	07d8      	lsls	r0, r3, #31
 800646a:	d50f      	bpl.n	800648c <_printf_float+0x240>
 800646c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	f43f af45 	beq.w	8006306 <_printf_float+0xba>
 800647c:	f04f 0800 	mov.w	r8, #0
 8006480:	f104 091a 	add.w	r9, r4, #26
 8006484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006486:	3b01      	subs	r3, #1
 8006488:	4543      	cmp	r3, r8
 800648a:	dc09      	bgt.n	80064a0 <_printf_float+0x254>
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	079b      	lsls	r3, r3, #30
 8006490:	f100 8103 	bmi.w	800669a <_printf_float+0x44e>
 8006494:	68e0      	ldr	r0, [r4, #12]
 8006496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006498:	4298      	cmp	r0, r3
 800649a:	bfb8      	it	lt
 800649c:	4618      	movlt	r0, r3
 800649e:	e734      	b.n	800630a <_printf_float+0xbe>
 80064a0:	2301      	movs	r3, #1
 80064a2:	464a      	mov	r2, r9
 80064a4:	4631      	mov	r1, r6
 80064a6:	4628      	mov	r0, r5
 80064a8:	47b8      	blx	r7
 80064aa:	3001      	adds	r0, #1
 80064ac:	f43f af2b 	beq.w	8006306 <_printf_float+0xba>
 80064b0:	f108 0801 	add.w	r8, r8, #1
 80064b4:	e7e6      	b.n	8006484 <_printf_float+0x238>
 80064b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	dc2b      	bgt.n	8006514 <_printf_float+0x2c8>
 80064bc:	2301      	movs	r3, #1
 80064be:	4a26      	ldr	r2, [pc, #152]	; (8006558 <_printf_float+0x30c>)
 80064c0:	4631      	mov	r1, r6
 80064c2:	4628      	mov	r0, r5
 80064c4:	47b8      	blx	r7
 80064c6:	3001      	adds	r0, #1
 80064c8:	f43f af1d 	beq.w	8006306 <_printf_float+0xba>
 80064cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ce:	b923      	cbnz	r3, 80064da <_printf_float+0x28e>
 80064d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d2:	b913      	cbnz	r3, 80064da <_printf_float+0x28e>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	07d9      	lsls	r1, r3, #31
 80064d8:	d5d8      	bpl.n	800648c <_printf_float+0x240>
 80064da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064de:	4631      	mov	r1, r6
 80064e0:	4628      	mov	r0, r5
 80064e2:	47b8      	blx	r7
 80064e4:	3001      	adds	r0, #1
 80064e6:	f43f af0e 	beq.w	8006306 <_printf_float+0xba>
 80064ea:	f04f 0900 	mov.w	r9, #0
 80064ee:	f104 0a1a 	add.w	sl, r4, #26
 80064f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064f4:	425b      	negs	r3, r3
 80064f6:	454b      	cmp	r3, r9
 80064f8:	dc01      	bgt.n	80064fe <_printf_float+0x2b2>
 80064fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064fc:	e794      	b.n	8006428 <_printf_float+0x1dc>
 80064fe:	2301      	movs	r3, #1
 8006500:	4652      	mov	r2, sl
 8006502:	4631      	mov	r1, r6
 8006504:	4628      	mov	r0, r5
 8006506:	47b8      	blx	r7
 8006508:	3001      	adds	r0, #1
 800650a:	f43f aefc 	beq.w	8006306 <_printf_float+0xba>
 800650e:	f109 0901 	add.w	r9, r9, #1
 8006512:	e7ee      	b.n	80064f2 <_printf_float+0x2a6>
 8006514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006516:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006518:	429a      	cmp	r2, r3
 800651a:	bfa8      	it	ge
 800651c:	461a      	movge	r2, r3
 800651e:	2a00      	cmp	r2, #0
 8006520:	4691      	mov	r9, r2
 8006522:	dd07      	ble.n	8006534 <_printf_float+0x2e8>
 8006524:	4613      	mov	r3, r2
 8006526:	4631      	mov	r1, r6
 8006528:	4642      	mov	r2, r8
 800652a:	4628      	mov	r0, r5
 800652c:	47b8      	blx	r7
 800652e:	3001      	adds	r0, #1
 8006530:	f43f aee9 	beq.w	8006306 <_printf_float+0xba>
 8006534:	f104 031a 	add.w	r3, r4, #26
 8006538:	f04f 0b00 	mov.w	fp, #0
 800653c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006540:	9306      	str	r3, [sp, #24]
 8006542:	e015      	b.n	8006570 <_printf_float+0x324>
 8006544:	7fefffff 	.word	0x7fefffff
 8006548:	08012f98 	.word	0x08012f98
 800654c:	08012f94 	.word	0x08012f94
 8006550:	08012fa0 	.word	0x08012fa0
 8006554:	08012f9c 	.word	0x08012f9c
 8006558:	08012fa4 	.word	0x08012fa4
 800655c:	2301      	movs	r3, #1
 800655e:	9a06      	ldr	r2, [sp, #24]
 8006560:	4631      	mov	r1, r6
 8006562:	4628      	mov	r0, r5
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	f43f aecd 	beq.w	8006306 <_printf_float+0xba>
 800656c:	f10b 0b01 	add.w	fp, fp, #1
 8006570:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006574:	ebaa 0309 	sub.w	r3, sl, r9
 8006578:	455b      	cmp	r3, fp
 800657a:	dcef      	bgt.n	800655c <_printf_float+0x310>
 800657c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006580:	429a      	cmp	r2, r3
 8006582:	44d0      	add	r8, sl
 8006584:	db15      	blt.n	80065b2 <_printf_float+0x366>
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	07da      	lsls	r2, r3, #31
 800658a:	d412      	bmi.n	80065b2 <_printf_float+0x366>
 800658c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800658e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006590:	eba3 020a 	sub.w	r2, r3, sl
 8006594:	eba3 0a01 	sub.w	sl, r3, r1
 8006598:	4592      	cmp	sl, r2
 800659a:	bfa8      	it	ge
 800659c:	4692      	movge	sl, r2
 800659e:	f1ba 0f00 	cmp.w	sl, #0
 80065a2:	dc0e      	bgt.n	80065c2 <_printf_float+0x376>
 80065a4:	f04f 0800 	mov.w	r8, #0
 80065a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065ac:	f104 091a 	add.w	r9, r4, #26
 80065b0:	e019      	b.n	80065e6 <_printf_float+0x39a>
 80065b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	d1e5      	bne.n	800658c <_printf_float+0x340>
 80065c0:	e6a1      	b.n	8006306 <_printf_float+0xba>
 80065c2:	4653      	mov	r3, sl
 80065c4:	4642      	mov	r2, r8
 80065c6:	4631      	mov	r1, r6
 80065c8:	4628      	mov	r0, r5
 80065ca:	47b8      	blx	r7
 80065cc:	3001      	adds	r0, #1
 80065ce:	d1e9      	bne.n	80065a4 <_printf_float+0x358>
 80065d0:	e699      	b.n	8006306 <_printf_float+0xba>
 80065d2:	2301      	movs	r3, #1
 80065d4:	464a      	mov	r2, r9
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f ae92 	beq.w	8006306 <_printf_float+0xba>
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065ea:	1a9b      	subs	r3, r3, r2
 80065ec:	eba3 030a 	sub.w	r3, r3, sl
 80065f0:	4543      	cmp	r3, r8
 80065f2:	dcee      	bgt.n	80065d2 <_printf_float+0x386>
 80065f4:	e74a      	b.n	800648c <_printf_float+0x240>
 80065f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065f8:	2a01      	cmp	r2, #1
 80065fa:	dc01      	bgt.n	8006600 <_printf_float+0x3b4>
 80065fc:	07db      	lsls	r3, r3, #31
 80065fe:	d53a      	bpl.n	8006676 <_printf_float+0x42a>
 8006600:	2301      	movs	r3, #1
 8006602:	4642      	mov	r2, r8
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f ae7b 	beq.w	8006306 <_printf_float+0xba>
 8006610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006614:	4631      	mov	r1, r6
 8006616:	4628      	mov	r0, r5
 8006618:	47b8      	blx	r7
 800661a:	3001      	adds	r0, #1
 800661c:	f108 0801 	add.w	r8, r8, #1
 8006620:	f43f ae71 	beq.w	8006306 <_printf_float+0xba>
 8006624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006626:	2200      	movs	r2, #0
 8006628:	f103 3aff 	add.w	sl, r3, #4294967295
 800662c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006630:	2300      	movs	r3, #0
 8006632:	f7fa fa49 	bl	8000ac8 <__aeabi_dcmpeq>
 8006636:	b9c8      	cbnz	r0, 800666c <_printf_float+0x420>
 8006638:	4653      	mov	r3, sl
 800663a:	4642      	mov	r2, r8
 800663c:	4631      	mov	r1, r6
 800663e:	4628      	mov	r0, r5
 8006640:	47b8      	blx	r7
 8006642:	3001      	adds	r0, #1
 8006644:	d10e      	bne.n	8006664 <_printf_float+0x418>
 8006646:	e65e      	b.n	8006306 <_printf_float+0xba>
 8006648:	2301      	movs	r3, #1
 800664a:	4652      	mov	r2, sl
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f ae57 	beq.w	8006306 <_printf_float+0xba>
 8006658:	f108 0801 	add.w	r8, r8, #1
 800665c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800665e:	3b01      	subs	r3, #1
 8006660:	4543      	cmp	r3, r8
 8006662:	dcf1      	bgt.n	8006648 <_printf_float+0x3fc>
 8006664:	464b      	mov	r3, r9
 8006666:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800666a:	e6de      	b.n	800642a <_printf_float+0x1de>
 800666c:	f04f 0800 	mov.w	r8, #0
 8006670:	f104 0a1a 	add.w	sl, r4, #26
 8006674:	e7f2      	b.n	800665c <_printf_float+0x410>
 8006676:	2301      	movs	r3, #1
 8006678:	e7df      	b.n	800663a <_printf_float+0x3ee>
 800667a:	2301      	movs	r3, #1
 800667c:	464a      	mov	r2, r9
 800667e:	4631      	mov	r1, r6
 8006680:	4628      	mov	r0, r5
 8006682:	47b8      	blx	r7
 8006684:	3001      	adds	r0, #1
 8006686:	f43f ae3e 	beq.w	8006306 <_printf_float+0xba>
 800668a:	f108 0801 	add.w	r8, r8, #1
 800668e:	68e3      	ldr	r3, [r4, #12]
 8006690:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006692:	1a9b      	subs	r3, r3, r2
 8006694:	4543      	cmp	r3, r8
 8006696:	dcf0      	bgt.n	800667a <_printf_float+0x42e>
 8006698:	e6fc      	b.n	8006494 <_printf_float+0x248>
 800669a:	f04f 0800 	mov.w	r8, #0
 800669e:	f104 0919 	add.w	r9, r4, #25
 80066a2:	e7f4      	b.n	800668e <_printf_float+0x442>
 80066a4:	2900      	cmp	r1, #0
 80066a6:	f43f ae8b 	beq.w	80063c0 <_printf_float+0x174>
 80066aa:	2300      	movs	r3, #0
 80066ac:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80066b0:	ab09      	add	r3, sp, #36	; 0x24
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	ec49 8b10 	vmov	d0, r8, r9
 80066b8:	6022      	str	r2, [r4, #0]
 80066ba:	f8cd a004 	str.w	sl, [sp, #4]
 80066be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80066c2:	4628      	mov	r0, r5
 80066c4:	f7ff fd2d 	bl	8006122 <__cvt>
 80066c8:	4680      	mov	r8, r0
 80066ca:	e648      	b.n	800635e <_printf_float+0x112>

080066cc <_printf_common>:
 80066cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066d0:	4691      	mov	r9, r2
 80066d2:	461f      	mov	r7, r3
 80066d4:	688a      	ldr	r2, [r1, #8]
 80066d6:	690b      	ldr	r3, [r1, #16]
 80066d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066dc:	4293      	cmp	r3, r2
 80066de:	bfb8      	it	lt
 80066e0:	4613      	movlt	r3, r2
 80066e2:	f8c9 3000 	str.w	r3, [r9]
 80066e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066ea:	4606      	mov	r6, r0
 80066ec:	460c      	mov	r4, r1
 80066ee:	b112      	cbz	r2, 80066f6 <_printf_common+0x2a>
 80066f0:	3301      	adds	r3, #1
 80066f2:	f8c9 3000 	str.w	r3, [r9]
 80066f6:	6823      	ldr	r3, [r4, #0]
 80066f8:	0699      	lsls	r1, r3, #26
 80066fa:	bf42      	ittt	mi
 80066fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006700:	3302      	addmi	r3, #2
 8006702:	f8c9 3000 	strmi.w	r3, [r9]
 8006706:	6825      	ldr	r5, [r4, #0]
 8006708:	f015 0506 	ands.w	r5, r5, #6
 800670c:	d107      	bne.n	800671e <_printf_common+0x52>
 800670e:	f104 0a19 	add.w	sl, r4, #25
 8006712:	68e3      	ldr	r3, [r4, #12]
 8006714:	f8d9 2000 	ldr.w	r2, [r9]
 8006718:	1a9b      	subs	r3, r3, r2
 800671a:	42ab      	cmp	r3, r5
 800671c:	dc28      	bgt.n	8006770 <_printf_common+0xa4>
 800671e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006722:	6822      	ldr	r2, [r4, #0]
 8006724:	3300      	adds	r3, #0
 8006726:	bf18      	it	ne
 8006728:	2301      	movne	r3, #1
 800672a:	0692      	lsls	r2, r2, #26
 800672c:	d42d      	bmi.n	800678a <_printf_common+0xbe>
 800672e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006732:	4639      	mov	r1, r7
 8006734:	4630      	mov	r0, r6
 8006736:	47c0      	blx	r8
 8006738:	3001      	adds	r0, #1
 800673a:	d020      	beq.n	800677e <_printf_common+0xb2>
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	68e5      	ldr	r5, [r4, #12]
 8006740:	f8d9 2000 	ldr.w	r2, [r9]
 8006744:	f003 0306 	and.w	r3, r3, #6
 8006748:	2b04      	cmp	r3, #4
 800674a:	bf08      	it	eq
 800674c:	1aad      	subeq	r5, r5, r2
 800674e:	68a3      	ldr	r3, [r4, #8]
 8006750:	6922      	ldr	r2, [r4, #16]
 8006752:	bf0c      	ite	eq
 8006754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006758:	2500      	movne	r5, #0
 800675a:	4293      	cmp	r3, r2
 800675c:	bfc4      	itt	gt
 800675e:	1a9b      	subgt	r3, r3, r2
 8006760:	18ed      	addgt	r5, r5, r3
 8006762:	f04f 0900 	mov.w	r9, #0
 8006766:	341a      	adds	r4, #26
 8006768:	454d      	cmp	r5, r9
 800676a:	d11a      	bne.n	80067a2 <_printf_common+0xd6>
 800676c:	2000      	movs	r0, #0
 800676e:	e008      	b.n	8006782 <_printf_common+0xb6>
 8006770:	2301      	movs	r3, #1
 8006772:	4652      	mov	r2, sl
 8006774:	4639      	mov	r1, r7
 8006776:	4630      	mov	r0, r6
 8006778:	47c0      	blx	r8
 800677a:	3001      	adds	r0, #1
 800677c:	d103      	bne.n	8006786 <_printf_common+0xba>
 800677e:	f04f 30ff 	mov.w	r0, #4294967295
 8006782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006786:	3501      	adds	r5, #1
 8006788:	e7c3      	b.n	8006712 <_printf_common+0x46>
 800678a:	18e1      	adds	r1, r4, r3
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	2030      	movs	r0, #48	; 0x30
 8006790:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006794:	4422      	add	r2, r4
 8006796:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800679a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800679e:	3302      	adds	r3, #2
 80067a0:	e7c5      	b.n	800672e <_printf_common+0x62>
 80067a2:	2301      	movs	r3, #1
 80067a4:	4622      	mov	r2, r4
 80067a6:	4639      	mov	r1, r7
 80067a8:	4630      	mov	r0, r6
 80067aa:	47c0      	blx	r8
 80067ac:	3001      	adds	r0, #1
 80067ae:	d0e6      	beq.n	800677e <_printf_common+0xb2>
 80067b0:	f109 0901 	add.w	r9, r9, #1
 80067b4:	e7d8      	b.n	8006768 <_printf_common+0x9c>
	...

080067b8 <_printf_i>:
 80067b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80067c0:	460c      	mov	r4, r1
 80067c2:	7e09      	ldrb	r1, [r1, #24]
 80067c4:	b085      	sub	sp, #20
 80067c6:	296e      	cmp	r1, #110	; 0x6e
 80067c8:	4617      	mov	r7, r2
 80067ca:	4606      	mov	r6, r0
 80067cc:	4698      	mov	r8, r3
 80067ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067d0:	f000 80b3 	beq.w	800693a <_printf_i+0x182>
 80067d4:	d822      	bhi.n	800681c <_printf_i+0x64>
 80067d6:	2963      	cmp	r1, #99	; 0x63
 80067d8:	d036      	beq.n	8006848 <_printf_i+0x90>
 80067da:	d80a      	bhi.n	80067f2 <_printf_i+0x3a>
 80067dc:	2900      	cmp	r1, #0
 80067de:	f000 80b9 	beq.w	8006954 <_printf_i+0x19c>
 80067e2:	2958      	cmp	r1, #88	; 0x58
 80067e4:	f000 8083 	beq.w	80068ee <_printf_i+0x136>
 80067e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80067f0:	e032      	b.n	8006858 <_printf_i+0xa0>
 80067f2:	2964      	cmp	r1, #100	; 0x64
 80067f4:	d001      	beq.n	80067fa <_printf_i+0x42>
 80067f6:	2969      	cmp	r1, #105	; 0x69
 80067f8:	d1f6      	bne.n	80067e8 <_printf_i+0x30>
 80067fa:	6820      	ldr	r0, [r4, #0]
 80067fc:	6813      	ldr	r3, [r2, #0]
 80067fe:	0605      	lsls	r5, r0, #24
 8006800:	f103 0104 	add.w	r1, r3, #4
 8006804:	d52a      	bpl.n	800685c <_printf_i+0xa4>
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6011      	str	r1, [r2, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	da03      	bge.n	8006816 <_printf_i+0x5e>
 800680e:	222d      	movs	r2, #45	; 0x2d
 8006810:	425b      	negs	r3, r3
 8006812:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006816:	486f      	ldr	r0, [pc, #444]	; (80069d4 <_printf_i+0x21c>)
 8006818:	220a      	movs	r2, #10
 800681a:	e039      	b.n	8006890 <_printf_i+0xd8>
 800681c:	2973      	cmp	r1, #115	; 0x73
 800681e:	f000 809d 	beq.w	800695c <_printf_i+0x1a4>
 8006822:	d808      	bhi.n	8006836 <_printf_i+0x7e>
 8006824:	296f      	cmp	r1, #111	; 0x6f
 8006826:	d020      	beq.n	800686a <_printf_i+0xb2>
 8006828:	2970      	cmp	r1, #112	; 0x70
 800682a:	d1dd      	bne.n	80067e8 <_printf_i+0x30>
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	f043 0320 	orr.w	r3, r3, #32
 8006832:	6023      	str	r3, [r4, #0]
 8006834:	e003      	b.n	800683e <_printf_i+0x86>
 8006836:	2975      	cmp	r1, #117	; 0x75
 8006838:	d017      	beq.n	800686a <_printf_i+0xb2>
 800683a:	2978      	cmp	r1, #120	; 0x78
 800683c:	d1d4      	bne.n	80067e8 <_printf_i+0x30>
 800683e:	2378      	movs	r3, #120	; 0x78
 8006840:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006844:	4864      	ldr	r0, [pc, #400]	; (80069d8 <_printf_i+0x220>)
 8006846:	e055      	b.n	80068f4 <_printf_i+0x13c>
 8006848:	6813      	ldr	r3, [r2, #0]
 800684a:	1d19      	adds	r1, r3, #4
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	6011      	str	r1, [r2, #0]
 8006850:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006858:	2301      	movs	r3, #1
 800685a:	e08c      	b.n	8006976 <_printf_i+0x1be>
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6011      	str	r1, [r2, #0]
 8006860:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006864:	bf18      	it	ne
 8006866:	b21b      	sxthne	r3, r3
 8006868:	e7cf      	b.n	800680a <_printf_i+0x52>
 800686a:	6813      	ldr	r3, [r2, #0]
 800686c:	6825      	ldr	r5, [r4, #0]
 800686e:	1d18      	adds	r0, r3, #4
 8006870:	6010      	str	r0, [r2, #0]
 8006872:	0628      	lsls	r0, r5, #24
 8006874:	d501      	bpl.n	800687a <_printf_i+0xc2>
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	e002      	b.n	8006880 <_printf_i+0xc8>
 800687a:	0668      	lsls	r0, r5, #25
 800687c:	d5fb      	bpl.n	8006876 <_printf_i+0xbe>
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	4854      	ldr	r0, [pc, #336]	; (80069d4 <_printf_i+0x21c>)
 8006882:	296f      	cmp	r1, #111	; 0x6f
 8006884:	bf14      	ite	ne
 8006886:	220a      	movne	r2, #10
 8006888:	2208      	moveq	r2, #8
 800688a:	2100      	movs	r1, #0
 800688c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006890:	6865      	ldr	r5, [r4, #4]
 8006892:	60a5      	str	r5, [r4, #8]
 8006894:	2d00      	cmp	r5, #0
 8006896:	f2c0 8095 	blt.w	80069c4 <_printf_i+0x20c>
 800689a:	6821      	ldr	r1, [r4, #0]
 800689c:	f021 0104 	bic.w	r1, r1, #4
 80068a0:	6021      	str	r1, [r4, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d13d      	bne.n	8006922 <_printf_i+0x16a>
 80068a6:	2d00      	cmp	r5, #0
 80068a8:	f040 808e 	bne.w	80069c8 <_printf_i+0x210>
 80068ac:	4665      	mov	r5, ip
 80068ae:	2a08      	cmp	r2, #8
 80068b0:	d10b      	bne.n	80068ca <_printf_i+0x112>
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	07db      	lsls	r3, r3, #31
 80068b6:	d508      	bpl.n	80068ca <_printf_i+0x112>
 80068b8:	6923      	ldr	r3, [r4, #16]
 80068ba:	6862      	ldr	r2, [r4, #4]
 80068bc:	429a      	cmp	r2, r3
 80068be:	bfde      	ittt	le
 80068c0:	2330      	movle	r3, #48	; 0x30
 80068c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068ca:	ebac 0305 	sub.w	r3, ip, r5
 80068ce:	6123      	str	r3, [r4, #16]
 80068d0:	f8cd 8000 	str.w	r8, [sp]
 80068d4:	463b      	mov	r3, r7
 80068d6:	aa03      	add	r2, sp, #12
 80068d8:	4621      	mov	r1, r4
 80068da:	4630      	mov	r0, r6
 80068dc:	f7ff fef6 	bl	80066cc <_printf_common>
 80068e0:	3001      	adds	r0, #1
 80068e2:	d14d      	bne.n	8006980 <_printf_i+0x1c8>
 80068e4:	f04f 30ff 	mov.w	r0, #4294967295
 80068e8:	b005      	add	sp, #20
 80068ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068ee:	4839      	ldr	r0, [pc, #228]	; (80069d4 <_printf_i+0x21c>)
 80068f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80068f4:	6813      	ldr	r3, [r2, #0]
 80068f6:	6821      	ldr	r1, [r4, #0]
 80068f8:	1d1d      	adds	r5, r3, #4
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6015      	str	r5, [r2, #0]
 80068fe:	060a      	lsls	r2, r1, #24
 8006900:	d50b      	bpl.n	800691a <_printf_i+0x162>
 8006902:	07ca      	lsls	r2, r1, #31
 8006904:	bf44      	itt	mi
 8006906:	f041 0120 	orrmi.w	r1, r1, #32
 800690a:	6021      	strmi	r1, [r4, #0]
 800690c:	b91b      	cbnz	r3, 8006916 <_printf_i+0x15e>
 800690e:	6822      	ldr	r2, [r4, #0]
 8006910:	f022 0220 	bic.w	r2, r2, #32
 8006914:	6022      	str	r2, [r4, #0]
 8006916:	2210      	movs	r2, #16
 8006918:	e7b7      	b.n	800688a <_printf_i+0xd2>
 800691a:	064d      	lsls	r5, r1, #25
 800691c:	bf48      	it	mi
 800691e:	b29b      	uxthmi	r3, r3
 8006920:	e7ef      	b.n	8006902 <_printf_i+0x14a>
 8006922:	4665      	mov	r5, ip
 8006924:	fbb3 f1f2 	udiv	r1, r3, r2
 8006928:	fb02 3311 	mls	r3, r2, r1, r3
 800692c:	5cc3      	ldrb	r3, [r0, r3]
 800692e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006932:	460b      	mov	r3, r1
 8006934:	2900      	cmp	r1, #0
 8006936:	d1f5      	bne.n	8006924 <_printf_i+0x16c>
 8006938:	e7b9      	b.n	80068ae <_printf_i+0xf6>
 800693a:	6813      	ldr	r3, [r2, #0]
 800693c:	6825      	ldr	r5, [r4, #0]
 800693e:	6961      	ldr	r1, [r4, #20]
 8006940:	1d18      	adds	r0, r3, #4
 8006942:	6010      	str	r0, [r2, #0]
 8006944:	0628      	lsls	r0, r5, #24
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	d501      	bpl.n	800694e <_printf_i+0x196>
 800694a:	6019      	str	r1, [r3, #0]
 800694c:	e002      	b.n	8006954 <_printf_i+0x19c>
 800694e:	066a      	lsls	r2, r5, #25
 8006950:	d5fb      	bpl.n	800694a <_printf_i+0x192>
 8006952:	8019      	strh	r1, [r3, #0]
 8006954:	2300      	movs	r3, #0
 8006956:	6123      	str	r3, [r4, #16]
 8006958:	4665      	mov	r5, ip
 800695a:	e7b9      	b.n	80068d0 <_printf_i+0x118>
 800695c:	6813      	ldr	r3, [r2, #0]
 800695e:	1d19      	adds	r1, r3, #4
 8006960:	6011      	str	r1, [r2, #0]
 8006962:	681d      	ldr	r5, [r3, #0]
 8006964:	6862      	ldr	r2, [r4, #4]
 8006966:	2100      	movs	r1, #0
 8006968:	4628      	mov	r0, r5
 800696a:	f7f9 fc39 	bl	80001e0 <memchr>
 800696e:	b108      	cbz	r0, 8006974 <_printf_i+0x1bc>
 8006970:	1b40      	subs	r0, r0, r5
 8006972:	6060      	str	r0, [r4, #4]
 8006974:	6863      	ldr	r3, [r4, #4]
 8006976:	6123      	str	r3, [r4, #16]
 8006978:	2300      	movs	r3, #0
 800697a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800697e:	e7a7      	b.n	80068d0 <_printf_i+0x118>
 8006980:	6923      	ldr	r3, [r4, #16]
 8006982:	462a      	mov	r2, r5
 8006984:	4639      	mov	r1, r7
 8006986:	4630      	mov	r0, r6
 8006988:	47c0      	blx	r8
 800698a:	3001      	adds	r0, #1
 800698c:	d0aa      	beq.n	80068e4 <_printf_i+0x12c>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	079b      	lsls	r3, r3, #30
 8006992:	d413      	bmi.n	80069bc <_printf_i+0x204>
 8006994:	68e0      	ldr	r0, [r4, #12]
 8006996:	9b03      	ldr	r3, [sp, #12]
 8006998:	4298      	cmp	r0, r3
 800699a:	bfb8      	it	lt
 800699c:	4618      	movlt	r0, r3
 800699e:	e7a3      	b.n	80068e8 <_printf_i+0x130>
 80069a0:	2301      	movs	r3, #1
 80069a2:	464a      	mov	r2, r9
 80069a4:	4639      	mov	r1, r7
 80069a6:	4630      	mov	r0, r6
 80069a8:	47c0      	blx	r8
 80069aa:	3001      	adds	r0, #1
 80069ac:	d09a      	beq.n	80068e4 <_printf_i+0x12c>
 80069ae:	3501      	adds	r5, #1
 80069b0:	68e3      	ldr	r3, [r4, #12]
 80069b2:	9a03      	ldr	r2, [sp, #12]
 80069b4:	1a9b      	subs	r3, r3, r2
 80069b6:	42ab      	cmp	r3, r5
 80069b8:	dcf2      	bgt.n	80069a0 <_printf_i+0x1e8>
 80069ba:	e7eb      	b.n	8006994 <_printf_i+0x1dc>
 80069bc:	2500      	movs	r5, #0
 80069be:	f104 0919 	add.w	r9, r4, #25
 80069c2:	e7f5      	b.n	80069b0 <_printf_i+0x1f8>
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1ac      	bne.n	8006922 <_printf_i+0x16a>
 80069c8:	7803      	ldrb	r3, [r0, #0]
 80069ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069d2:	e76c      	b.n	80068ae <_printf_i+0xf6>
 80069d4:	08012fa6 	.word	0x08012fa6
 80069d8:	08012fb7 	.word	0x08012fb7

080069dc <_scanf_float>:
 80069dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e0:	469a      	mov	sl, r3
 80069e2:	688b      	ldr	r3, [r1, #8]
 80069e4:	4616      	mov	r6, r2
 80069e6:	1e5a      	subs	r2, r3, #1
 80069e8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80069ec:	b087      	sub	sp, #28
 80069ee:	bf83      	ittte	hi
 80069f0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80069f4:	189b      	addhi	r3, r3, r2
 80069f6:	9301      	strhi	r3, [sp, #4]
 80069f8:	2300      	movls	r3, #0
 80069fa:	bf86      	itte	hi
 80069fc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a00:	608b      	strhi	r3, [r1, #8]
 8006a02:	9301      	strls	r3, [sp, #4]
 8006a04:	680b      	ldr	r3, [r1, #0]
 8006a06:	4688      	mov	r8, r1
 8006a08:	f04f 0b00 	mov.w	fp, #0
 8006a0c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a10:	f848 3b1c 	str.w	r3, [r8], #28
 8006a14:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006a18:	4607      	mov	r7, r0
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	4645      	mov	r5, r8
 8006a1e:	465a      	mov	r2, fp
 8006a20:	46d9      	mov	r9, fp
 8006a22:	f8cd b008 	str.w	fp, [sp, #8]
 8006a26:	68a1      	ldr	r1, [r4, #8]
 8006a28:	b181      	cbz	r1, 8006a4c <_scanf_float+0x70>
 8006a2a:	6833      	ldr	r3, [r6, #0]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b49      	cmp	r3, #73	; 0x49
 8006a30:	d071      	beq.n	8006b16 <_scanf_float+0x13a>
 8006a32:	d84d      	bhi.n	8006ad0 <_scanf_float+0xf4>
 8006a34:	2b39      	cmp	r3, #57	; 0x39
 8006a36:	d840      	bhi.n	8006aba <_scanf_float+0xde>
 8006a38:	2b31      	cmp	r3, #49	; 0x31
 8006a3a:	f080 8088 	bcs.w	8006b4e <_scanf_float+0x172>
 8006a3e:	2b2d      	cmp	r3, #45	; 0x2d
 8006a40:	f000 8090 	beq.w	8006b64 <_scanf_float+0x188>
 8006a44:	d815      	bhi.n	8006a72 <_scanf_float+0x96>
 8006a46:	2b2b      	cmp	r3, #43	; 0x2b
 8006a48:	f000 808c 	beq.w	8006b64 <_scanf_float+0x188>
 8006a4c:	f1b9 0f00 	cmp.w	r9, #0
 8006a50:	d003      	beq.n	8006a5a <_scanf_float+0x7e>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	3a01      	subs	r2, #1
 8006a5c:	2a01      	cmp	r2, #1
 8006a5e:	f200 80ea 	bhi.w	8006c36 <_scanf_float+0x25a>
 8006a62:	4545      	cmp	r5, r8
 8006a64:	f200 80dc 	bhi.w	8006c20 <_scanf_float+0x244>
 8006a68:	2601      	movs	r6, #1
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	b007      	add	sp, #28
 8006a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a72:	2b2e      	cmp	r3, #46	; 0x2e
 8006a74:	f000 809f 	beq.w	8006bb6 <_scanf_float+0x1da>
 8006a78:	2b30      	cmp	r3, #48	; 0x30
 8006a7a:	d1e7      	bne.n	8006a4c <_scanf_float+0x70>
 8006a7c:	6820      	ldr	r0, [r4, #0]
 8006a7e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006a82:	d064      	beq.n	8006b4e <_scanf_float+0x172>
 8006a84:	9b01      	ldr	r3, [sp, #4]
 8006a86:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006a8a:	6020      	str	r0, [r4, #0]
 8006a8c:	f109 0901 	add.w	r9, r9, #1
 8006a90:	b11b      	cbz	r3, 8006a9a <_scanf_float+0xbe>
 8006a92:	3b01      	subs	r3, #1
 8006a94:	3101      	adds	r1, #1
 8006a96:	9301      	str	r3, [sp, #4]
 8006a98:	60a1      	str	r1, [r4, #8]
 8006a9a:	68a3      	ldr	r3, [r4, #8]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	60a3      	str	r3, [r4, #8]
 8006aa0:	6923      	ldr	r3, [r4, #16]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	6123      	str	r3, [r4, #16]
 8006aa6:	6873      	ldr	r3, [r6, #4]
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	6073      	str	r3, [r6, #4]
 8006aae:	f340 80ac 	ble.w	8006c0a <_scanf_float+0x22e>
 8006ab2:	6833      	ldr	r3, [r6, #0]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	6033      	str	r3, [r6, #0]
 8006ab8:	e7b5      	b.n	8006a26 <_scanf_float+0x4a>
 8006aba:	2b45      	cmp	r3, #69	; 0x45
 8006abc:	f000 8085 	beq.w	8006bca <_scanf_float+0x1ee>
 8006ac0:	2b46      	cmp	r3, #70	; 0x46
 8006ac2:	d06a      	beq.n	8006b9a <_scanf_float+0x1be>
 8006ac4:	2b41      	cmp	r3, #65	; 0x41
 8006ac6:	d1c1      	bne.n	8006a4c <_scanf_float+0x70>
 8006ac8:	2a01      	cmp	r2, #1
 8006aca:	d1bf      	bne.n	8006a4c <_scanf_float+0x70>
 8006acc:	2202      	movs	r2, #2
 8006ace:	e046      	b.n	8006b5e <_scanf_float+0x182>
 8006ad0:	2b65      	cmp	r3, #101	; 0x65
 8006ad2:	d07a      	beq.n	8006bca <_scanf_float+0x1ee>
 8006ad4:	d818      	bhi.n	8006b08 <_scanf_float+0x12c>
 8006ad6:	2b54      	cmp	r3, #84	; 0x54
 8006ad8:	d066      	beq.n	8006ba8 <_scanf_float+0x1cc>
 8006ada:	d811      	bhi.n	8006b00 <_scanf_float+0x124>
 8006adc:	2b4e      	cmp	r3, #78	; 0x4e
 8006ade:	d1b5      	bne.n	8006a4c <_scanf_float+0x70>
 8006ae0:	2a00      	cmp	r2, #0
 8006ae2:	d146      	bne.n	8006b72 <_scanf_float+0x196>
 8006ae4:	f1b9 0f00 	cmp.w	r9, #0
 8006ae8:	d145      	bne.n	8006b76 <_scanf_float+0x19a>
 8006aea:	6821      	ldr	r1, [r4, #0]
 8006aec:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006af0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006af4:	d13f      	bne.n	8006b76 <_scanf_float+0x19a>
 8006af6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006afa:	6021      	str	r1, [r4, #0]
 8006afc:	2201      	movs	r2, #1
 8006afe:	e02e      	b.n	8006b5e <_scanf_float+0x182>
 8006b00:	2b59      	cmp	r3, #89	; 0x59
 8006b02:	d01e      	beq.n	8006b42 <_scanf_float+0x166>
 8006b04:	2b61      	cmp	r3, #97	; 0x61
 8006b06:	e7de      	b.n	8006ac6 <_scanf_float+0xea>
 8006b08:	2b6e      	cmp	r3, #110	; 0x6e
 8006b0a:	d0e9      	beq.n	8006ae0 <_scanf_float+0x104>
 8006b0c:	d815      	bhi.n	8006b3a <_scanf_float+0x15e>
 8006b0e:	2b66      	cmp	r3, #102	; 0x66
 8006b10:	d043      	beq.n	8006b9a <_scanf_float+0x1be>
 8006b12:	2b69      	cmp	r3, #105	; 0x69
 8006b14:	d19a      	bne.n	8006a4c <_scanf_float+0x70>
 8006b16:	f1bb 0f00 	cmp.w	fp, #0
 8006b1a:	d138      	bne.n	8006b8e <_scanf_float+0x1b2>
 8006b1c:	f1b9 0f00 	cmp.w	r9, #0
 8006b20:	d197      	bne.n	8006a52 <_scanf_float+0x76>
 8006b22:	6821      	ldr	r1, [r4, #0]
 8006b24:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006b28:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006b2c:	d195      	bne.n	8006a5a <_scanf_float+0x7e>
 8006b2e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b32:	6021      	str	r1, [r4, #0]
 8006b34:	f04f 0b01 	mov.w	fp, #1
 8006b38:	e011      	b.n	8006b5e <_scanf_float+0x182>
 8006b3a:	2b74      	cmp	r3, #116	; 0x74
 8006b3c:	d034      	beq.n	8006ba8 <_scanf_float+0x1cc>
 8006b3e:	2b79      	cmp	r3, #121	; 0x79
 8006b40:	d184      	bne.n	8006a4c <_scanf_float+0x70>
 8006b42:	f1bb 0f07 	cmp.w	fp, #7
 8006b46:	d181      	bne.n	8006a4c <_scanf_float+0x70>
 8006b48:	f04f 0b08 	mov.w	fp, #8
 8006b4c:	e007      	b.n	8006b5e <_scanf_float+0x182>
 8006b4e:	eb12 0f0b 	cmn.w	r2, fp
 8006b52:	f47f af7b 	bne.w	8006a4c <_scanf_float+0x70>
 8006b56:	6821      	ldr	r1, [r4, #0]
 8006b58:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006b5c:	6021      	str	r1, [r4, #0]
 8006b5e:	702b      	strb	r3, [r5, #0]
 8006b60:	3501      	adds	r5, #1
 8006b62:	e79a      	b.n	8006a9a <_scanf_float+0xbe>
 8006b64:	6821      	ldr	r1, [r4, #0]
 8006b66:	0608      	lsls	r0, r1, #24
 8006b68:	f57f af70 	bpl.w	8006a4c <_scanf_float+0x70>
 8006b6c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b70:	e7f4      	b.n	8006b5c <_scanf_float+0x180>
 8006b72:	2a02      	cmp	r2, #2
 8006b74:	d047      	beq.n	8006c06 <_scanf_float+0x22a>
 8006b76:	f1bb 0f01 	cmp.w	fp, #1
 8006b7a:	d003      	beq.n	8006b84 <_scanf_float+0x1a8>
 8006b7c:	f1bb 0f04 	cmp.w	fp, #4
 8006b80:	f47f af64 	bne.w	8006a4c <_scanf_float+0x70>
 8006b84:	f10b 0b01 	add.w	fp, fp, #1
 8006b88:	fa5f fb8b 	uxtb.w	fp, fp
 8006b8c:	e7e7      	b.n	8006b5e <_scanf_float+0x182>
 8006b8e:	f1bb 0f03 	cmp.w	fp, #3
 8006b92:	d0f7      	beq.n	8006b84 <_scanf_float+0x1a8>
 8006b94:	f1bb 0f05 	cmp.w	fp, #5
 8006b98:	e7f2      	b.n	8006b80 <_scanf_float+0x1a4>
 8006b9a:	f1bb 0f02 	cmp.w	fp, #2
 8006b9e:	f47f af55 	bne.w	8006a4c <_scanf_float+0x70>
 8006ba2:	f04f 0b03 	mov.w	fp, #3
 8006ba6:	e7da      	b.n	8006b5e <_scanf_float+0x182>
 8006ba8:	f1bb 0f06 	cmp.w	fp, #6
 8006bac:	f47f af4e 	bne.w	8006a4c <_scanf_float+0x70>
 8006bb0:	f04f 0b07 	mov.w	fp, #7
 8006bb4:	e7d3      	b.n	8006b5e <_scanf_float+0x182>
 8006bb6:	6821      	ldr	r1, [r4, #0]
 8006bb8:	0588      	lsls	r0, r1, #22
 8006bba:	f57f af47 	bpl.w	8006a4c <_scanf_float+0x70>
 8006bbe:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006bc2:	6021      	str	r1, [r4, #0]
 8006bc4:	f8cd 9008 	str.w	r9, [sp, #8]
 8006bc8:	e7c9      	b.n	8006b5e <_scanf_float+0x182>
 8006bca:	6821      	ldr	r1, [r4, #0]
 8006bcc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006bd0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006bd4:	d006      	beq.n	8006be4 <_scanf_float+0x208>
 8006bd6:	0548      	lsls	r0, r1, #21
 8006bd8:	f57f af38 	bpl.w	8006a4c <_scanf_float+0x70>
 8006bdc:	f1b9 0f00 	cmp.w	r9, #0
 8006be0:	f43f af3b 	beq.w	8006a5a <_scanf_float+0x7e>
 8006be4:	0588      	lsls	r0, r1, #22
 8006be6:	bf58      	it	pl
 8006be8:	9802      	ldrpl	r0, [sp, #8]
 8006bea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006bee:	bf58      	it	pl
 8006bf0:	eba9 0000 	subpl.w	r0, r9, r0
 8006bf4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006bf8:	bf58      	it	pl
 8006bfa:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006bfe:	6021      	str	r1, [r4, #0]
 8006c00:	f04f 0900 	mov.w	r9, #0
 8006c04:	e7ab      	b.n	8006b5e <_scanf_float+0x182>
 8006c06:	2203      	movs	r2, #3
 8006c08:	e7a9      	b.n	8006b5e <_scanf_float+0x182>
 8006c0a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c0e:	9205      	str	r2, [sp, #20]
 8006c10:	4631      	mov	r1, r6
 8006c12:	4638      	mov	r0, r7
 8006c14:	4798      	blx	r3
 8006c16:	9a05      	ldr	r2, [sp, #20]
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	f43f af04 	beq.w	8006a26 <_scanf_float+0x4a>
 8006c1e:	e715      	b.n	8006a4c <_scanf_float+0x70>
 8006c20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c24:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c28:	4632      	mov	r2, r6
 8006c2a:	4638      	mov	r0, r7
 8006c2c:	4798      	blx	r3
 8006c2e:	6923      	ldr	r3, [r4, #16]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	6123      	str	r3, [r4, #16]
 8006c34:	e715      	b.n	8006a62 <_scanf_float+0x86>
 8006c36:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006c3a:	2b06      	cmp	r3, #6
 8006c3c:	d80a      	bhi.n	8006c54 <_scanf_float+0x278>
 8006c3e:	f1bb 0f02 	cmp.w	fp, #2
 8006c42:	d968      	bls.n	8006d16 <_scanf_float+0x33a>
 8006c44:	f1ab 0b03 	sub.w	fp, fp, #3
 8006c48:	fa5f fb8b 	uxtb.w	fp, fp
 8006c4c:	eba5 0b0b 	sub.w	fp, r5, fp
 8006c50:	455d      	cmp	r5, fp
 8006c52:	d14b      	bne.n	8006cec <_scanf_float+0x310>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	05da      	lsls	r2, r3, #23
 8006c58:	d51f      	bpl.n	8006c9a <_scanf_float+0x2be>
 8006c5a:	055b      	lsls	r3, r3, #21
 8006c5c:	d468      	bmi.n	8006d30 <_scanf_float+0x354>
 8006c5e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006c62:	6923      	ldr	r3, [r4, #16]
 8006c64:	2965      	cmp	r1, #101	; 0x65
 8006c66:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c6a:	f105 3bff 	add.w	fp, r5, #4294967295
 8006c6e:	6123      	str	r3, [r4, #16]
 8006c70:	d00d      	beq.n	8006c8e <_scanf_float+0x2b2>
 8006c72:	2945      	cmp	r1, #69	; 0x45
 8006c74:	d00b      	beq.n	8006c8e <_scanf_float+0x2b2>
 8006c76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c7a:	4632      	mov	r2, r6
 8006c7c:	4638      	mov	r0, r7
 8006c7e:	4798      	blx	r3
 8006c80:	6923      	ldr	r3, [r4, #16]
 8006c82:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	f1a5 0b02 	sub.w	fp, r5, #2
 8006c8c:	6123      	str	r3, [r4, #16]
 8006c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c92:	4632      	mov	r2, r6
 8006c94:	4638      	mov	r0, r7
 8006c96:	4798      	blx	r3
 8006c98:	465d      	mov	r5, fp
 8006c9a:	6826      	ldr	r6, [r4, #0]
 8006c9c:	f016 0610 	ands.w	r6, r6, #16
 8006ca0:	d17a      	bne.n	8006d98 <_scanf_float+0x3bc>
 8006ca2:	702e      	strb	r6, [r5, #0]
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cae:	d142      	bne.n	8006d36 <_scanf_float+0x35a>
 8006cb0:	9b02      	ldr	r3, [sp, #8]
 8006cb2:	eba9 0303 	sub.w	r3, r9, r3
 8006cb6:	425a      	negs	r2, r3
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d149      	bne.n	8006d50 <_scanf_float+0x374>
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4641      	mov	r1, r8
 8006cc0:	4638      	mov	r0, r7
 8006cc2:	f000 ff21 	bl	8007b08 <_strtod_r>
 8006cc6:	6825      	ldr	r5, [r4, #0]
 8006cc8:	f8da 3000 	ldr.w	r3, [sl]
 8006ccc:	f015 0f02 	tst.w	r5, #2
 8006cd0:	f103 0204 	add.w	r2, r3, #4
 8006cd4:	ec59 8b10 	vmov	r8, r9, d0
 8006cd8:	f8ca 2000 	str.w	r2, [sl]
 8006cdc:	d043      	beq.n	8006d66 <_scanf_float+0x38a>
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	e9c3 8900 	strd	r8, r9, [r3]
 8006ce4:	68e3      	ldr	r3, [r4, #12]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	60e3      	str	r3, [r4, #12]
 8006cea:	e6be      	b.n	8006a6a <_scanf_float+0x8e>
 8006cec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cf0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006cf4:	4632      	mov	r2, r6
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	4798      	blx	r3
 8006cfa:	6923      	ldr	r3, [r4, #16]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	6123      	str	r3, [r4, #16]
 8006d00:	e7a6      	b.n	8006c50 <_scanf_float+0x274>
 8006d02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d06:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006d0a:	4632      	mov	r2, r6
 8006d0c:	4638      	mov	r0, r7
 8006d0e:	4798      	blx	r3
 8006d10:	6923      	ldr	r3, [r4, #16]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	6123      	str	r3, [r4, #16]
 8006d16:	4545      	cmp	r5, r8
 8006d18:	d8f3      	bhi.n	8006d02 <_scanf_float+0x326>
 8006d1a:	e6a5      	b.n	8006a68 <_scanf_float+0x8c>
 8006d1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d20:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006d24:	4632      	mov	r2, r6
 8006d26:	4638      	mov	r0, r7
 8006d28:	4798      	blx	r3
 8006d2a:	6923      	ldr	r3, [r4, #16]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	6123      	str	r3, [r4, #16]
 8006d30:	4545      	cmp	r5, r8
 8006d32:	d8f3      	bhi.n	8006d1c <_scanf_float+0x340>
 8006d34:	e698      	b.n	8006a68 <_scanf_float+0x8c>
 8006d36:	9b03      	ldr	r3, [sp, #12]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0bf      	beq.n	8006cbc <_scanf_float+0x2e0>
 8006d3c:	9904      	ldr	r1, [sp, #16]
 8006d3e:	230a      	movs	r3, #10
 8006d40:	4632      	mov	r2, r6
 8006d42:	3101      	adds	r1, #1
 8006d44:	4638      	mov	r0, r7
 8006d46:	f000 ff6b 	bl	8007c20 <_strtol_r>
 8006d4a:	9b03      	ldr	r3, [sp, #12]
 8006d4c:	9d04      	ldr	r5, [sp, #16]
 8006d4e:	1ac2      	subs	r2, r0, r3
 8006d50:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d54:	429d      	cmp	r5, r3
 8006d56:	bf28      	it	cs
 8006d58:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006d5c:	490f      	ldr	r1, [pc, #60]	; (8006d9c <_scanf_float+0x3c0>)
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f000 f8a0 	bl	8006ea4 <siprintf>
 8006d64:	e7aa      	b.n	8006cbc <_scanf_float+0x2e0>
 8006d66:	f015 0504 	ands.w	r5, r5, #4
 8006d6a:	d1b8      	bne.n	8006cde <_scanf_float+0x302>
 8006d6c:	681f      	ldr	r7, [r3, #0]
 8006d6e:	ee10 2a10 	vmov	r2, s0
 8006d72:	464b      	mov	r3, r9
 8006d74:	ee10 0a10 	vmov	r0, s0
 8006d78:	4649      	mov	r1, r9
 8006d7a:	f7f9 fed7 	bl	8000b2c <__aeabi_dcmpun>
 8006d7e:	b128      	cbz	r0, 8006d8c <_scanf_float+0x3b0>
 8006d80:	4628      	mov	r0, r5
 8006d82:	f000 f889 	bl	8006e98 <nanf>
 8006d86:	ed87 0a00 	vstr	s0, [r7]
 8006d8a:	e7ab      	b.n	8006ce4 <_scanf_float+0x308>
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	4649      	mov	r1, r9
 8006d90:	f7f9 ff2a 	bl	8000be8 <__aeabi_d2f>
 8006d94:	6038      	str	r0, [r7, #0]
 8006d96:	e7a5      	b.n	8006ce4 <_scanf_float+0x308>
 8006d98:	2600      	movs	r6, #0
 8006d9a:	e666      	b.n	8006a6a <_scanf_float+0x8e>
 8006d9c:	08012fc8 	.word	0x08012fc8

08006da0 <iprintf>:
 8006da0:	b40f      	push	{r0, r1, r2, r3}
 8006da2:	4b0a      	ldr	r3, [pc, #40]	; (8006dcc <iprintf+0x2c>)
 8006da4:	b513      	push	{r0, r1, r4, lr}
 8006da6:	681c      	ldr	r4, [r3, #0]
 8006da8:	b124      	cbz	r4, 8006db4 <iprintf+0x14>
 8006daa:	69a3      	ldr	r3, [r4, #24]
 8006dac:	b913      	cbnz	r3, 8006db4 <iprintf+0x14>
 8006dae:	4620      	mov	r0, r4
 8006db0:	f001 ff5e 	bl	8008c70 <__sinit>
 8006db4:	ab05      	add	r3, sp, #20
 8006db6:	9a04      	ldr	r2, [sp, #16]
 8006db8:	68a1      	ldr	r1, [r4, #8]
 8006dba:	9301      	str	r3, [sp, #4]
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f003 f9cb 	bl	800a158 <_vfiprintf_r>
 8006dc2:	b002      	add	sp, #8
 8006dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dc8:	b004      	add	sp, #16
 8006dca:	4770      	bx	lr
 8006dcc:	2000000c 	.word	0x2000000c

08006dd0 <_puts_r>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	460e      	mov	r6, r1
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	b118      	cbz	r0, 8006de0 <_puts_r+0x10>
 8006dd8:	6983      	ldr	r3, [r0, #24]
 8006dda:	b90b      	cbnz	r3, 8006de0 <_puts_r+0x10>
 8006ddc:	f001 ff48 	bl	8008c70 <__sinit>
 8006de0:	69ab      	ldr	r3, [r5, #24]
 8006de2:	68ac      	ldr	r4, [r5, #8]
 8006de4:	b913      	cbnz	r3, 8006dec <_puts_r+0x1c>
 8006de6:	4628      	mov	r0, r5
 8006de8:	f001 ff42 	bl	8008c70 <__sinit>
 8006dec:	4b23      	ldr	r3, [pc, #140]	; (8006e7c <_puts_r+0xac>)
 8006dee:	429c      	cmp	r4, r3
 8006df0:	d117      	bne.n	8006e22 <_puts_r+0x52>
 8006df2:	686c      	ldr	r4, [r5, #4]
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	071b      	lsls	r3, r3, #28
 8006df8:	d51d      	bpl.n	8006e36 <_puts_r+0x66>
 8006dfa:	6923      	ldr	r3, [r4, #16]
 8006dfc:	b1db      	cbz	r3, 8006e36 <_puts_r+0x66>
 8006dfe:	3e01      	subs	r6, #1
 8006e00:	68a3      	ldr	r3, [r4, #8]
 8006e02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e06:	3b01      	subs	r3, #1
 8006e08:	60a3      	str	r3, [r4, #8]
 8006e0a:	b9e9      	cbnz	r1, 8006e48 <_puts_r+0x78>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	da2e      	bge.n	8006e6e <_puts_r+0x9e>
 8006e10:	4622      	mov	r2, r4
 8006e12:	210a      	movs	r1, #10
 8006e14:	4628      	mov	r0, r5
 8006e16:	f000 ff35 	bl	8007c84 <__swbuf_r>
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	d011      	beq.n	8006e42 <_puts_r+0x72>
 8006e1e:	200a      	movs	r0, #10
 8006e20:	e011      	b.n	8006e46 <_puts_r+0x76>
 8006e22:	4b17      	ldr	r3, [pc, #92]	; (8006e80 <_puts_r+0xb0>)
 8006e24:	429c      	cmp	r4, r3
 8006e26:	d101      	bne.n	8006e2c <_puts_r+0x5c>
 8006e28:	68ac      	ldr	r4, [r5, #8]
 8006e2a:	e7e3      	b.n	8006df4 <_puts_r+0x24>
 8006e2c:	4b15      	ldr	r3, [pc, #84]	; (8006e84 <_puts_r+0xb4>)
 8006e2e:	429c      	cmp	r4, r3
 8006e30:	bf08      	it	eq
 8006e32:	68ec      	ldreq	r4, [r5, #12]
 8006e34:	e7de      	b.n	8006df4 <_puts_r+0x24>
 8006e36:	4621      	mov	r1, r4
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f000 ff75 	bl	8007d28 <__swsetup_r>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	d0dd      	beq.n	8006dfe <_puts_r+0x2e>
 8006e42:	f04f 30ff 	mov.w	r0, #4294967295
 8006e46:	bd70      	pop	{r4, r5, r6, pc}
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	da04      	bge.n	8006e56 <_puts_r+0x86>
 8006e4c:	69a2      	ldr	r2, [r4, #24]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	dc06      	bgt.n	8006e60 <_puts_r+0x90>
 8006e52:	290a      	cmp	r1, #10
 8006e54:	d004      	beq.n	8006e60 <_puts_r+0x90>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	6022      	str	r2, [r4, #0]
 8006e5c:	7019      	strb	r1, [r3, #0]
 8006e5e:	e7cf      	b.n	8006e00 <_puts_r+0x30>
 8006e60:	4622      	mov	r2, r4
 8006e62:	4628      	mov	r0, r5
 8006e64:	f000 ff0e 	bl	8007c84 <__swbuf_r>
 8006e68:	3001      	adds	r0, #1
 8006e6a:	d1c9      	bne.n	8006e00 <_puts_r+0x30>
 8006e6c:	e7e9      	b.n	8006e42 <_puts_r+0x72>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	200a      	movs	r0, #10
 8006e72:	1c5a      	adds	r2, r3, #1
 8006e74:	6022      	str	r2, [r4, #0]
 8006e76:	7018      	strb	r0, [r3, #0]
 8006e78:	e7e5      	b.n	8006e46 <_puts_r+0x76>
 8006e7a:	bf00      	nop
 8006e7c:	08013050 	.word	0x08013050
 8006e80:	08013070 	.word	0x08013070
 8006e84:	08013030 	.word	0x08013030

08006e88 <puts>:
 8006e88:	4b02      	ldr	r3, [pc, #8]	; (8006e94 <puts+0xc>)
 8006e8a:	4601      	mov	r1, r0
 8006e8c:	6818      	ldr	r0, [r3, #0]
 8006e8e:	f7ff bf9f 	b.w	8006dd0 <_puts_r>
 8006e92:	bf00      	nop
 8006e94:	2000000c 	.word	0x2000000c

08006e98 <nanf>:
 8006e98:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006ea0 <nanf+0x8>
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	7fc00000 	.word	0x7fc00000

08006ea4 <siprintf>:
 8006ea4:	b40e      	push	{r1, r2, r3}
 8006ea6:	b500      	push	{lr}
 8006ea8:	b09c      	sub	sp, #112	; 0x70
 8006eaa:	ab1d      	add	r3, sp, #116	; 0x74
 8006eac:	9002      	str	r0, [sp, #8]
 8006eae:	9006      	str	r0, [sp, #24]
 8006eb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006eb4:	4809      	ldr	r0, [pc, #36]	; (8006edc <siprintf+0x38>)
 8006eb6:	9107      	str	r1, [sp, #28]
 8006eb8:	9104      	str	r1, [sp, #16]
 8006eba:	4909      	ldr	r1, [pc, #36]	; (8006ee0 <siprintf+0x3c>)
 8006ebc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ec0:	9105      	str	r1, [sp, #20]
 8006ec2:	6800      	ldr	r0, [r0, #0]
 8006ec4:	9301      	str	r3, [sp, #4]
 8006ec6:	a902      	add	r1, sp, #8
 8006ec8:	f003 f824 	bl	8009f14 <_svfiprintf_r>
 8006ecc:	9b02      	ldr	r3, [sp, #8]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	701a      	strb	r2, [r3, #0]
 8006ed2:	b01c      	add	sp, #112	; 0x70
 8006ed4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ed8:	b003      	add	sp, #12
 8006eda:	4770      	bx	lr
 8006edc:	2000000c 	.word	0x2000000c
 8006ee0:	ffff0208 	.word	0xffff0208

08006ee4 <sulp>:
 8006ee4:	b570      	push	{r4, r5, r6, lr}
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	460d      	mov	r5, r1
 8006eea:	ec45 4b10 	vmov	d0, r4, r5
 8006eee:	4616      	mov	r6, r2
 8006ef0:	f002 fdcc 	bl	8009a8c <__ulp>
 8006ef4:	ec51 0b10 	vmov	r0, r1, d0
 8006ef8:	b17e      	cbz	r6, 8006f1a <sulp+0x36>
 8006efa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006efe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	dd09      	ble.n	8006f1a <sulp+0x36>
 8006f06:	051b      	lsls	r3, r3, #20
 8006f08:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f0c:	2400      	movs	r4, #0
 8006f0e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f12:	4622      	mov	r2, r4
 8006f14:	462b      	mov	r3, r5
 8006f16:	f7f9 fb6f 	bl	80005f8 <__aeabi_dmul>
 8006f1a:	bd70      	pop	{r4, r5, r6, pc}
 8006f1c:	0000      	movs	r0, r0
	...

08006f20 <_strtod_l>:
 8006f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f24:	461f      	mov	r7, r3
 8006f26:	b0a1      	sub	sp, #132	; 0x84
 8006f28:	2300      	movs	r3, #0
 8006f2a:	4681      	mov	r9, r0
 8006f2c:	4638      	mov	r0, r7
 8006f2e:	460e      	mov	r6, r1
 8006f30:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f32:	931c      	str	r3, [sp, #112]	; 0x70
 8006f34:	f002 fa4f 	bl	80093d6 <__localeconv_l>
 8006f38:	4680      	mov	r8, r0
 8006f3a:	6800      	ldr	r0, [r0, #0]
 8006f3c:	f7f9 f948 	bl	80001d0 <strlen>
 8006f40:	f04f 0a00 	mov.w	sl, #0
 8006f44:	4604      	mov	r4, r0
 8006f46:	f04f 0b00 	mov.w	fp, #0
 8006f4a:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f4e:	781a      	ldrb	r2, [r3, #0]
 8006f50:	2a0d      	cmp	r2, #13
 8006f52:	d832      	bhi.n	8006fba <_strtod_l+0x9a>
 8006f54:	2a09      	cmp	r2, #9
 8006f56:	d236      	bcs.n	8006fc6 <_strtod_l+0xa6>
 8006f58:	2a00      	cmp	r2, #0
 8006f5a:	d03e      	beq.n	8006fda <_strtod_l+0xba>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	930d      	str	r3, [sp, #52]	; 0x34
 8006f60:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f62:	782b      	ldrb	r3, [r5, #0]
 8006f64:	2b30      	cmp	r3, #48	; 0x30
 8006f66:	f040 80ac 	bne.w	80070c2 <_strtod_l+0x1a2>
 8006f6a:	786b      	ldrb	r3, [r5, #1]
 8006f6c:	2b58      	cmp	r3, #88	; 0x58
 8006f6e:	d001      	beq.n	8006f74 <_strtod_l+0x54>
 8006f70:	2b78      	cmp	r3, #120	; 0x78
 8006f72:	d167      	bne.n	8007044 <_strtod_l+0x124>
 8006f74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f76:	9301      	str	r3, [sp, #4]
 8006f78:	ab1c      	add	r3, sp, #112	; 0x70
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	9702      	str	r7, [sp, #8]
 8006f7e:	ab1d      	add	r3, sp, #116	; 0x74
 8006f80:	4a88      	ldr	r2, [pc, #544]	; (80071a4 <_strtod_l+0x284>)
 8006f82:	a91b      	add	r1, sp, #108	; 0x6c
 8006f84:	4648      	mov	r0, r9
 8006f86:	f001 ff4c 	bl	8008e22 <__gethex>
 8006f8a:	f010 0407 	ands.w	r4, r0, #7
 8006f8e:	4606      	mov	r6, r0
 8006f90:	d005      	beq.n	8006f9e <_strtod_l+0x7e>
 8006f92:	2c06      	cmp	r4, #6
 8006f94:	d12b      	bne.n	8006fee <_strtod_l+0xce>
 8006f96:	3501      	adds	r5, #1
 8006f98:	2300      	movs	r3, #0
 8006f9a:	951b      	str	r5, [sp, #108]	; 0x6c
 8006f9c:	930d      	str	r3, [sp, #52]	; 0x34
 8006f9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f040 859a 	bne.w	8007ada <_strtod_l+0xbba>
 8006fa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fa8:	b1e3      	cbz	r3, 8006fe4 <_strtod_l+0xc4>
 8006faa:	4652      	mov	r2, sl
 8006fac:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fb0:	ec43 2b10 	vmov	d0, r2, r3
 8006fb4:	b021      	add	sp, #132	; 0x84
 8006fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fba:	2a2b      	cmp	r2, #43	; 0x2b
 8006fbc:	d015      	beq.n	8006fea <_strtod_l+0xca>
 8006fbe:	2a2d      	cmp	r2, #45	; 0x2d
 8006fc0:	d004      	beq.n	8006fcc <_strtod_l+0xac>
 8006fc2:	2a20      	cmp	r2, #32
 8006fc4:	d1ca      	bne.n	8006f5c <_strtod_l+0x3c>
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006fca:	e7bf      	b.n	8006f4c <_strtod_l+0x2c>
 8006fcc:	2201      	movs	r2, #1
 8006fce:	920d      	str	r2, [sp, #52]	; 0x34
 8006fd0:	1c5a      	adds	r2, r3, #1
 8006fd2:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fd4:	785b      	ldrb	r3, [r3, #1]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1c2      	bne.n	8006f60 <_strtod_l+0x40>
 8006fda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fdc:	961b      	str	r6, [sp, #108]	; 0x6c
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f040 8579 	bne.w	8007ad6 <_strtod_l+0xbb6>
 8006fe4:	4652      	mov	r2, sl
 8006fe6:	465b      	mov	r3, fp
 8006fe8:	e7e2      	b.n	8006fb0 <_strtod_l+0x90>
 8006fea:	2200      	movs	r2, #0
 8006fec:	e7ef      	b.n	8006fce <_strtod_l+0xae>
 8006fee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006ff0:	b13a      	cbz	r2, 8007002 <_strtod_l+0xe2>
 8006ff2:	2135      	movs	r1, #53	; 0x35
 8006ff4:	a81e      	add	r0, sp, #120	; 0x78
 8006ff6:	f002 fe41 	bl	8009c7c <__copybits>
 8006ffa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f002 faad 	bl	800955c <_Bfree>
 8007002:	3c01      	subs	r4, #1
 8007004:	2c04      	cmp	r4, #4
 8007006:	d806      	bhi.n	8007016 <_strtod_l+0xf6>
 8007008:	e8df f004 	tbb	[pc, r4]
 800700c:	1714030a 	.word	0x1714030a
 8007010:	0a          	.byte	0x0a
 8007011:	00          	.byte	0x00
 8007012:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8007016:	0730      	lsls	r0, r6, #28
 8007018:	d5c1      	bpl.n	8006f9e <_strtod_l+0x7e>
 800701a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800701e:	e7be      	b.n	8006f9e <_strtod_l+0x7e>
 8007020:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8007024:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007026:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800702a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800702e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007032:	e7f0      	b.n	8007016 <_strtod_l+0xf6>
 8007034:	f8df b170 	ldr.w	fp, [pc, #368]	; 80071a8 <_strtod_l+0x288>
 8007038:	e7ed      	b.n	8007016 <_strtod_l+0xf6>
 800703a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800703e:	f04f 3aff 	mov.w	sl, #4294967295
 8007042:	e7e8      	b.n	8007016 <_strtod_l+0xf6>
 8007044:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	921b      	str	r2, [sp, #108]	; 0x6c
 800704a:	785b      	ldrb	r3, [r3, #1]
 800704c:	2b30      	cmp	r3, #48	; 0x30
 800704e:	d0f9      	beq.n	8007044 <_strtod_l+0x124>
 8007050:	2b00      	cmp	r3, #0
 8007052:	d0a4      	beq.n	8006f9e <_strtod_l+0x7e>
 8007054:	2301      	movs	r3, #1
 8007056:	2500      	movs	r5, #0
 8007058:	9306      	str	r3, [sp, #24]
 800705a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800705c:	9308      	str	r3, [sp, #32]
 800705e:	9507      	str	r5, [sp, #28]
 8007060:	9505      	str	r5, [sp, #20]
 8007062:	220a      	movs	r2, #10
 8007064:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007066:	7807      	ldrb	r7, [r0, #0]
 8007068:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800706c:	b2d9      	uxtb	r1, r3
 800706e:	2909      	cmp	r1, #9
 8007070:	d929      	bls.n	80070c6 <_strtod_l+0x1a6>
 8007072:	4622      	mov	r2, r4
 8007074:	f8d8 1000 	ldr.w	r1, [r8]
 8007078:	f003 f9d7 	bl	800a42a <strncmp>
 800707c:	2800      	cmp	r0, #0
 800707e:	d031      	beq.n	80070e4 <_strtod_l+0x1c4>
 8007080:	2000      	movs	r0, #0
 8007082:	9c05      	ldr	r4, [sp, #20]
 8007084:	9004      	str	r0, [sp, #16]
 8007086:	463b      	mov	r3, r7
 8007088:	4602      	mov	r2, r0
 800708a:	2b65      	cmp	r3, #101	; 0x65
 800708c:	d001      	beq.n	8007092 <_strtod_l+0x172>
 800708e:	2b45      	cmp	r3, #69	; 0x45
 8007090:	d114      	bne.n	80070bc <_strtod_l+0x19c>
 8007092:	b924      	cbnz	r4, 800709e <_strtod_l+0x17e>
 8007094:	b910      	cbnz	r0, 800709c <_strtod_l+0x17c>
 8007096:	9b06      	ldr	r3, [sp, #24]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d09e      	beq.n	8006fda <_strtod_l+0xba>
 800709c:	2400      	movs	r4, #0
 800709e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80070a0:	1c73      	adds	r3, r6, #1
 80070a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80070a4:	7873      	ldrb	r3, [r6, #1]
 80070a6:	2b2b      	cmp	r3, #43	; 0x2b
 80070a8:	d078      	beq.n	800719c <_strtod_l+0x27c>
 80070aa:	2b2d      	cmp	r3, #45	; 0x2d
 80070ac:	d070      	beq.n	8007190 <_strtod_l+0x270>
 80070ae:	f04f 0c00 	mov.w	ip, #0
 80070b2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80070b6:	2f09      	cmp	r7, #9
 80070b8:	d97c      	bls.n	80071b4 <_strtod_l+0x294>
 80070ba:	961b      	str	r6, [sp, #108]	; 0x6c
 80070bc:	f04f 0e00 	mov.w	lr, #0
 80070c0:	e09a      	b.n	80071f8 <_strtod_l+0x2d8>
 80070c2:	2300      	movs	r3, #0
 80070c4:	e7c7      	b.n	8007056 <_strtod_l+0x136>
 80070c6:	9905      	ldr	r1, [sp, #20]
 80070c8:	2908      	cmp	r1, #8
 80070ca:	bfdd      	ittte	le
 80070cc:	9907      	ldrle	r1, [sp, #28]
 80070ce:	fb02 3301 	mlale	r3, r2, r1, r3
 80070d2:	9307      	strle	r3, [sp, #28]
 80070d4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80070d8:	9b05      	ldr	r3, [sp, #20]
 80070da:	3001      	adds	r0, #1
 80070dc:	3301      	adds	r3, #1
 80070de:	9305      	str	r3, [sp, #20]
 80070e0:	901b      	str	r0, [sp, #108]	; 0x6c
 80070e2:	e7bf      	b.n	8007064 <_strtod_l+0x144>
 80070e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070e6:	191a      	adds	r2, r3, r4
 80070e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80070ea:	9a05      	ldr	r2, [sp, #20]
 80070ec:	5d1b      	ldrb	r3, [r3, r4]
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	d037      	beq.n	8007162 <_strtod_l+0x242>
 80070f2:	9c05      	ldr	r4, [sp, #20]
 80070f4:	4602      	mov	r2, r0
 80070f6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80070fa:	2909      	cmp	r1, #9
 80070fc:	d913      	bls.n	8007126 <_strtod_l+0x206>
 80070fe:	2101      	movs	r1, #1
 8007100:	9104      	str	r1, [sp, #16]
 8007102:	e7c2      	b.n	800708a <_strtod_l+0x16a>
 8007104:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007106:	1c5a      	adds	r2, r3, #1
 8007108:	921b      	str	r2, [sp, #108]	; 0x6c
 800710a:	785b      	ldrb	r3, [r3, #1]
 800710c:	3001      	adds	r0, #1
 800710e:	2b30      	cmp	r3, #48	; 0x30
 8007110:	d0f8      	beq.n	8007104 <_strtod_l+0x1e4>
 8007112:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007116:	2a08      	cmp	r2, #8
 8007118:	f200 84e4 	bhi.w	8007ae4 <_strtod_l+0xbc4>
 800711c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800711e:	9208      	str	r2, [sp, #32]
 8007120:	4602      	mov	r2, r0
 8007122:	2000      	movs	r0, #0
 8007124:	4604      	mov	r4, r0
 8007126:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800712a:	f100 0101 	add.w	r1, r0, #1
 800712e:	d012      	beq.n	8007156 <_strtod_l+0x236>
 8007130:	440a      	add	r2, r1
 8007132:	eb00 0c04 	add.w	ip, r0, r4
 8007136:	4621      	mov	r1, r4
 8007138:	270a      	movs	r7, #10
 800713a:	458c      	cmp	ip, r1
 800713c:	d113      	bne.n	8007166 <_strtod_l+0x246>
 800713e:	1821      	adds	r1, r4, r0
 8007140:	2908      	cmp	r1, #8
 8007142:	f104 0401 	add.w	r4, r4, #1
 8007146:	4404      	add	r4, r0
 8007148:	dc19      	bgt.n	800717e <_strtod_l+0x25e>
 800714a:	9b07      	ldr	r3, [sp, #28]
 800714c:	210a      	movs	r1, #10
 800714e:	fb01 e303 	mla	r3, r1, r3, lr
 8007152:	9307      	str	r3, [sp, #28]
 8007154:	2100      	movs	r1, #0
 8007156:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007158:	1c58      	adds	r0, r3, #1
 800715a:	901b      	str	r0, [sp, #108]	; 0x6c
 800715c:	785b      	ldrb	r3, [r3, #1]
 800715e:	4608      	mov	r0, r1
 8007160:	e7c9      	b.n	80070f6 <_strtod_l+0x1d6>
 8007162:	9805      	ldr	r0, [sp, #20]
 8007164:	e7d3      	b.n	800710e <_strtod_l+0x1ee>
 8007166:	2908      	cmp	r1, #8
 8007168:	f101 0101 	add.w	r1, r1, #1
 800716c:	dc03      	bgt.n	8007176 <_strtod_l+0x256>
 800716e:	9b07      	ldr	r3, [sp, #28]
 8007170:	437b      	muls	r3, r7
 8007172:	9307      	str	r3, [sp, #28]
 8007174:	e7e1      	b.n	800713a <_strtod_l+0x21a>
 8007176:	2910      	cmp	r1, #16
 8007178:	bfd8      	it	le
 800717a:	437d      	mulle	r5, r7
 800717c:	e7dd      	b.n	800713a <_strtod_l+0x21a>
 800717e:	2c10      	cmp	r4, #16
 8007180:	bfdc      	itt	le
 8007182:	210a      	movle	r1, #10
 8007184:	fb01 e505 	mlale	r5, r1, r5, lr
 8007188:	e7e4      	b.n	8007154 <_strtod_l+0x234>
 800718a:	2301      	movs	r3, #1
 800718c:	9304      	str	r3, [sp, #16]
 800718e:	e781      	b.n	8007094 <_strtod_l+0x174>
 8007190:	f04f 0c01 	mov.w	ip, #1
 8007194:	1cb3      	adds	r3, r6, #2
 8007196:	931b      	str	r3, [sp, #108]	; 0x6c
 8007198:	78b3      	ldrb	r3, [r6, #2]
 800719a:	e78a      	b.n	80070b2 <_strtod_l+0x192>
 800719c:	f04f 0c00 	mov.w	ip, #0
 80071a0:	e7f8      	b.n	8007194 <_strtod_l+0x274>
 80071a2:	bf00      	nop
 80071a4:	08012fd0 	.word	0x08012fd0
 80071a8:	7ff00000 	.word	0x7ff00000
 80071ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071ae:	1c5f      	adds	r7, r3, #1
 80071b0:	971b      	str	r7, [sp, #108]	; 0x6c
 80071b2:	785b      	ldrb	r3, [r3, #1]
 80071b4:	2b30      	cmp	r3, #48	; 0x30
 80071b6:	d0f9      	beq.n	80071ac <_strtod_l+0x28c>
 80071b8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80071bc:	2f08      	cmp	r7, #8
 80071be:	f63f af7d 	bhi.w	80070bc <_strtod_l+0x19c>
 80071c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80071c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071c8:	930a      	str	r3, [sp, #40]	; 0x28
 80071ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071cc:	1c5f      	adds	r7, r3, #1
 80071ce:	971b      	str	r7, [sp, #108]	; 0x6c
 80071d0:	785b      	ldrb	r3, [r3, #1]
 80071d2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80071d6:	f1b8 0f09 	cmp.w	r8, #9
 80071da:	d937      	bls.n	800724c <_strtod_l+0x32c>
 80071dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80071de:	1a7f      	subs	r7, r7, r1
 80071e0:	2f08      	cmp	r7, #8
 80071e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80071e6:	dc37      	bgt.n	8007258 <_strtod_l+0x338>
 80071e8:	45be      	cmp	lr, r7
 80071ea:	bfa8      	it	ge
 80071ec:	46be      	movge	lr, r7
 80071ee:	f1bc 0f00 	cmp.w	ip, #0
 80071f2:	d001      	beq.n	80071f8 <_strtod_l+0x2d8>
 80071f4:	f1ce 0e00 	rsb	lr, lr, #0
 80071f8:	2c00      	cmp	r4, #0
 80071fa:	d151      	bne.n	80072a0 <_strtod_l+0x380>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f47f aece 	bne.w	8006f9e <_strtod_l+0x7e>
 8007202:	9a06      	ldr	r2, [sp, #24]
 8007204:	2a00      	cmp	r2, #0
 8007206:	f47f aeca 	bne.w	8006f9e <_strtod_l+0x7e>
 800720a:	9a04      	ldr	r2, [sp, #16]
 800720c:	2a00      	cmp	r2, #0
 800720e:	f47f aee4 	bne.w	8006fda <_strtod_l+0xba>
 8007212:	2b4e      	cmp	r3, #78	; 0x4e
 8007214:	d027      	beq.n	8007266 <_strtod_l+0x346>
 8007216:	dc21      	bgt.n	800725c <_strtod_l+0x33c>
 8007218:	2b49      	cmp	r3, #73	; 0x49
 800721a:	f47f aede 	bne.w	8006fda <_strtod_l+0xba>
 800721e:	49a0      	ldr	r1, [pc, #640]	; (80074a0 <_strtod_l+0x580>)
 8007220:	a81b      	add	r0, sp, #108	; 0x6c
 8007222:	f002 f831 	bl	8009288 <__match>
 8007226:	2800      	cmp	r0, #0
 8007228:	f43f aed7 	beq.w	8006fda <_strtod_l+0xba>
 800722c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800722e:	499d      	ldr	r1, [pc, #628]	; (80074a4 <_strtod_l+0x584>)
 8007230:	3b01      	subs	r3, #1
 8007232:	a81b      	add	r0, sp, #108	; 0x6c
 8007234:	931b      	str	r3, [sp, #108]	; 0x6c
 8007236:	f002 f827 	bl	8009288 <__match>
 800723a:	b910      	cbnz	r0, 8007242 <_strtod_l+0x322>
 800723c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800723e:	3301      	adds	r3, #1
 8007240:	931b      	str	r3, [sp, #108]	; 0x6c
 8007242:	f8df b274 	ldr.w	fp, [pc, #628]	; 80074b8 <_strtod_l+0x598>
 8007246:	f04f 0a00 	mov.w	sl, #0
 800724a:	e6a8      	b.n	8006f9e <_strtod_l+0x7e>
 800724c:	210a      	movs	r1, #10
 800724e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007252:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007256:	e7b8      	b.n	80071ca <_strtod_l+0x2aa>
 8007258:	46be      	mov	lr, r7
 800725a:	e7c8      	b.n	80071ee <_strtod_l+0x2ce>
 800725c:	2b69      	cmp	r3, #105	; 0x69
 800725e:	d0de      	beq.n	800721e <_strtod_l+0x2fe>
 8007260:	2b6e      	cmp	r3, #110	; 0x6e
 8007262:	f47f aeba 	bne.w	8006fda <_strtod_l+0xba>
 8007266:	4990      	ldr	r1, [pc, #576]	; (80074a8 <_strtod_l+0x588>)
 8007268:	a81b      	add	r0, sp, #108	; 0x6c
 800726a:	f002 f80d 	bl	8009288 <__match>
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f aeb3 	beq.w	8006fda <_strtod_l+0xba>
 8007274:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	2b28      	cmp	r3, #40	; 0x28
 800727a:	d10e      	bne.n	800729a <_strtod_l+0x37a>
 800727c:	aa1e      	add	r2, sp, #120	; 0x78
 800727e:	498b      	ldr	r1, [pc, #556]	; (80074ac <_strtod_l+0x58c>)
 8007280:	a81b      	add	r0, sp, #108	; 0x6c
 8007282:	f002 f815 	bl	80092b0 <__hexnan>
 8007286:	2805      	cmp	r0, #5
 8007288:	d107      	bne.n	800729a <_strtod_l+0x37a>
 800728a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800728c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007290:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007294:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007298:	e681      	b.n	8006f9e <_strtod_l+0x7e>
 800729a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80074c0 <_strtod_l+0x5a0>
 800729e:	e7d2      	b.n	8007246 <_strtod_l+0x326>
 80072a0:	ebae 0302 	sub.w	r3, lr, r2
 80072a4:	9306      	str	r3, [sp, #24]
 80072a6:	9b05      	ldr	r3, [sp, #20]
 80072a8:	9807      	ldr	r0, [sp, #28]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	bf08      	it	eq
 80072ae:	4623      	moveq	r3, r4
 80072b0:	2c10      	cmp	r4, #16
 80072b2:	9305      	str	r3, [sp, #20]
 80072b4:	46a0      	mov	r8, r4
 80072b6:	bfa8      	it	ge
 80072b8:	f04f 0810 	movge.w	r8, #16
 80072bc:	f7f9 f922 	bl	8000504 <__aeabi_ui2d>
 80072c0:	2c09      	cmp	r4, #9
 80072c2:	4682      	mov	sl, r0
 80072c4:	468b      	mov	fp, r1
 80072c6:	dc13      	bgt.n	80072f0 <_strtod_l+0x3d0>
 80072c8:	9b06      	ldr	r3, [sp, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f43f ae67 	beq.w	8006f9e <_strtod_l+0x7e>
 80072d0:	9b06      	ldr	r3, [sp, #24]
 80072d2:	dd7a      	ble.n	80073ca <_strtod_l+0x4aa>
 80072d4:	2b16      	cmp	r3, #22
 80072d6:	dc61      	bgt.n	800739c <_strtod_l+0x47c>
 80072d8:	4a75      	ldr	r2, [pc, #468]	; (80074b0 <_strtod_l+0x590>)
 80072da:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80072de:	e9de 0100 	ldrd	r0, r1, [lr]
 80072e2:	4652      	mov	r2, sl
 80072e4:	465b      	mov	r3, fp
 80072e6:	f7f9 f987 	bl	80005f8 <__aeabi_dmul>
 80072ea:	4682      	mov	sl, r0
 80072ec:	468b      	mov	fp, r1
 80072ee:	e656      	b.n	8006f9e <_strtod_l+0x7e>
 80072f0:	4b6f      	ldr	r3, [pc, #444]	; (80074b0 <_strtod_l+0x590>)
 80072f2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072f6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072fa:	f7f9 f97d 	bl	80005f8 <__aeabi_dmul>
 80072fe:	4606      	mov	r6, r0
 8007300:	4628      	mov	r0, r5
 8007302:	460f      	mov	r7, r1
 8007304:	f7f9 f8fe 	bl	8000504 <__aeabi_ui2d>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4630      	mov	r0, r6
 800730e:	4639      	mov	r1, r7
 8007310:	f7f8 ffbc 	bl	800028c <__adddf3>
 8007314:	2c0f      	cmp	r4, #15
 8007316:	4682      	mov	sl, r0
 8007318:	468b      	mov	fp, r1
 800731a:	ddd5      	ble.n	80072c8 <_strtod_l+0x3a8>
 800731c:	9b06      	ldr	r3, [sp, #24]
 800731e:	eba4 0808 	sub.w	r8, r4, r8
 8007322:	4498      	add	r8, r3
 8007324:	f1b8 0f00 	cmp.w	r8, #0
 8007328:	f340 8096 	ble.w	8007458 <_strtod_l+0x538>
 800732c:	f018 030f 	ands.w	r3, r8, #15
 8007330:	d00a      	beq.n	8007348 <_strtod_l+0x428>
 8007332:	495f      	ldr	r1, [pc, #380]	; (80074b0 <_strtod_l+0x590>)
 8007334:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007338:	4652      	mov	r2, sl
 800733a:	465b      	mov	r3, fp
 800733c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007340:	f7f9 f95a 	bl	80005f8 <__aeabi_dmul>
 8007344:	4682      	mov	sl, r0
 8007346:	468b      	mov	fp, r1
 8007348:	f038 080f 	bics.w	r8, r8, #15
 800734c:	d073      	beq.n	8007436 <_strtod_l+0x516>
 800734e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007352:	dd47      	ble.n	80073e4 <_strtod_l+0x4c4>
 8007354:	2400      	movs	r4, #0
 8007356:	46a0      	mov	r8, r4
 8007358:	9407      	str	r4, [sp, #28]
 800735a:	9405      	str	r4, [sp, #20]
 800735c:	2322      	movs	r3, #34	; 0x22
 800735e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80074b8 <_strtod_l+0x598>
 8007362:	f8c9 3000 	str.w	r3, [r9]
 8007366:	f04f 0a00 	mov.w	sl, #0
 800736a:	9b07      	ldr	r3, [sp, #28]
 800736c:	2b00      	cmp	r3, #0
 800736e:	f43f ae16 	beq.w	8006f9e <_strtod_l+0x7e>
 8007372:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007374:	4648      	mov	r0, r9
 8007376:	f002 f8f1 	bl	800955c <_Bfree>
 800737a:	9905      	ldr	r1, [sp, #20]
 800737c:	4648      	mov	r0, r9
 800737e:	f002 f8ed 	bl	800955c <_Bfree>
 8007382:	4641      	mov	r1, r8
 8007384:	4648      	mov	r0, r9
 8007386:	f002 f8e9 	bl	800955c <_Bfree>
 800738a:	9907      	ldr	r1, [sp, #28]
 800738c:	4648      	mov	r0, r9
 800738e:	f002 f8e5 	bl	800955c <_Bfree>
 8007392:	4621      	mov	r1, r4
 8007394:	4648      	mov	r0, r9
 8007396:	f002 f8e1 	bl	800955c <_Bfree>
 800739a:	e600      	b.n	8006f9e <_strtod_l+0x7e>
 800739c:	9a06      	ldr	r2, [sp, #24]
 800739e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80073a2:	4293      	cmp	r3, r2
 80073a4:	dbba      	blt.n	800731c <_strtod_l+0x3fc>
 80073a6:	4d42      	ldr	r5, [pc, #264]	; (80074b0 <_strtod_l+0x590>)
 80073a8:	f1c4 040f 	rsb	r4, r4, #15
 80073ac:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80073b0:	4652      	mov	r2, sl
 80073b2:	465b      	mov	r3, fp
 80073b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073b8:	f7f9 f91e 	bl	80005f8 <__aeabi_dmul>
 80073bc:	9b06      	ldr	r3, [sp, #24]
 80073be:	1b1c      	subs	r4, r3, r4
 80073c0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80073c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073c8:	e78d      	b.n	80072e6 <_strtod_l+0x3c6>
 80073ca:	f113 0f16 	cmn.w	r3, #22
 80073ce:	dba5      	blt.n	800731c <_strtod_l+0x3fc>
 80073d0:	4a37      	ldr	r2, [pc, #220]	; (80074b0 <_strtod_l+0x590>)
 80073d2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80073d6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80073da:	4650      	mov	r0, sl
 80073dc:	4659      	mov	r1, fp
 80073de:	f7f9 fa35 	bl	800084c <__aeabi_ddiv>
 80073e2:	e782      	b.n	80072ea <_strtod_l+0x3ca>
 80073e4:	2300      	movs	r3, #0
 80073e6:	4e33      	ldr	r6, [pc, #204]	; (80074b4 <_strtod_l+0x594>)
 80073e8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80073ec:	4650      	mov	r0, sl
 80073ee:	4659      	mov	r1, fp
 80073f0:	461d      	mov	r5, r3
 80073f2:	f1b8 0f01 	cmp.w	r8, #1
 80073f6:	dc21      	bgt.n	800743c <_strtod_l+0x51c>
 80073f8:	b10b      	cbz	r3, 80073fe <_strtod_l+0x4de>
 80073fa:	4682      	mov	sl, r0
 80073fc:	468b      	mov	fp, r1
 80073fe:	4b2d      	ldr	r3, [pc, #180]	; (80074b4 <_strtod_l+0x594>)
 8007400:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007404:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007408:	4652      	mov	r2, sl
 800740a:	465b      	mov	r3, fp
 800740c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007410:	f7f9 f8f2 	bl	80005f8 <__aeabi_dmul>
 8007414:	4b28      	ldr	r3, [pc, #160]	; (80074b8 <_strtod_l+0x598>)
 8007416:	460a      	mov	r2, r1
 8007418:	400b      	ands	r3, r1
 800741a:	4928      	ldr	r1, [pc, #160]	; (80074bc <_strtod_l+0x59c>)
 800741c:	428b      	cmp	r3, r1
 800741e:	4682      	mov	sl, r0
 8007420:	d898      	bhi.n	8007354 <_strtod_l+0x434>
 8007422:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007426:	428b      	cmp	r3, r1
 8007428:	bf86      	itte	hi
 800742a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80074c4 <_strtod_l+0x5a4>
 800742e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007432:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007436:	2300      	movs	r3, #0
 8007438:	9304      	str	r3, [sp, #16]
 800743a:	e077      	b.n	800752c <_strtod_l+0x60c>
 800743c:	f018 0f01 	tst.w	r8, #1
 8007440:	d006      	beq.n	8007450 <_strtod_l+0x530>
 8007442:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744a:	f7f9 f8d5 	bl	80005f8 <__aeabi_dmul>
 800744e:	2301      	movs	r3, #1
 8007450:	3501      	adds	r5, #1
 8007452:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007456:	e7cc      	b.n	80073f2 <_strtod_l+0x4d2>
 8007458:	d0ed      	beq.n	8007436 <_strtod_l+0x516>
 800745a:	f1c8 0800 	rsb	r8, r8, #0
 800745e:	f018 020f 	ands.w	r2, r8, #15
 8007462:	d00a      	beq.n	800747a <_strtod_l+0x55a>
 8007464:	4b12      	ldr	r3, [pc, #72]	; (80074b0 <_strtod_l+0x590>)
 8007466:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800746a:	4650      	mov	r0, sl
 800746c:	4659      	mov	r1, fp
 800746e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007472:	f7f9 f9eb 	bl	800084c <__aeabi_ddiv>
 8007476:	4682      	mov	sl, r0
 8007478:	468b      	mov	fp, r1
 800747a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800747e:	d0da      	beq.n	8007436 <_strtod_l+0x516>
 8007480:	f1b8 0f1f 	cmp.w	r8, #31
 8007484:	dd20      	ble.n	80074c8 <_strtod_l+0x5a8>
 8007486:	2400      	movs	r4, #0
 8007488:	46a0      	mov	r8, r4
 800748a:	9407      	str	r4, [sp, #28]
 800748c:	9405      	str	r4, [sp, #20]
 800748e:	2322      	movs	r3, #34	; 0x22
 8007490:	f04f 0a00 	mov.w	sl, #0
 8007494:	f04f 0b00 	mov.w	fp, #0
 8007498:	f8c9 3000 	str.w	r3, [r9]
 800749c:	e765      	b.n	800736a <_strtod_l+0x44a>
 800749e:	bf00      	nop
 80074a0:	08012f99 	.word	0x08012f99
 80074a4:	08013023 	.word	0x08013023
 80074a8:	08012fa1 	.word	0x08012fa1
 80074ac:	08012fe4 	.word	0x08012fe4
 80074b0:	080130c8 	.word	0x080130c8
 80074b4:	080130a0 	.word	0x080130a0
 80074b8:	7ff00000 	.word	0x7ff00000
 80074bc:	7ca00000 	.word	0x7ca00000
 80074c0:	fff80000 	.word	0xfff80000
 80074c4:	7fefffff 	.word	0x7fefffff
 80074c8:	f018 0310 	ands.w	r3, r8, #16
 80074cc:	bf18      	it	ne
 80074ce:	236a      	movne	r3, #106	; 0x6a
 80074d0:	4da0      	ldr	r5, [pc, #640]	; (8007754 <_strtod_l+0x834>)
 80074d2:	9304      	str	r3, [sp, #16]
 80074d4:	4650      	mov	r0, sl
 80074d6:	4659      	mov	r1, fp
 80074d8:	2300      	movs	r3, #0
 80074da:	f1b8 0f00 	cmp.w	r8, #0
 80074de:	f300 810a 	bgt.w	80076f6 <_strtod_l+0x7d6>
 80074e2:	b10b      	cbz	r3, 80074e8 <_strtod_l+0x5c8>
 80074e4:	4682      	mov	sl, r0
 80074e6:	468b      	mov	fp, r1
 80074e8:	9b04      	ldr	r3, [sp, #16]
 80074ea:	b1bb      	cbz	r3, 800751c <_strtod_l+0x5fc>
 80074ec:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80074f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	4659      	mov	r1, fp
 80074f8:	dd10      	ble.n	800751c <_strtod_l+0x5fc>
 80074fa:	2b1f      	cmp	r3, #31
 80074fc:	f340 8107 	ble.w	800770e <_strtod_l+0x7ee>
 8007500:	2b34      	cmp	r3, #52	; 0x34
 8007502:	bfde      	ittt	le
 8007504:	3b20      	suble	r3, #32
 8007506:	f04f 32ff 	movle.w	r2, #4294967295
 800750a:	fa02 f303 	lslle.w	r3, r2, r3
 800750e:	f04f 0a00 	mov.w	sl, #0
 8007512:	bfcc      	ite	gt
 8007514:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007518:	ea03 0b01 	andle.w	fp, r3, r1
 800751c:	2200      	movs	r2, #0
 800751e:	2300      	movs	r3, #0
 8007520:	4650      	mov	r0, sl
 8007522:	4659      	mov	r1, fp
 8007524:	f7f9 fad0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007528:	2800      	cmp	r0, #0
 800752a:	d1ac      	bne.n	8007486 <_strtod_l+0x566>
 800752c:	9b07      	ldr	r3, [sp, #28]
 800752e:	9300      	str	r3, [sp, #0]
 8007530:	9a05      	ldr	r2, [sp, #20]
 8007532:	9908      	ldr	r1, [sp, #32]
 8007534:	4623      	mov	r3, r4
 8007536:	4648      	mov	r0, r9
 8007538:	f002 f862 	bl	8009600 <__s2b>
 800753c:	9007      	str	r0, [sp, #28]
 800753e:	2800      	cmp	r0, #0
 8007540:	f43f af08 	beq.w	8007354 <_strtod_l+0x434>
 8007544:	9a06      	ldr	r2, [sp, #24]
 8007546:	9b06      	ldr	r3, [sp, #24]
 8007548:	2a00      	cmp	r2, #0
 800754a:	f1c3 0300 	rsb	r3, r3, #0
 800754e:	bfa8      	it	ge
 8007550:	2300      	movge	r3, #0
 8007552:	930e      	str	r3, [sp, #56]	; 0x38
 8007554:	2400      	movs	r4, #0
 8007556:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800755a:	9316      	str	r3, [sp, #88]	; 0x58
 800755c:	46a0      	mov	r8, r4
 800755e:	9b07      	ldr	r3, [sp, #28]
 8007560:	4648      	mov	r0, r9
 8007562:	6859      	ldr	r1, [r3, #4]
 8007564:	f001 ffc6 	bl	80094f4 <_Balloc>
 8007568:	9005      	str	r0, [sp, #20]
 800756a:	2800      	cmp	r0, #0
 800756c:	f43f aef6 	beq.w	800735c <_strtod_l+0x43c>
 8007570:	9b07      	ldr	r3, [sp, #28]
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	3202      	adds	r2, #2
 8007576:	f103 010c 	add.w	r1, r3, #12
 800757a:	0092      	lsls	r2, r2, #2
 800757c:	300c      	adds	r0, #12
 800757e:	f7fe fdbd 	bl	80060fc <memcpy>
 8007582:	aa1e      	add	r2, sp, #120	; 0x78
 8007584:	a91d      	add	r1, sp, #116	; 0x74
 8007586:	ec4b ab10 	vmov	d0, sl, fp
 800758a:	4648      	mov	r0, r9
 800758c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007590:	f002 faf2 	bl	8009b78 <__d2b>
 8007594:	901c      	str	r0, [sp, #112]	; 0x70
 8007596:	2800      	cmp	r0, #0
 8007598:	f43f aee0 	beq.w	800735c <_strtod_l+0x43c>
 800759c:	2101      	movs	r1, #1
 800759e:	4648      	mov	r0, r9
 80075a0:	f002 f8ba 	bl	8009718 <__i2b>
 80075a4:	4680      	mov	r8, r0
 80075a6:	2800      	cmp	r0, #0
 80075a8:	f43f aed8 	beq.w	800735c <_strtod_l+0x43c>
 80075ac:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80075ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80075b0:	2e00      	cmp	r6, #0
 80075b2:	bfab      	itete	ge
 80075b4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80075b6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80075b8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80075ba:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80075bc:	bfac      	ite	ge
 80075be:	18f7      	addge	r7, r6, r3
 80075c0:	1b9d      	sublt	r5, r3, r6
 80075c2:	9b04      	ldr	r3, [sp, #16]
 80075c4:	1af6      	subs	r6, r6, r3
 80075c6:	4416      	add	r6, r2
 80075c8:	4b63      	ldr	r3, [pc, #396]	; (8007758 <_strtod_l+0x838>)
 80075ca:	3e01      	subs	r6, #1
 80075cc:	429e      	cmp	r6, r3
 80075ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075d2:	f280 80af 	bge.w	8007734 <_strtod_l+0x814>
 80075d6:	1b9b      	subs	r3, r3, r6
 80075d8:	2b1f      	cmp	r3, #31
 80075da:	eba2 0203 	sub.w	r2, r2, r3
 80075de:	f04f 0101 	mov.w	r1, #1
 80075e2:	f300 809b 	bgt.w	800771c <_strtod_l+0x7fc>
 80075e6:	fa01 f303 	lsl.w	r3, r1, r3
 80075ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80075ec:	2300      	movs	r3, #0
 80075ee:	930a      	str	r3, [sp, #40]	; 0x28
 80075f0:	18be      	adds	r6, r7, r2
 80075f2:	9b04      	ldr	r3, [sp, #16]
 80075f4:	42b7      	cmp	r7, r6
 80075f6:	4415      	add	r5, r2
 80075f8:	441d      	add	r5, r3
 80075fa:	463b      	mov	r3, r7
 80075fc:	bfa8      	it	ge
 80075fe:	4633      	movge	r3, r6
 8007600:	42ab      	cmp	r3, r5
 8007602:	bfa8      	it	ge
 8007604:	462b      	movge	r3, r5
 8007606:	2b00      	cmp	r3, #0
 8007608:	bfc2      	ittt	gt
 800760a:	1af6      	subgt	r6, r6, r3
 800760c:	1aed      	subgt	r5, r5, r3
 800760e:	1aff      	subgt	r7, r7, r3
 8007610:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007612:	b1bb      	cbz	r3, 8007644 <_strtod_l+0x724>
 8007614:	4641      	mov	r1, r8
 8007616:	461a      	mov	r2, r3
 8007618:	4648      	mov	r0, r9
 800761a:	f002 f91d 	bl	8009858 <__pow5mult>
 800761e:	4680      	mov	r8, r0
 8007620:	2800      	cmp	r0, #0
 8007622:	f43f ae9b 	beq.w	800735c <_strtod_l+0x43c>
 8007626:	4601      	mov	r1, r0
 8007628:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800762a:	4648      	mov	r0, r9
 800762c:	f002 f87d 	bl	800972a <__multiply>
 8007630:	900c      	str	r0, [sp, #48]	; 0x30
 8007632:	2800      	cmp	r0, #0
 8007634:	f43f ae92 	beq.w	800735c <_strtod_l+0x43c>
 8007638:	991c      	ldr	r1, [sp, #112]	; 0x70
 800763a:	4648      	mov	r0, r9
 800763c:	f001 ff8e 	bl	800955c <_Bfree>
 8007640:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007642:	931c      	str	r3, [sp, #112]	; 0x70
 8007644:	2e00      	cmp	r6, #0
 8007646:	dc7a      	bgt.n	800773e <_strtod_l+0x81e>
 8007648:	9b06      	ldr	r3, [sp, #24]
 800764a:	2b00      	cmp	r3, #0
 800764c:	dd08      	ble.n	8007660 <_strtod_l+0x740>
 800764e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007650:	9905      	ldr	r1, [sp, #20]
 8007652:	4648      	mov	r0, r9
 8007654:	f002 f900 	bl	8009858 <__pow5mult>
 8007658:	9005      	str	r0, [sp, #20]
 800765a:	2800      	cmp	r0, #0
 800765c:	f43f ae7e 	beq.w	800735c <_strtod_l+0x43c>
 8007660:	2d00      	cmp	r5, #0
 8007662:	dd08      	ble.n	8007676 <_strtod_l+0x756>
 8007664:	462a      	mov	r2, r5
 8007666:	9905      	ldr	r1, [sp, #20]
 8007668:	4648      	mov	r0, r9
 800766a:	f002 f943 	bl	80098f4 <__lshift>
 800766e:	9005      	str	r0, [sp, #20]
 8007670:	2800      	cmp	r0, #0
 8007672:	f43f ae73 	beq.w	800735c <_strtod_l+0x43c>
 8007676:	2f00      	cmp	r7, #0
 8007678:	dd08      	ble.n	800768c <_strtod_l+0x76c>
 800767a:	4641      	mov	r1, r8
 800767c:	463a      	mov	r2, r7
 800767e:	4648      	mov	r0, r9
 8007680:	f002 f938 	bl	80098f4 <__lshift>
 8007684:	4680      	mov	r8, r0
 8007686:	2800      	cmp	r0, #0
 8007688:	f43f ae68 	beq.w	800735c <_strtod_l+0x43c>
 800768c:	9a05      	ldr	r2, [sp, #20]
 800768e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007690:	4648      	mov	r0, r9
 8007692:	f002 f99d 	bl	80099d0 <__mdiff>
 8007696:	4604      	mov	r4, r0
 8007698:	2800      	cmp	r0, #0
 800769a:	f43f ae5f 	beq.w	800735c <_strtod_l+0x43c>
 800769e:	68c3      	ldr	r3, [r0, #12]
 80076a0:	930c      	str	r3, [sp, #48]	; 0x30
 80076a2:	2300      	movs	r3, #0
 80076a4:	60c3      	str	r3, [r0, #12]
 80076a6:	4641      	mov	r1, r8
 80076a8:	f002 f978 	bl	800999c <__mcmp>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	da55      	bge.n	800775c <_strtod_l+0x83c>
 80076b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076b2:	b9e3      	cbnz	r3, 80076ee <_strtod_l+0x7ce>
 80076b4:	f1ba 0f00 	cmp.w	sl, #0
 80076b8:	d119      	bne.n	80076ee <_strtod_l+0x7ce>
 80076ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076be:	b9b3      	cbnz	r3, 80076ee <_strtod_l+0x7ce>
 80076c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076c4:	0d1b      	lsrs	r3, r3, #20
 80076c6:	051b      	lsls	r3, r3, #20
 80076c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076cc:	d90f      	bls.n	80076ee <_strtod_l+0x7ce>
 80076ce:	6963      	ldr	r3, [r4, #20]
 80076d0:	b913      	cbnz	r3, 80076d8 <_strtod_l+0x7b8>
 80076d2:	6923      	ldr	r3, [r4, #16]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	dd0a      	ble.n	80076ee <_strtod_l+0x7ce>
 80076d8:	4621      	mov	r1, r4
 80076da:	2201      	movs	r2, #1
 80076dc:	4648      	mov	r0, r9
 80076de:	f002 f909 	bl	80098f4 <__lshift>
 80076e2:	4641      	mov	r1, r8
 80076e4:	4604      	mov	r4, r0
 80076e6:	f002 f959 	bl	800999c <__mcmp>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	dc67      	bgt.n	80077be <_strtod_l+0x89e>
 80076ee:	9b04      	ldr	r3, [sp, #16]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d171      	bne.n	80077d8 <_strtod_l+0x8b8>
 80076f4:	e63d      	b.n	8007372 <_strtod_l+0x452>
 80076f6:	f018 0f01 	tst.w	r8, #1
 80076fa:	d004      	beq.n	8007706 <_strtod_l+0x7e6>
 80076fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007700:	f7f8 ff7a 	bl	80005f8 <__aeabi_dmul>
 8007704:	2301      	movs	r3, #1
 8007706:	ea4f 0868 	mov.w	r8, r8, asr #1
 800770a:	3508      	adds	r5, #8
 800770c:	e6e5      	b.n	80074da <_strtod_l+0x5ba>
 800770e:	f04f 32ff 	mov.w	r2, #4294967295
 8007712:	fa02 f303 	lsl.w	r3, r2, r3
 8007716:	ea03 0a0a 	and.w	sl, r3, sl
 800771a:	e6ff      	b.n	800751c <_strtod_l+0x5fc>
 800771c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007720:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007724:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007728:	36e2      	adds	r6, #226	; 0xe2
 800772a:	fa01 f306 	lsl.w	r3, r1, r6
 800772e:	930a      	str	r3, [sp, #40]	; 0x28
 8007730:	910f      	str	r1, [sp, #60]	; 0x3c
 8007732:	e75d      	b.n	80075f0 <_strtod_l+0x6d0>
 8007734:	2300      	movs	r3, #0
 8007736:	930a      	str	r3, [sp, #40]	; 0x28
 8007738:	2301      	movs	r3, #1
 800773a:	930f      	str	r3, [sp, #60]	; 0x3c
 800773c:	e758      	b.n	80075f0 <_strtod_l+0x6d0>
 800773e:	4632      	mov	r2, r6
 8007740:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007742:	4648      	mov	r0, r9
 8007744:	f002 f8d6 	bl	80098f4 <__lshift>
 8007748:	901c      	str	r0, [sp, #112]	; 0x70
 800774a:	2800      	cmp	r0, #0
 800774c:	f47f af7c 	bne.w	8007648 <_strtod_l+0x728>
 8007750:	e604      	b.n	800735c <_strtod_l+0x43c>
 8007752:	bf00      	nop
 8007754:	08012ff8 	.word	0x08012ff8
 8007758:	fffffc02 	.word	0xfffffc02
 800775c:	465d      	mov	r5, fp
 800775e:	f040 8086 	bne.w	800786e <_strtod_l+0x94e>
 8007762:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007764:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007768:	b32a      	cbz	r2, 80077b6 <_strtod_l+0x896>
 800776a:	4aaf      	ldr	r2, [pc, #700]	; (8007a28 <_strtod_l+0xb08>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d153      	bne.n	8007818 <_strtod_l+0x8f8>
 8007770:	9b04      	ldr	r3, [sp, #16]
 8007772:	4650      	mov	r0, sl
 8007774:	b1d3      	cbz	r3, 80077ac <_strtod_l+0x88c>
 8007776:	4aad      	ldr	r2, [pc, #692]	; (8007a2c <_strtod_l+0xb0c>)
 8007778:	402a      	ands	r2, r5
 800777a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800777e:	f04f 31ff 	mov.w	r1, #4294967295
 8007782:	d816      	bhi.n	80077b2 <_strtod_l+0x892>
 8007784:	0d12      	lsrs	r2, r2, #20
 8007786:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800778a:	fa01 f303 	lsl.w	r3, r1, r3
 800778e:	4298      	cmp	r0, r3
 8007790:	d142      	bne.n	8007818 <_strtod_l+0x8f8>
 8007792:	4ba7      	ldr	r3, [pc, #668]	; (8007a30 <_strtod_l+0xb10>)
 8007794:	429d      	cmp	r5, r3
 8007796:	d102      	bne.n	800779e <_strtod_l+0x87e>
 8007798:	3001      	adds	r0, #1
 800779a:	f43f addf 	beq.w	800735c <_strtod_l+0x43c>
 800779e:	4ba3      	ldr	r3, [pc, #652]	; (8007a2c <_strtod_l+0xb0c>)
 80077a0:	402b      	ands	r3, r5
 80077a2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80077a6:	f04f 0a00 	mov.w	sl, #0
 80077aa:	e7a0      	b.n	80076ee <_strtod_l+0x7ce>
 80077ac:	f04f 33ff 	mov.w	r3, #4294967295
 80077b0:	e7ed      	b.n	800778e <_strtod_l+0x86e>
 80077b2:	460b      	mov	r3, r1
 80077b4:	e7eb      	b.n	800778e <_strtod_l+0x86e>
 80077b6:	bb7b      	cbnz	r3, 8007818 <_strtod_l+0x8f8>
 80077b8:	f1ba 0f00 	cmp.w	sl, #0
 80077bc:	d12c      	bne.n	8007818 <_strtod_l+0x8f8>
 80077be:	9904      	ldr	r1, [sp, #16]
 80077c0:	4a9a      	ldr	r2, [pc, #616]	; (8007a2c <_strtod_l+0xb0c>)
 80077c2:	465b      	mov	r3, fp
 80077c4:	b1f1      	cbz	r1, 8007804 <_strtod_l+0x8e4>
 80077c6:	ea02 010b 	and.w	r1, r2, fp
 80077ca:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80077ce:	dc19      	bgt.n	8007804 <_strtod_l+0x8e4>
 80077d0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80077d4:	f77f ae5b 	ble.w	800748e <_strtod_l+0x56e>
 80077d8:	4a96      	ldr	r2, [pc, #600]	; (8007a34 <_strtod_l+0xb14>)
 80077da:	2300      	movs	r3, #0
 80077dc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80077e0:	4650      	mov	r0, sl
 80077e2:	4659      	mov	r1, fp
 80077e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80077e8:	f7f8 ff06 	bl	80005f8 <__aeabi_dmul>
 80077ec:	4682      	mov	sl, r0
 80077ee:	468b      	mov	fp, r1
 80077f0:	2900      	cmp	r1, #0
 80077f2:	f47f adbe 	bne.w	8007372 <_strtod_l+0x452>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	f47f adbb 	bne.w	8007372 <_strtod_l+0x452>
 80077fc:	2322      	movs	r3, #34	; 0x22
 80077fe:	f8c9 3000 	str.w	r3, [r9]
 8007802:	e5b6      	b.n	8007372 <_strtod_l+0x452>
 8007804:	4013      	ands	r3, r2
 8007806:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800780a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800780e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007812:	f04f 3aff 	mov.w	sl, #4294967295
 8007816:	e76a      	b.n	80076ee <_strtod_l+0x7ce>
 8007818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800781a:	b193      	cbz	r3, 8007842 <_strtod_l+0x922>
 800781c:	422b      	tst	r3, r5
 800781e:	f43f af66 	beq.w	80076ee <_strtod_l+0x7ce>
 8007822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007824:	9a04      	ldr	r2, [sp, #16]
 8007826:	4650      	mov	r0, sl
 8007828:	4659      	mov	r1, fp
 800782a:	b173      	cbz	r3, 800784a <_strtod_l+0x92a>
 800782c:	f7ff fb5a 	bl	8006ee4 <sulp>
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007838:	f7f8 fd28 	bl	800028c <__adddf3>
 800783c:	4682      	mov	sl, r0
 800783e:	468b      	mov	fp, r1
 8007840:	e755      	b.n	80076ee <_strtod_l+0x7ce>
 8007842:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007844:	ea13 0f0a 	tst.w	r3, sl
 8007848:	e7e9      	b.n	800781e <_strtod_l+0x8fe>
 800784a:	f7ff fb4b 	bl	8006ee4 <sulp>
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007856:	f7f8 fd17 	bl	8000288 <__aeabi_dsub>
 800785a:	2200      	movs	r2, #0
 800785c:	2300      	movs	r3, #0
 800785e:	4682      	mov	sl, r0
 8007860:	468b      	mov	fp, r1
 8007862:	f7f9 f931 	bl	8000ac8 <__aeabi_dcmpeq>
 8007866:	2800      	cmp	r0, #0
 8007868:	f47f ae11 	bne.w	800748e <_strtod_l+0x56e>
 800786c:	e73f      	b.n	80076ee <_strtod_l+0x7ce>
 800786e:	4641      	mov	r1, r8
 8007870:	4620      	mov	r0, r4
 8007872:	f002 f9d0 	bl	8009c16 <__ratio>
 8007876:	ec57 6b10 	vmov	r6, r7, d0
 800787a:	2200      	movs	r2, #0
 800787c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007880:	ee10 0a10 	vmov	r0, s0
 8007884:	4639      	mov	r1, r7
 8007886:	f7f9 f933 	bl	8000af0 <__aeabi_dcmple>
 800788a:	2800      	cmp	r0, #0
 800788c:	d077      	beq.n	800797e <_strtod_l+0xa5e>
 800788e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007890:	2b00      	cmp	r3, #0
 8007892:	d04a      	beq.n	800792a <_strtod_l+0xa0a>
 8007894:	4b68      	ldr	r3, [pc, #416]	; (8007a38 <_strtod_l+0xb18>)
 8007896:	2200      	movs	r2, #0
 8007898:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800789c:	4f66      	ldr	r7, [pc, #408]	; (8007a38 <_strtod_l+0xb18>)
 800789e:	2600      	movs	r6, #0
 80078a0:	4b62      	ldr	r3, [pc, #392]	; (8007a2c <_strtod_l+0xb0c>)
 80078a2:	402b      	ands	r3, r5
 80078a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80078a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078a8:	4b64      	ldr	r3, [pc, #400]	; (8007a3c <_strtod_l+0xb1c>)
 80078aa:	429a      	cmp	r2, r3
 80078ac:	f040 80ce 	bne.w	8007a4c <_strtod_l+0xb2c>
 80078b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078b8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80078bc:	ec4b ab10 	vmov	d0, sl, fp
 80078c0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80078c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078c8:	f002 f8e0 	bl	8009a8c <__ulp>
 80078cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078d0:	ec53 2b10 	vmov	r2, r3, d0
 80078d4:	f7f8 fe90 	bl	80005f8 <__aeabi_dmul>
 80078d8:	4652      	mov	r2, sl
 80078da:	465b      	mov	r3, fp
 80078dc:	f7f8 fcd6 	bl	800028c <__adddf3>
 80078e0:	460b      	mov	r3, r1
 80078e2:	4952      	ldr	r1, [pc, #328]	; (8007a2c <_strtod_l+0xb0c>)
 80078e4:	4a56      	ldr	r2, [pc, #344]	; (8007a40 <_strtod_l+0xb20>)
 80078e6:	4019      	ands	r1, r3
 80078e8:	4291      	cmp	r1, r2
 80078ea:	4682      	mov	sl, r0
 80078ec:	d95b      	bls.n	80079a6 <_strtod_l+0xa86>
 80078ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d103      	bne.n	8007900 <_strtod_l+0x9e0>
 80078f8:	9b08      	ldr	r3, [sp, #32]
 80078fa:	3301      	adds	r3, #1
 80078fc:	f43f ad2e 	beq.w	800735c <_strtod_l+0x43c>
 8007900:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007a30 <_strtod_l+0xb10>
 8007904:	f04f 3aff 	mov.w	sl, #4294967295
 8007908:	991c      	ldr	r1, [sp, #112]	; 0x70
 800790a:	4648      	mov	r0, r9
 800790c:	f001 fe26 	bl	800955c <_Bfree>
 8007910:	9905      	ldr	r1, [sp, #20]
 8007912:	4648      	mov	r0, r9
 8007914:	f001 fe22 	bl	800955c <_Bfree>
 8007918:	4641      	mov	r1, r8
 800791a:	4648      	mov	r0, r9
 800791c:	f001 fe1e 	bl	800955c <_Bfree>
 8007920:	4621      	mov	r1, r4
 8007922:	4648      	mov	r0, r9
 8007924:	f001 fe1a 	bl	800955c <_Bfree>
 8007928:	e619      	b.n	800755e <_strtod_l+0x63e>
 800792a:	f1ba 0f00 	cmp.w	sl, #0
 800792e:	d11a      	bne.n	8007966 <_strtod_l+0xa46>
 8007930:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007934:	b9eb      	cbnz	r3, 8007972 <_strtod_l+0xa52>
 8007936:	2200      	movs	r2, #0
 8007938:	4b3f      	ldr	r3, [pc, #252]	; (8007a38 <_strtod_l+0xb18>)
 800793a:	4630      	mov	r0, r6
 800793c:	4639      	mov	r1, r7
 800793e:	f7f9 f8cd 	bl	8000adc <__aeabi_dcmplt>
 8007942:	b9c8      	cbnz	r0, 8007978 <_strtod_l+0xa58>
 8007944:	4630      	mov	r0, r6
 8007946:	4639      	mov	r1, r7
 8007948:	2200      	movs	r2, #0
 800794a:	4b3e      	ldr	r3, [pc, #248]	; (8007a44 <_strtod_l+0xb24>)
 800794c:	f7f8 fe54 	bl	80005f8 <__aeabi_dmul>
 8007950:	4606      	mov	r6, r0
 8007952:	460f      	mov	r7, r1
 8007954:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007958:	9618      	str	r6, [sp, #96]	; 0x60
 800795a:	9319      	str	r3, [sp, #100]	; 0x64
 800795c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007960:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007964:	e79c      	b.n	80078a0 <_strtod_l+0x980>
 8007966:	f1ba 0f01 	cmp.w	sl, #1
 800796a:	d102      	bne.n	8007972 <_strtod_l+0xa52>
 800796c:	2d00      	cmp	r5, #0
 800796e:	f43f ad8e 	beq.w	800748e <_strtod_l+0x56e>
 8007972:	2200      	movs	r2, #0
 8007974:	4b34      	ldr	r3, [pc, #208]	; (8007a48 <_strtod_l+0xb28>)
 8007976:	e78f      	b.n	8007898 <_strtod_l+0x978>
 8007978:	2600      	movs	r6, #0
 800797a:	4f32      	ldr	r7, [pc, #200]	; (8007a44 <_strtod_l+0xb24>)
 800797c:	e7ea      	b.n	8007954 <_strtod_l+0xa34>
 800797e:	4b31      	ldr	r3, [pc, #196]	; (8007a44 <_strtod_l+0xb24>)
 8007980:	4630      	mov	r0, r6
 8007982:	4639      	mov	r1, r7
 8007984:	2200      	movs	r2, #0
 8007986:	f7f8 fe37 	bl	80005f8 <__aeabi_dmul>
 800798a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800798c:	4606      	mov	r6, r0
 800798e:	460f      	mov	r7, r1
 8007990:	b933      	cbnz	r3, 80079a0 <_strtod_l+0xa80>
 8007992:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007996:	9010      	str	r0, [sp, #64]	; 0x40
 8007998:	9311      	str	r3, [sp, #68]	; 0x44
 800799a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800799e:	e7df      	b.n	8007960 <_strtod_l+0xa40>
 80079a0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80079a4:	e7f9      	b.n	800799a <_strtod_l+0xa7a>
 80079a6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079aa:	9b04      	ldr	r3, [sp, #16]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1ab      	bne.n	8007908 <_strtod_l+0x9e8>
 80079b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079b4:	0d1b      	lsrs	r3, r3, #20
 80079b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80079b8:	051b      	lsls	r3, r3, #20
 80079ba:	429a      	cmp	r2, r3
 80079bc:	465d      	mov	r5, fp
 80079be:	d1a3      	bne.n	8007908 <_strtod_l+0x9e8>
 80079c0:	4639      	mov	r1, r7
 80079c2:	4630      	mov	r0, r6
 80079c4:	f7f9 f8c8 	bl	8000b58 <__aeabi_d2iz>
 80079c8:	f7f8 fdac 	bl	8000524 <__aeabi_i2d>
 80079cc:	460b      	mov	r3, r1
 80079ce:	4602      	mov	r2, r0
 80079d0:	4639      	mov	r1, r7
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7f8 fc58 	bl	8000288 <__aeabi_dsub>
 80079d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079da:	4606      	mov	r6, r0
 80079dc:	460f      	mov	r7, r1
 80079de:	b933      	cbnz	r3, 80079ee <_strtod_l+0xace>
 80079e0:	f1ba 0f00 	cmp.w	sl, #0
 80079e4:	d103      	bne.n	80079ee <_strtod_l+0xace>
 80079e6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80079ea:	2d00      	cmp	r5, #0
 80079ec:	d06d      	beq.n	8007aca <_strtod_l+0xbaa>
 80079ee:	a30a      	add	r3, pc, #40	; (adr r3, 8007a18 <_strtod_l+0xaf8>)
 80079f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f4:	4630      	mov	r0, r6
 80079f6:	4639      	mov	r1, r7
 80079f8:	f7f9 f870 	bl	8000adc <__aeabi_dcmplt>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f47f acb8 	bne.w	8007372 <_strtod_l+0x452>
 8007a02:	a307      	add	r3, pc, #28	; (adr r3, 8007a20 <_strtod_l+0xb00>)
 8007a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a08:	4630      	mov	r0, r6
 8007a0a:	4639      	mov	r1, r7
 8007a0c:	f7f9 f884 	bl	8000b18 <__aeabi_dcmpgt>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	f43f af79 	beq.w	8007908 <_strtod_l+0x9e8>
 8007a16:	e4ac      	b.n	8007372 <_strtod_l+0x452>
 8007a18:	94a03595 	.word	0x94a03595
 8007a1c:	3fdfffff 	.word	0x3fdfffff
 8007a20:	35afe535 	.word	0x35afe535
 8007a24:	3fe00000 	.word	0x3fe00000
 8007a28:	000fffff 	.word	0x000fffff
 8007a2c:	7ff00000 	.word	0x7ff00000
 8007a30:	7fefffff 	.word	0x7fefffff
 8007a34:	39500000 	.word	0x39500000
 8007a38:	3ff00000 	.word	0x3ff00000
 8007a3c:	7fe00000 	.word	0x7fe00000
 8007a40:	7c9fffff 	.word	0x7c9fffff
 8007a44:	3fe00000 	.word	0x3fe00000
 8007a48:	bff00000 	.word	0xbff00000
 8007a4c:	9b04      	ldr	r3, [sp, #16]
 8007a4e:	b333      	cbz	r3, 8007a9e <_strtod_l+0xb7e>
 8007a50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a52:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a56:	d822      	bhi.n	8007a9e <_strtod_l+0xb7e>
 8007a58:	a327      	add	r3, pc, #156	; (adr r3, 8007af8 <_strtod_l+0xbd8>)
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	4630      	mov	r0, r6
 8007a60:	4639      	mov	r1, r7
 8007a62:	f7f9 f845 	bl	8000af0 <__aeabi_dcmple>
 8007a66:	b1a0      	cbz	r0, 8007a92 <_strtod_l+0xb72>
 8007a68:	4639      	mov	r1, r7
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	f7f9 f89c 	bl	8000ba8 <__aeabi_d2uiz>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	bf08      	it	eq
 8007a74:	2001      	moveq	r0, #1
 8007a76:	f7f8 fd45 	bl	8000504 <__aeabi_ui2d>
 8007a7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a7c:	4606      	mov	r6, r0
 8007a7e:	460f      	mov	r7, r1
 8007a80:	bb03      	cbnz	r3, 8007ac4 <_strtod_l+0xba4>
 8007a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a86:	9012      	str	r0, [sp, #72]	; 0x48
 8007a88:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a8a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007a8e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a96:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a9e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007aa2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007aa6:	f001 fff1 	bl	8009a8c <__ulp>
 8007aaa:	4650      	mov	r0, sl
 8007aac:	ec53 2b10 	vmov	r2, r3, d0
 8007ab0:	4659      	mov	r1, fp
 8007ab2:	f7f8 fda1 	bl	80005f8 <__aeabi_dmul>
 8007ab6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007aba:	f7f8 fbe7 	bl	800028c <__adddf3>
 8007abe:	4682      	mov	sl, r0
 8007ac0:	468b      	mov	fp, r1
 8007ac2:	e772      	b.n	80079aa <_strtod_l+0xa8a>
 8007ac4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007ac8:	e7df      	b.n	8007a8a <_strtod_l+0xb6a>
 8007aca:	a30d      	add	r3, pc, #52	; (adr r3, 8007b00 <_strtod_l+0xbe0>)
 8007acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad0:	f7f9 f804 	bl	8000adc <__aeabi_dcmplt>
 8007ad4:	e79c      	b.n	8007a10 <_strtod_l+0xaf0>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	930d      	str	r3, [sp, #52]	; 0x34
 8007ada:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007adc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ade:	6013      	str	r3, [r2, #0]
 8007ae0:	f7ff ba61 	b.w	8006fa6 <_strtod_l+0x86>
 8007ae4:	2b65      	cmp	r3, #101	; 0x65
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	f43f ab4e 	beq.w	800718a <_strtod_l+0x26a>
 8007aee:	2101      	movs	r1, #1
 8007af0:	4614      	mov	r4, r2
 8007af2:	9104      	str	r1, [sp, #16]
 8007af4:	f7ff bacb 	b.w	800708e <_strtod_l+0x16e>
 8007af8:	ffc00000 	.word	0xffc00000
 8007afc:	41dfffff 	.word	0x41dfffff
 8007b00:	94a03595 	.word	0x94a03595
 8007b04:	3fcfffff 	.word	0x3fcfffff

08007b08 <_strtod_r>:
 8007b08:	4b05      	ldr	r3, [pc, #20]	; (8007b20 <_strtod_r+0x18>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	b410      	push	{r4}
 8007b0e:	6a1b      	ldr	r3, [r3, #32]
 8007b10:	4c04      	ldr	r4, [pc, #16]	; (8007b24 <_strtod_r+0x1c>)
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	bf08      	it	eq
 8007b16:	4623      	moveq	r3, r4
 8007b18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b1c:	f7ff ba00 	b.w	8006f20 <_strtod_l>
 8007b20:	2000000c 	.word	0x2000000c
 8007b24:	20000070 	.word	0x20000070

08007b28 <_strtol_l.isra.0>:
 8007b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	4689      	mov	r9, r1
 8007b30:	4692      	mov	sl, r2
 8007b32:	461e      	mov	r6, r3
 8007b34:	460f      	mov	r7, r1
 8007b36:	463d      	mov	r5, r7
 8007b38:	9808      	ldr	r0, [sp, #32]
 8007b3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b3e:	f001 fc47 	bl	80093d0 <__locale_ctype_ptr_l>
 8007b42:	4420      	add	r0, r4
 8007b44:	7843      	ldrb	r3, [r0, #1]
 8007b46:	f013 0308 	ands.w	r3, r3, #8
 8007b4a:	d132      	bne.n	8007bb2 <_strtol_l.isra.0+0x8a>
 8007b4c:	2c2d      	cmp	r4, #45	; 0x2d
 8007b4e:	d132      	bne.n	8007bb6 <_strtol_l.isra.0+0x8e>
 8007b50:	787c      	ldrb	r4, [r7, #1]
 8007b52:	1cbd      	adds	r5, r7, #2
 8007b54:	2201      	movs	r2, #1
 8007b56:	2e00      	cmp	r6, #0
 8007b58:	d05d      	beq.n	8007c16 <_strtol_l.isra.0+0xee>
 8007b5a:	2e10      	cmp	r6, #16
 8007b5c:	d109      	bne.n	8007b72 <_strtol_l.isra.0+0x4a>
 8007b5e:	2c30      	cmp	r4, #48	; 0x30
 8007b60:	d107      	bne.n	8007b72 <_strtol_l.isra.0+0x4a>
 8007b62:	782b      	ldrb	r3, [r5, #0]
 8007b64:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007b68:	2b58      	cmp	r3, #88	; 0x58
 8007b6a:	d14f      	bne.n	8007c0c <_strtol_l.isra.0+0xe4>
 8007b6c:	786c      	ldrb	r4, [r5, #1]
 8007b6e:	2610      	movs	r6, #16
 8007b70:	3502      	adds	r5, #2
 8007b72:	2a00      	cmp	r2, #0
 8007b74:	bf14      	ite	ne
 8007b76:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007b7a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007b7e:	2700      	movs	r7, #0
 8007b80:	fbb1 fcf6 	udiv	ip, r1, r6
 8007b84:	4638      	mov	r0, r7
 8007b86:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007b8a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007b8e:	2b09      	cmp	r3, #9
 8007b90:	d817      	bhi.n	8007bc2 <_strtol_l.isra.0+0x9a>
 8007b92:	461c      	mov	r4, r3
 8007b94:	42a6      	cmp	r6, r4
 8007b96:	dd23      	ble.n	8007be0 <_strtol_l.isra.0+0xb8>
 8007b98:	1c7b      	adds	r3, r7, #1
 8007b9a:	d007      	beq.n	8007bac <_strtol_l.isra.0+0x84>
 8007b9c:	4584      	cmp	ip, r0
 8007b9e:	d31c      	bcc.n	8007bda <_strtol_l.isra.0+0xb2>
 8007ba0:	d101      	bne.n	8007ba6 <_strtol_l.isra.0+0x7e>
 8007ba2:	45a6      	cmp	lr, r4
 8007ba4:	db19      	blt.n	8007bda <_strtol_l.isra.0+0xb2>
 8007ba6:	fb00 4006 	mla	r0, r0, r6, r4
 8007baa:	2701      	movs	r7, #1
 8007bac:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bb0:	e7eb      	b.n	8007b8a <_strtol_l.isra.0+0x62>
 8007bb2:	462f      	mov	r7, r5
 8007bb4:	e7bf      	b.n	8007b36 <_strtol_l.isra.0+0xe>
 8007bb6:	2c2b      	cmp	r4, #43	; 0x2b
 8007bb8:	bf04      	itt	eq
 8007bba:	1cbd      	addeq	r5, r7, #2
 8007bbc:	787c      	ldrbeq	r4, [r7, #1]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	e7c9      	b.n	8007b56 <_strtol_l.isra.0+0x2e>
 8007bc2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007bc6:	2b19      	cmp	r3, #25
 8007bc8:	d801      	bhi.n	8007bce <_strtol_l.isra.0+0xa6>
 8007bca:	3c37      	subs	r4, #55	; 0x37
 8007bcc:	e7e2      	b.n	8007b94 <_strtol_l.isra.0+0x6c>
 8007bce:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007bd2:	2b19      	cmp	r3, #25
 8007bd4:	d804      	bhi.n	8007be0 <_strtol_l.isra.0+0xb8>
 8007bd6:	3c57      	subs	r4, #87	; 0x57
 8007bd8:	e7dc      	b.n	8007b94 <_strtol_l.isra.0+0x6c>
 8007bda:	f04f 37ff 	mov.w	r7, #4294967295
 8007bde:	e7e5      	b.n	8007bac <_strtol_l.isra.0+0x84>
 8007be0:	1c7b      	adds	r3, r7, #1
 8007be2:	d108      	bne.n	8007bf6 <_strtol_l.isra.0+0xce>
 8007be4:	2322      	movs	r3, #34	; 0x22
 8007be6:	f8c8 3000 	str.w	r3, [r8]
 8007bea:	4608      	mov	r0, r1
 8007bec:	f1ba 0f00 	cmp.w	sl, #0
 8007bf0:	d107      	bne.n	8007c02 <_strtol_l.isra.0+0xda>
 8007bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf6:	b102      	cbz	r2, 8007bfa <_strtol_l.isra.0+0xd2>
 8007bf8:	4240      	negs	r0, r0
 8007bfa:	f1ba 0f00 	cmp.w	sl, #0
 8007bfe:	d0f8      	beq.n	8007bf2 <_strtol_l.isra.0+0xca>
 8007c00:	b10f      	cbz	r7, 8007c06 <_strtol_l.isra.0+0xde>
 8007c02:	f105 39ff 	add.w	r9, r5, #4294967295
 8007c06:	f8ca 9000 	str.w	r9, [sl]
 8007c0a:	e7f2      	b.n	8007bf2 <_strtol_l.isra.0+0xca>
 8007c0c:	2430      	movs	r4, #48	; 0x30
 8007c0e:	2e00      	cmp	r6, #0
 8007c10:	d1af      	bne.n	8007b72 <_strtol_l.isra.0+0x4a>
 8007c12:	2608      	movs	r6, #8
 8007c14:	e7ad      	b.n	8007b72 <_strtol_l.isra.0+0x4a>
 8007c16:	2c30      	cmp	r4, #48	; 0x30
 8007c18:	d0a3      	beq.n	8007b62 <_strtol_l.isra.0+0x3a>
 8007c1a:	260a      	movs	r6, #10
 8007c1c:	e7a9      	b.n	8007b72 <_strtol_l.isra.0+0x4a>
	...

08007c20 <_strtol_r>:
 8007c20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c22:	4c06      	ldr	r4, [pc, #24]	; (8007c3c <_strtol_r+0x1c>)
 8007c24:	4d06      	ldr	r5, [pc, #24]	; (8007c40 <_strtol_r+0x20>)
 8007c26:	6824      	ldr	r4, [r4, #0]
 8007c28:	6a24      	ldr	r4, [r4, #32]
 8007c2a:	2c00      	cmp	r4, #0
 8007c2c:	bf08      	it	eq
 8007c2e:	462c      	moveq	r4, r5
 8007c30:	9400      	str	r4, [sp, #0]
 8007c32:	f7ff ff79 	bl	8007b28 <_strtol_l.isra.0>
 8007c36:	b003      	add	sp, #12
 8007c38:	bd30      	pop	{r4, r5, pc}
 8007c3a:	bf00      	nop
 8007c3c:	2000000c 	.word	0x2000000c
 8007c40:	20000070 	.word	0x20000070

08007c44 <_vsiprintf_r>:
 8007c44:	b500      	push	{lr}
 8007c46:	b09b      	sub	sp, #108	; 0x6c
 8007c48:	9100      	str	r1, [sp, #0]
 8007c4a:	9104      	str	r1, [sp, #16]
 8007c4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c50:	9105      	str	r1, [sp, #20]
 8007c52:	9102      	str	r1, [sp, #8]
 8007c54:	4905      	ldr	r1, [pc, #20]	; (8007c6c <_vsiprintf_r+0x28>)
 8007c56:	9103      	str	r1, [sp, #12]
 8007c58:	4669      	mov	r1, sp
 8007c5a:	f002 f95b 	bl	8009f14 <_svfiprintf_r>
 8007c5e:	9b00      	ldr	r3, [sp, #0]
 8007c60:	2200      	movs	r2, #0
 8007c62:	701a      	strb	r2, [r3, #0]
 8007c64:	b01b      	add	sp, #108	; 0x6c
 8007c66:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c6a:	bf00      	nop
 8007c6c:	ffff0208 	.word	0xffff0208

08007c70 <vsiprintf>:
 8007c70:	4613      	mov	r3, r2
 8007c72:	460a      	mov	r2, r1
 8007c74:	4601      	mov	r1, r0
 8007c76:	4802      	ldr	r0, [pc, #8]	; (8007c80 <vsiprintf+0x10>)
 8007c78:	6800      	ldr	r0, [r0, #0]
 8007c7a:	f7ff bfe3 	b.w	8007c44 <_vsiprintf_r>
 8007c7e:	bf00      	nop
 8007c80:	2000000c 	.word	0x2000000c

08007c84 <__swbuf_r>:
 8007c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c86:	460e      	mov	r6, r1
 8007c88:	4614      	mov	r4, r2
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	b118      	cbz	r0, 8007c96 <__swbuf_r+0x12>
 8007c8e:	6983      	ldr	r3, [r0, #24]
 8007c90:	b90b      	cbnz	r3, 8007c96 <__swbuf_r+0x12>
 8007c92:	f000 ffed 	bl	8008c70 <__sinit>
 8007c96:	4b21      	ldr	r3, [pc, #132]	; (8007d1c <__swbuf_r+0x98>)
 8007c98:	429c      	cmp	r4, r3
 8007c9a:	d12a      	bne.n	8007cf2 <__swbuf_r+0x6e>
 8007c9c:	686c      	ldr	r4, [r5, #4]
 8007c9e:	69a3      	ldr	r3, [r4, #24]
 8007ca0:	60a3      	str	r3, [r4, #8]
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	071a      	lsls	r2, r3, #28
 8007ca6:	d52e      	bpl.n	8007d06 <__swbuf_r+0x82>
 8007ca8:	6923      	ldr	r3, [r4, #16]
 8007caa:	b363      	cbz	r3, 8007d06 <__swbuf_r+0x82>
 8007cac:	6923      	ldr	r3, [r4, #16]
 8007cae:	6820      	ldr	r0, [r4, #0]
 8007cb0:	1ac0      	subs	r0, r0, r3
 8007cb2:	6963      	ldr	r3, [r4, #20]
 8007cb4:	b2f6      	uxtb	r6, r6
 8007cb6:	4283      	cmp	r3, r0
 8007cb8:	4637      	mov	r7, r6
 8007cba:	dc04      	bgt.n	8007cc6 <__swbuf_r+0x42>
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	f000 ff6c 	bl	8008b9c <_fflush_r>
 8007cc4:	bb28      	cbnz	r0, 8007d12 <__swbuf_r+0x8e>
 8007cc6:	68a3      	ldr	r3, [r4, #8]
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	60a3      	str	r3, [r4, #8]
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	1c5a      	adds	r2, r3, #1
 8007cd0:	6022      	str	r2, [r4, #0]
 8007cd2:	701e      	strb	r6, [r3, #0]
 8007cd4:	6963      	ldr	r3, [r4, #20]
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	4283      	cmp	r3, r0
 8007cda:	d004      	beq.n	8007ce6 <__swbuf_r+0x62>
 8007cdc:	89a3      	ldrh	r3, [r4, #12]
 8007cde:	07db      	lsls	r3, r3, #31
 8007ce0:	d519      	bpl.n	8007d16 <__swbuf_r+0x92>
 8007ce2:	2e0a      	cmp	r6, #10
 8007ce4:	d117      	bne.n	8007d16 <__swbuf_r+0x92>
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 ff57 	bl	8008b9c <_fflush_r>
 8007cee:	b190      	cbz	r0, 8007d16 <__swbuf_r+0x92>
 8007cf0:	e00f      	b.n	8007d12 <__swbuf_r+0x8e>
 8007cf2:	4b0b      	ldr	r3, [pc, #44]	; (8007d20 <__swbuf_r+0x9c>)
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	d101      	bne.n	8007cfc <__swbuf_r+0x78>
 8007cf8:	68ac      	ldr	r4, [r5, #8]
 8007cfa:	e7d0      	b.n	8007c9e <__swbuf_r+0x1a>
 8007cfc:	4b09      	ldr	r3, [pc, #36]	; (8007d24 <__swbuf_r+0xa0>)
 8007cfe:	429c      	cmp	r4, r3
 8007d00:	bf08      	it	eq
 8007d02:	68ec      	ldreq	r4, [r5, #12]
 8007d04:	e7cb      	b.n	8007c9e <__swbuf_r+0x1a>
 8007d06:	4621      	mov	r1, r4
 8007d08:	4628      	mov	r0, r5
 8007d0a:	f000 f80d 	bl	8007d28 <__swsetup_r>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	d0cc      	beq.n	8007cac <__swbuf_r+0x28>
 8007d12:	f04f 37ff 	mov.w	r7, #4294967295
 8007d16:	4638      	mov	r0, r7
 8007d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	08013050 	.word	0x08013050
 8007d20:	08013070 	.word	0x08013070
 8007d24:	08013030 	.word	0x08013030

08007d28 <__swsetup_r>:
 8007d28:	4b32      	ldr	r3, [pc, #200]	; (8007df4 <__swsetup_r+0xcc>)
 8007d2a:	b570      	push	{r4, r5, r6, lr}
 8007d2c:	681d      	ldr	r5, [r3, #0]
 8007d2e:	4606      	mov	r6, r0
 8007d30:	460c      	mov	r4, r1
 8007d32:	b125      	cbz	r5, 8007d3e <__swsetup_r+0x16>
 8007d34:	69ab      	ldr	r3, [r5, #24]
 8007d36:	b913      	cbnz	r3, 8007d3e <__swsetup_r+0x16>
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f000 ff99 	bl	8008c70 <__sinit>
 8007d3e:	4b2e      	ldr	r3, [pc, #184]	; (8007df8 <__swsetup_r+0xd0>)
 8007d40:	429c      	cmp	r4, r3
 8007d42:	d10f      	bne.n	8007d64 <__swsetup_r+0x3c>
 8007d44:	686c      	ldr	r4, [r5, #4]
 8007d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	0715      	lsls	r5, r2, #28
 8007d4e:	d42c      	bmi.n	8007daa <__swsetup_r+0x82>
 8007d50:	06d0      	lsls	r0, r2, #27
 8007d52:	d411      	bmi.n	8007d78 <__swsetup_r+0x50>
 8007d54:	2209      	movs	r2, #9
 8007d56:	6032      	str	r2, [r6, #0]
 8007d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d5c:	81a3      	strh	r3, [r4, #12]
 8007d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d62:	e03e      	b.n	8007de2 <__swsetup_r+0xba>
 8007d64:	4b25      	ldr	r3, [pc, #148]	; (8007dfc <__swsetup_r+0xd4>)
 8007d66:	429c      	cmp	r4, r3
 8007d68:	d101      	bne.n	8007d6e <__swsetup_r+0x46>
 8007d6a:	68ac      	ldr	r4, [r5, #8]
 8007d6c:	e7eb      	b.n	8007d46 <__swsetup_r+0x1e>
 8007d6e:	4b24      	ldr	r3, [pc, #144]	; (8007e00 <__swsetup_r+0xd8>)
 8007d70:	429c      	cmp	r4, r3
 8007d72:	bf08      	it	eq
 8007d74:	68ec      	ldreq	r4, [r5, #12]
 8007d76:	e7e6      	b.n	8007d46 <__swsetup_r+0x1e>
 8007d78:	0751      	lsls	r1, r2, #29
 8007d7a:	d512      	bpl.n	8007da2 <__swsetup_r+0x7a>
 8007d7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d7e:	b141      	cbz	r1, 8007d92 <__swsetup_r+0x6a>
 8007d80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d84:	4299      	cmp	r1, r3
 8007d86:	d002      	beq.n	8007d8e <__swsetup_r+0x66>
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f001 ffc1 	bl	8009d10 <_free_r>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	6363      	str	r3, [r4, #52]	; 0x34
 8007d92:	89a3      	ldrh	r3, [r4, #12]
 8007d94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d98:	81a3      	strh	r3, [r4, #12]
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	6063      	str	r3, [r4, #4]
 8007d9e:	6923      	ldr	r3, [r4, #16]
 8007da0:	6023      	str	r3, [r4, #0]
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	f043 0308 	orr.w	r3, r3, #8
 8007da8:	81a3      	strh	r3, [r4, #12]
 8007daa:	6923      	ldr	r3, [r4, #16]
 8007dac:	b94b      	cbnz	r3, 8007dc2 <__swsetup_r+0x9a>
 8007dae:	89a3      	ldrh	r3, [r4, #12]
 8007db0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007db4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007db8:	d003      	beq.n	8007dc2 <__swsetup_r+0x9a>
 8007dba:	4621      	mov	r1, r4
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	f001 fb3f 	bl	8009440 <__smakebuf_r>
 8007dc2:	89a2      	ldrh	r2, [r4, #12]
 8007dc4:	f012 0301 	ands.w	r3, r2, #1
 8007dc8:	d00c      	beq.n	8007de4 <__swsetup_r+0xbc>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	60a3      	str	r3, [r4, #8]
 8007dce:	6963      	ldr	r3, [r4, #20]
 8007dd0:	425b      	negs	r3, r3
 8007dd2:	61a3      	str	r3, [r4, #24]
 8007dd4:	6923      	ldr	r3, [r4, #16]
 8007dd6:	b953      	cbnz	r3, 8007dee <__swsetup_r+0xc6>
 8007dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ddc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007de0:	d1ba      	bne.n	8007d58 <__swsetup_r+0x30>
 8007de2:	bd70      	pop	{r4, r5, r6, pc}
 8007de4:	0792      	lsls	r2, r2, #30
 8007de6:	bf58      	it	pl
 8007de8:	6963      	ldrpl	r3, [r4, #20]
 8007dea:	60a3      	str	r3, [r4, #8]
 8007dec:	e7f2      	b.n	8007dd4 <__swsetup_r+0xac>
 8007dee:	2000      	movs	r0, #0
 8007df0:	e7f7      	b.n	8007de2 <__swsetup_r+0xba>
 8007df2:	bf00      	nop
 8007df4:	2000000c 	.word	0x2000000c
 8007df8:	08013050 	.word	0x08013050
 8007dfc:	08013070 	.word	0x08013070
 8007e00:	08013030 	.word	0x08013030

08007e04 <quorem>:
 8007e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e08:	6903      	ldr	r3, [r0, #16]
 8007e0a:	690c      	ldr	r4, [r1, #16]
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	4680      	mov	r8, r0
 8007e10:	f2c0 8082 	blt.w	8007f18 <quorem+0x114>
 8007e14:	3c01      	subs	r4, #1
 8007e16:	f101 0714 	add.w	r7, r1, #20
 8007e1a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007e1e:	f100 0614 	add.w	r6, r0, #20
 8007e22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007e26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007e2a:	eb06 030c 	add.w	r3, r6, ip
 8007e2e:	3501      	adds	r5, #1
 8007e30:	eb07 090c 	add.w	r9, r7, ip
 8007e34:	9301      	str	r3, [sp, #4]
 8007e36:	fbb0 f5f5 	udiv	r5, r0, r5
 8007e3a:	b395      	cbz	r5, 8007ea2 <quorem+0x9e>
 8007e3c:	f04f 0a00 	mov.w	sl, #0
 8007e40:	4638      	mov	r0, r7
 8007e42:	46b6      	mov	lr, r6
 8007e44:	46d3      	mov	fp, sl
 8007e46:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e4a:	b293      	uxth	r3, r2
 8007e4c:	fb05 a303 	mla	r3, r5, r3, sl
 8007e50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	ebab 0303 	sub.w	r3, fp, r3
 8007e5a:	0c12      	lsrs	r2, r2, #16
 8007e5c:	f8de b000 	ldr.w	fp, [lr]
 8007e60:	fb05 a202 	mla	r2, r5, r2, sl
 8007e64:	fa13 f38b 	uxtah	r3, r3, fp
 8007e68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007e6c:	fa1f fb82 	uxth.w	fp, r2
 8007e70:	f8de 2000 	ldr.w	r2, [lr]
 8007e74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007e78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e82:	4581      	cmp	r9, r0
 8007e84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007e88:	f84e 3b04 	str.w	r3, [lr], #4
 8007e8c:	d2db      	bcs.n	8007e46 <quorem+0x42>
 8007e8e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007e92:	b933      	cbnz	r3, 8007ea2 <quorem+0x9e>
 8007e94:	9b01      	ldr	r3, [sp, #4]
 8007e96:	3b04      	subs	r3, #4
 8007e98:	429e      	cmp	r6, r3
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	d330      	bcc.n	8007f00 <quorem+0xfc>
 8007e9e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	f001 fd7a 	bl	800999c <__mcmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	db25      	blt.n	8007ef8 <quorem+0xf4>
 8007eac:	3501      	adds	r5, #1
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f04f 0c00 	mov.w	ip, #0
 8007eb4:	f857 2b04 	ldr.w	r2, [r7], #4
 8007eb8:	f8d0 e000 	ldr.w	lr, [r0]
 8007ebc:	b293      	uxth	r3, r2
 8007ebe:	ebac 0303 	sub.w	r3, ip, r3
 8007ec2:	0c12      	lsrs	r2, r2, #16
 8007ec4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ec8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ecc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ed6:	45b9      	cmp	r9, r7
 8007ed8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007edc:	f840 3b04 	str.w	r3, [r0], #4
 8007ee0:	d2e8      	bcs.n	8007eb4 <quorem+0xb0>
 8007ee2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007ee6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007eea:	b92a      	cbnz	r2, 8007ef8 <quorem+0xf4>
 8007eec:	3b04      	subs	r3, #4
 8007eee:	429e      	cmp	r6, r3
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	d30b      	bcc.n	8007f0c <quorem+0x108>
 8007ef4:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ef8:	4628      	mov	r0, r5
 8007efa:	b003      	add	sp, #12
 8007efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f00:	6812      	ldr	r2, [r2, #0]
 8007f02:	3b04      	subs	r3, #4
 8007f04:	2a00      	cmp	r2, #0
 8007f06:	d1ca      	bne.n	8007e9e <quorem+0x9a>
 8007f08:	3c01      	subs	r4, #1
 8007f0a:	e7c5      	b.n	8007e98 <quorem+0x94>
 8007f0c:	6812      	ldr	r2, [r2, #0]
 8007f0e:	3b04      	subs	r3, #4
 8007f10:	2a00      	cmp	r2, #0
 8007f12:	d1ef      	bne.n	8007ef4 <quorem+0xf0>
 8007f14:	3c01      	subs	r4, #1
 8007f16:	e7ea      	b.n	8007eee <quorem+0xea>
 8007f18:	2000      	movs	r0, #0
 8007f1a:	e7ee      	b.n	8007efa <quorem+0xf6>
 8007f1c:	0000      	movs	r0, r0
	...

08007f20 <_dtoa_r>:
 8007f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f24:	ec57 6b10 	vmov	r6, r7, d0
 8007f28:	b097      	sub	sp, #92	; 0x5c
 8007f2a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f2c:	9106      	str	r1, [sp, #24]
 8007f2e:	4604      	mov	r4, r0
 8007f30:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f32:	9312      	str	r3, [sp, #72]	; 0x48
 8007f34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f38:	e9cd 6700 	strd	r6, r7, [sp]
 8007f3c:	b93d      	cbnz	r5, 8007f4e <_dtoa_r+0x2e>
 8007f3e:	2010      	movs	r0, #16
 8007f40:	f001 fabe 	bl	80094c0 <malloc>
 8007f44:	6260      	str	r0, [r4, #36]	; 0x24
 8007f46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f4a:	6005      	str	r5, [r0, #0]
 8007f4c:	60c5      	str	r5, [r0, #12]
 8007f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f50:	6819      	ldr	r1, [r3, #0]
 8007f52:	b151      	cbz	r1, 8007f6a <_dtoa_r+0x4a>
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	604a      	str	r2, [r1, #4]
 8007f58:	2301      	movs	r3, #1
 8007f5a:	4093      	lsls	r3, r2
 8007f5c:	608b      	str	r3, [r1, #8]
 8007f5e:	4620      	mov	r0, r4
 8007f60:	f001 fafc 	bl	800955c <_Bfree>
 8007f64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f66:	2200      	movs	r2, #0
 8007f68:	601a      	str	r2, [r3, #0]
 8007f6a:	1e3b      	subs	r3, r7, #0
 8007f6c:	bfbb      	ittet	lt
 8007f6e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f72:	9301      	strlt	r3, [sp, #4]
 8007f74:	2300      	movge	r3, #0
 8007f76:	2201      	movlt	r2, #1
 8007f78:	bfac      	ite	ge
 8007f7a:	f8c8 3000 	strge.w	r3, [r8]
 8007f7e:	f8c8 2000 	strlt.w	r2, [r8]
 8007f82:	4baf      	ldr	r3, [pc, #700]	; (8008240 <_dtoa_r+0x320>)
 8007f84:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007f88:	ea33 0308 	bics.w	r3, r3, r8
 8007f8c:	d114      	bne.n	8007fb8 <_dtoa_r+0x98>
 8007f8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f90:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	9b00      	ldr	r3, [sp, #0]
 8007f98:	b923      	cbnz	r3, 8007fa4 <_dtoa_r+0x84>
 8007f9a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	f000 8542 	beq.w	8008a28 <_dtoa_r+0xb08>
 8007fa4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fa6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008254 <_dtoa_r+0x334>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 8544 	beq.w	8008a38 <_dtoa_r+0xb18>
 8007fb0:	f10b 0303 	add.w	r3, fp, #3
 8007fb4:	f000 bd3e 	b.w	8008a34 <_dtoa_r+0xb14>
 8007fb8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	f7f8 fd80 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fc8:	4681      	mov	r9, r0
 8007fca:	b168      	cbz	r0, 8007fe8 <_dtoa_r+0xc8>
 8007fcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fce:	2301      	movs	r3, #1
 8007fd0:	6013      	str	r3, [r2, #0]
 8007fd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8524 	beq.w	8008a22 <_dtoa_r+0xb02>
 8007fda:	4b9a      	ldr	r3, [pc, #616]	; (8008244 <_dtoa_r+0x324>)
 8007fdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fde:	f103 3bff 	add.w	fp, r3, #4294967295
 8007fe2:	6013      	str	r3, [r2, #0]
 8007fe4:	f000 bd28 	b.w	8008a38 <_dtoa_r+0xb18>
 8007fe8:	aa14      	add	r2, sp, #80	; 0x50
 8007fea:	a915      	add	r1, sp, #84	; 0x54
 8007fec:	ec47 6b10 	vmov	d0, r6, r7
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f001 fdc1 	bl	8009b78 <__d2b>
 8007ff6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007ffa:	9004      	str	r0, [sp, #16]
 8007ffc:	2d00      	cmp	r5, #0
 8007ffe:	d07c      	beq.n	80080fa <_dtoa_r+0x1da>
 8008000:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008004:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008008:	46b2      	mov	sl, r6
 800800a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800800e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008012:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008016:	2200      	movs	r2, #0
 8008018:	4b8b      	ldr	r3, [pc, #556]	; (8008248 <_dtoa_r+0x328>)
 800801a:	4650      	mov	r0, sl
 800801c:	4659      	mov	r1, fp
 800801e:	f7f8 f933 	bl	8000288 <__aeabi_dsub>
 8008022:	a381      	add	r3, pc, #516	; (adr r3, 8008228 <_dtoa_r+0x308>)
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f7f8 fae6 	bl	80005f8 <__aeabi_dmul>
 800802c:	a380      	add	r3, pc, #512	; (adr r3, 8008230 <_dtoa_r+0x310>)
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	f7f8 f92b 	bl	800028c <__adddf3>
 8008036:	4606      	mov	r6, r0
 8008038:	4628      	mov	r0, r5
 800803a:	460f      	mov	r7, r1
 800803c:	f7f8 fa72 	bl	8000524 <__aeabi_i2d>
 8008040:	a37d      	add	r3, pc, #500	; (adr r3, 8008238 <_dtoa_r+0x318>)
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f7f8 fad7 	bl	80005f8 <__aeabi_dmul>
 800804a:	4602      	mov	r2, r0
 800804c:	460b      	mov	r3, r1
 800804e:	4630      	mov	r0, r6
 8008050:	4639      	mov	r1, r7
 8008052:	f7f8 f91b 	bl	800028c <__adddf3>
 8008056:	4606      	mov	r6, r0
 8008058:	460f      	mov	r7, r1
 800805a:	f7f8 fd7d 	bl	8000b58 <__aeabi_d2iz>
 800805e:	2200      	movs	r2, #0
 8008060:	4682      	mov	sl, r0
 8008062:	2300      	movs	r3, #0
 8008064:	4630      	mov	r0, r6
 8008066:	4639      	mov	r1, r7
 8008068:	f7f8 fd38 	bl	8000adc <__aeabi_dcmplt>
 800806c:	b148      	cbz	r0, 8008082 <_dtoa_r+0x162>
 800806e:	4650      	mov	r0, sl
 8008070:	f7f8 fa58 	bl	8000524 <__aeabi_i2d>
 8008074:	4632      	mov	r2, r6
 8008076:	463b      	mov	r3, r7
 8008078:	f7f8 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800807c:	b908      	cbnz	r0, 8008082 <_dtoa_r+0x162>
 800807e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008082:	f1ba 0f16 	cmp.w	sl, #22
 8008086:	d859      	bhi.n	800813c <_dtoa_r+0x21c>
 8008088:	4970      	ldr	r1, [pc, #448]	; (800824c <_dtoa_r+0x32c>)
 800808a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800808e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008092:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008096:	f7f8 fd3f 	bl	8000b18 <__aeabi_dcmpgt>
 800809a:	2800      	cmp	r0, #0
 800809c:	d050      	beq.n	8008140 <_dtoa_r+0x220>
 800809e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080a2:	2300      	movs	r3, #0
 80080a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80080a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080a8:	1b5d      	subs	r5, r3, r5
 80080aa:	f1b5 0801 	subs.w	r8, r5, #1
 80080ae:	bf49      	itett	mi
 80080b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80080b4:	2300      	movpl	r3, #0
 80080b6:	9305      	strmi	r3, [sp, #20]
 80080b8:	f04f 0800 	movmi.w	r8, #0
 80080bc:	bf58      	it	pl
 80080be:	9305      	strpl	r3, [sp, #20]
 80080c0:	f1ba 0f00 	cmp.w	sl, #0
 80080c4:	db3e      	blt.n	8008144 <_dtoa_r+0x224>
 80080c6:	2300      	movs	r3, #0
 80080c8:	44d0      	add	r8, sl
 80080ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80080ce:	9307      	str	r3, [sp, #28]
 80080d0:	9b06      	ldr	r3, [sp, #24]
 80080d2:	2b09      	cmp	r3, #9
 80080d4:	f200 8090 	bhi.w	80081f8 <_dtoa_r+0x2d8>
 80080d8:	2b05      	cmp	r3, #5
 80080da:	bfc4      	itt	gt
 80080dc:	3b04      	subgt	r3, #4
 80080de:	9306      	strgt	r3, [sp, #24]
 80080e0:	9b06      	ldr	r3, [sp, #24]
 80080e2:	f1a3 0302 	sub.w	r3, r3, #2
 80080e6:	bfcc      	ite	gt
 80080e8:	2500      	movgt	r5, #0
 80080ea:	2501      	movle	r5, #1
 80080ec:	2b03      	cmp	r3, #3
 80080ee:	f200 808f 	bhi.w	8008210 <_dtoa_r+0x2f0>
 80080f2:	e8df f003 	tbb	[pc, r3]
 80080f6:	7f7d      	.short	0x7f7d
 80080f8:	7131      	.short	0x7131
 80080fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80080fe:	441d      	add	r5, r3
 8008100:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008104:	2820      	cmp	r0, #32
 8008106:	dd13      	ble.n	8008130 <_dtoa_r+0x210>
 8008108:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800810c:	9b00      	ldr	r3, [sp, #0]
 800810e:	fa08 f800 	lsl.w	r8, r8, r0
 8008112:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008116:	fa23 f000 	lsr.w	r0, r3, r0
 800811a:	ea48 0000 	orr.w	r0, r8, r0
 800811e:	f7f8 f9f1 	bl	8000504 <__aeabi_ui2d>
 8008122:	2301      	movs	r3, #1
 8008124:	4682      	mov	sl, r0
 8008126:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800812a:	3d01      	subs	r5, #1
 800812c:	9313      	str	r3, [sp, #76]	; 0x4c
 800812e:	e772      	b.n	8008016 <_dtoa_r+0xf6>
 8008130:	9b00      	ldr	r3, [sp, #0]
 8008132:	f1c0 0020 	rsb	r0, r0, #32
 8008136:	fa03 f000 	lsl.w	r0, r3, r0
 800813a:	e7f0      	b.n	800811e <_dtoa_r+0x1fe>
 800813c:	2301      	movs	r3, #1
 800813e:	e7b1      	b.n	80080a4 <_dtoa_r+0x184>
 8008140:	900f      	str	r0, [sp, #60]	; 0x3c
 8008142:	e7b0      	b.n	80080a6 <_dtoa_r+0x186>
 8008144:	9b05      	ldr	r3, [sp, #20]
 8008146:	eba3 030a 	sub.w	r3, r3, sl
 800814a:	9305      	str	r3, [sp, #20]
 800814c:	f1ca 0300 	rsb	r3, sl, #0
 8008150:	9307      	str	r3, [sp, #28]
 8008152:	2300      	movs	r3, #0
 8008154:	930e      	str	r3, [sp, #56]	; 0x38
 8008156:	e7bb      	b.n	80080d0 <_dtoa_r+0x1b0>
 8008158:	2301      	movs	r3, #1
 800815a:	930a      	str	r3, [sp, #40]	; 0x28
 800815c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800815e:	2b00      	cmp	r3, #0
 8008160:	dd59      	ble.n	8008216 <_dtoa_r+0x2f6>
 8008162:	9302      	str	r3, [sp, #8]
 8008164:	4699      	mov	r9, r3
 8008166:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008168:	2200      	movs	r2, #0
 800816a:	6072      	str	r2, [r6, #4]
 800816c:	2204      	movs	r2, #4
 800816e:	f102 0014 	add.w	r0, r2, #20
 8008172:	4298      	cmp	r0, r3
 8008174:	6871      	ldr	r1, [r6, #4]
 8008176:	d953      	bls.n	8008220 <_dtoa_r+0x300>
 8008178:	4620      	mov	r0, r4
 800817a:	f001 f9bb 	bl	80094f4 <_Balloc>
 800817e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008180:	6030      	str	r0, [r6, #0]
 8008182:	f1b9 0f0e 	cmp.w	r9, #14
 8008186:	f8d3 b000 	ldr.w	fp, [r3]
 800818a:	f200 80e6 	bhi.w	800835a <_dtoa_r+0x43a>
 800818e:	2d00      	cmp	r5, #0
 8008190:	f000 80e3 	beq.w	800835a <_dtoa_r+0x43a>
 8008194:	ed9d 7b00 	vldr	d7, [sp]
 8008198:	f1ba 0f00 	cmp.w	sl, #0
 800819c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80081a0:	dd74      	ble.n	800828c <_dtoa_r+0x36c>
 80081a2:	4a2a      	ldr	r2, [pc, #168]	; (800824c <_dtoa_r+0x32c>)
 80081a4:	f00a 030f 	and.w	r3, sl, #15
 80081a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80081ac:	ed93 7b00 	vldr	d7, [r3]
 80081b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80081b4:	06f0      	lsls	r0, r6, #27
 80081b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80081ba:	d565      	bpl.n	8008288 <_dtoa_r+0x368>
 80081bc:	4b24      	ldr	r3, [pc, #144]	; (8008250 <_dtoa_r+0x330>)
 80081be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081c6:	f7f8 fb41 	bl	800084c <__aeabi_ddiv>
 80081ca:	e9cd 0100 	strd	r0, r1, [sp]
 80081ce:	f006 060f 	and.w	r6, r6, #15
 80081d2:	2503      	movs	r5, #3
 80081d4:	4f1e      	ldr	r7, [pc, #120]	; (8008250 <_dtoa_r+0x330>)
 80081d6:	e04c      	b.n	8008272 <_dtoa_r+0x352>
 80081d8:	2301      	movs	r3, #1
 80081da:	930a      	str	r3, [sp, #40]	; 0x28
 80081dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081de:	4453      	add	r3, sl
 80081e0:	f103 0901 	add.w	r9, r3, #1
 80081e4:	9302      	str	r3, [sp, #8]
 80081e6:	464b      	mov	r3, r9
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	bfb8      	it	lt
 80081ec:	2301      	movlt	r3, #1
 80081ee:	e7ba      	b.n	8008166 <_dtoa_r+0x246>
 80081f0:	2300      	movs	r3, #0
 80081f2:	e7b2      	b.n	800815a <_dtoa_r+0x23a>
 80081f4:	2300      	movs	r3, #0
 80081f6:	e7f0      	b.n	80081da <_dtoa_r+0x2ba>
 80081f8:	2501      	movs	r5, #1
 80081fa:	2300      	movs	r3, #0
 80081fc:	9306      	str	r3, [sp, #24]
 80081fe:	950a      	str	r5, [sp, #40]	; 0x28
 8008200:	f04f 33ff 	mov.w	r3, #4294967295
 8008204:	9302      	str	r3, [sp, #8]
 8008206:	4699      	mov	r9, r3
 8008208:	2200      	movs	r2, #0
 800820a:	2312      	movs	r3, #18
 800820c:	920b      	str	r2, [sp, #44]	; 0x2c
 800820e:	e7aa      	b.n	8008166 <_dtoa_r+0x246>
 8008210:	2301      	movs	r3, #1
 8008212:	930a      	str	r3, [sp, #40]	; 0x28
 8008214:	e7f4      	b.n	8008200 <_dtoa_r+0x2e0>
 8008216:	2301      	movs	r3, #1
 8008218:	9302      	str	r3, [sp, #8]
 800821a:	4699      	mov	r9, r3
 800821c:	461a      	mov	r2, r3
 800821e:	e7f5      	b.n	800820c <_dtoa_r+0x2ec>
 8008220:	3101      	adds	r1, #1
 8008222:	6071      	str	r1, [r6, #4]
 8008224:	0052      	lsls	r2, r2, #1
 8008226:	e7a2      	b.n	800816e <_dtoa_r+0x24e>
 8008228:	636f4361 	.word	0x636f4361
 800822c:	3fd287a7 	.word	0x3fd287a7
 8008230:	8b60c8b3 	.word	0x8b60c8b3
 8008234:	3fc68a28 	.word	0x3fc68a28
 8008238:	509f79fb 	.word	0x509f79fb
 800823c:	3fd34413 	.word	0x3fd34413
 8008240:	7ff00000 	.word	0x7ff00000
 8008244:	08012fa5 	.word	0x08012fa5
 8008248:	3ff80000 	.word	0x3ff80000
 800824c:	080130c8 	.word	0x080130c8
 8008250:	080130a0 	.word	0x080130a0
 8008254:	08013029 	.word	0x08013029
 8008258:	07f1      	lsls	r1, r6, #31
 800825a:	d508      	bpl.n	800826e <_dtoa_r+0x34e>
 800825c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008260:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008264:	f7f8 f9c8 	bl	80005f8 <__aeabi_dmul>
 8008268:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800826c:	3501      	adds	r5, #1
 800826e:	1076      	asrs	r6, r6, #1
 8008270:	3708      	adds	r7, #8
 8008272:	2e00      	cmp	r6, #0
 8008274:	d1f0      	bne.n	8008258 <_dtoa_r+0x338>
 8008276:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800827a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800827e:	f7f8 fae5 	bl	800084c <__aeabi_ddiv>
 8008282:	e9cd 0100 	strd	r0, r1, [sp]
 8008286:	e01a      	b.n	80082be <_dtoa_r+0x39e>
 8008288:	2502      	movs	r5, #2
 800828a:	e7a3      	b.n	80081d4 <_dtoa_r+0x2b4>
 800828c:	f000 80a0 	beq.w	80083d0 <_dtoa_r+0x4b0>
 8008290:	f1ca 0600 	rsb	r6, sl, #0
 8008294:	4b9f      	ldr	r3, [pc, #636]	; (8008514 <_dtoa_r+0x5f4>)
 8008296:	4fa0      	ldr	r7, [pc, #640]	; (8008518 <_dtoa_r+0x5f8>)
 8008298:	f006 020f 	and.w	r2, r6, #15
 800829c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80082a8:	f7f8 f9a6 	bl	80005f8 <__aeabi_dmul>
 80082ac:	e9cd 0100 	strd	r0, r1, [sp]
 80082b0:	1136      	asrs	r6, r6, #4
 80082b2:	2300      	movs	r3, #0
 80082b4:	2502      	movs	r5, #2
 80082b6:	2e00      	cmp	r6, #0
 80082b8:	d17f      	bne.n	80083ba <_dtoa_r+0x49a>
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1e1      	bne.n	8008282 <_dtoa_r+0x362>
 80082be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f000 8087 	beq.w	80083d4 <_dtoa_r+0x4b4>
 80082c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80082ca:	2200      	movs	r2, #0
 80082cc:	4b93      	ldr	r3, [pc, #588]	; (800851c <_dtoa_r+0x5fc>)
 80082ce:	4630      	mov	r0, r6
 80082d0:	4639      	mov	r1, r7
 80082d2:	f7f8 fc03 	bl	8000adc <__aeabi_dcmplt>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	d07c      	beq.n	80083d4 <_dtoa_r+0x4b4>
 80082da:	f1b9 0f00 	cmp.w	r9, #0
 80082de:	d079      	beq.n	80083d4 <_dtoa_r+0x4b4>
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	dd35      	ble.n	8008352 <_dtoa_r+0x432>
 80082e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80082ea:	9308      	str	r3, [sp, #32]
 80082ec:	4639      	mov	r1, r7
 80082ee:	2200      	movs	r2, #0
 80082f0:	4b8b      	ldr	r3, [pc, #556]	; (8008520 <_dtoa_r+0x600>)
 80082f2:	4630      	mov	r0, r6
 80082f4:	f7f8 f980 	bl	80005f8 <__aeabi_dmul>
 80082f8:	e9cd 0100 	strd	r0, r1, [sp]
 80082fc:	9f02      	ldr	r7, [sp, #8]
 80082fe:	3501      	adds	r5, #1
 8008300:	4628      	mov	r0, r5
 8008302:	f7f8 f90f 	bl	8000524 <__aeabi_i2d>
 8008306:	e9dd 2300 	ldrd	r2, r3, [sp]
 800830a:	f7f8 f975 	bl	80005f8 <__aeabi_dmul>
 800830e:	2200      	movs	r2, #0
 8008310:	4b84      	ldr	r3, [pc, #528]	; (8008524 <_dtoa_r+0x604>)
 8008312:	f7f7 ffbb 	bl	800028c <__adddf3>
 8008316:	4605      	mov	r5, r0
 8008318:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800831c:	2f00      	cmp	r7, #0
 800831e:	d15d      	bne.n	80083dc <_dtoa_r+0x4bc>
 8008320:	2200      	movs	r2, #0
 8008322:	4b81      	ldr	r3, [pc, #516]	; (8008528 <_dtoa_r+0x608>)
 8008324:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008328:	f7f7 ffae 	bl	8000288 <__aeabi_dsub>
 800832c:	462a      	mov	r2, r5
 800832e:	4633      	mov	r3, r6
 8008330:	e9cd 0100 	strd	r0, r1, [sp]
 8008334:	f7f8 fbf0 	bl	8000b18 <__aeabi_dcmpgt>
 8008338:	2800      	cmp	r0, #0
 800833a:	f040 8288 	bne.w	800884e <_dtoa_r+0x92e>
 800833e:	462a      	mov	r2, r5
 8008340:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008344:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008348:	f7f8 fbc8 	bl	8000adc <__aeabi_dcmplt>
 800834c:	2800      	cmp	r0, #0
 800834e:	f040 827c 	bne.w	800884a <_dtoa_r+0x92a>
 8008352:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008356:	e9cd 2300 	strd	r2, r3, [sp]
 800835a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800835c:	2b00      	cmp	r3, #0
 800835e:	f2c0 8150 	blt.w	8008602 <_dtoa_r+0x6e2>
 8008362:	f1ba 0f0e 	cmp.w	sl, #14
 8008366:	f300 814c 	bgt.w	8008602 <_dtoa_r+0x6e2>
 800836a:	4b6a      	ldr	r3, [pc, #424]	; (8008514 <_dtoa_r+0x5f4>)
 800836c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008370:	ed93 7b00 	vldr	d7, [r3]
 8008374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008376:	2b00      	cmp	r3, #0
 8008378:	ed8d 7b02 	vstr	d7, [sp, #8]
 800837c:	f280 80d8 	bge.w	8008530 <_dtoa_r+0x610>
 8008380:	f1b9 0f00 	cmp.w	r9, #0
 8008384:	f300 80d4 	bgt.w	8008530 <_dtoa_r+0x610>
 8008388:	f040 825e 	bne.w	8008848 <_dtoa_r+0x928>
 800838c:	2200      	movs	r2, #0
 800838e:	4b66      	ldr	r3, [pc, #408]	; (8008528 <_dtoa_r+0x608>)
 8008390:	ec51 0b17 	vmov	r0, r1, d7
 8008394:	f7f8 f930 	bl	80005f8 <__aeabi_dmul>
 8008398:	e9dd 2300 	ldrd	r2, r3, [sp]
 800839c:	f7f8 fbb2 	bl	8000b04 <__aeabi_dcmpge>
 80083a0:	464f      	mov	r7, r9
 80083a2:	464e      	mov	r6, r9
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f040 8234 	bne.w	8008812 <_dtoa_r+0x8f2>
 80083aa:	2331      	movs	r3, #49	; 0x31
 80083ac:	f10b 0501 	add.w	r5, fp, #1
 80083b0:	f88b 3000 	strb.w	r3, [fp]
 80083b4:	f10a 0a01 	add.w	sl, sl, #1
 80083b8:	e22f      	b.n	800881a <_dtoa_r+0x8fa>
 80083ba:	07f2      	lsls	r2, r6, #31
 80083bc:	d505      	bpl.n	80083ca <_dtoa_r+0x4aa>
 80083be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083c2:	f7f8 f919 	bl	80005f8 <__aeabi_dmul>
 80083c6:	3501      	adds	r5, #1
 80083c8:	2301      	movs	r3, #1
 80083ca:	1076      	asrs	r6, r6, #1
 80083cc:	3708      	adds	r7, #8
 80083ce:	e772      	b.n	80082b6 <_dtoa_r+0x396>
 80083d0:	2502      	movs	r5, #2
 80083d2:	e774      	b.n	80082be <_dtoa_r+0x39e>
 80083d4:	f8cd a020 	str.w	sl, [sp, #32]
 80083d8:	464f      	mov	r7, r9
 80083da:	e791      	b.n	8008300 <_dtoa_r+0x3e0>
 80083dc:	4b4d      	ldr	r3, [pc, #308]	; (8008514 <_dtoa_r+0x5f4>)
 80083de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80083e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d047      	beq.n	800847c <_dtoa_r+0x55c>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	2000      	movs	r0, #0
 80083f2:	494e      	ldr	r1, [pc, #312]	; (800852c <_dtoa_r+0x60c>)
 80083f4:	f7f8 fa2a 	bl	800084c <__aeabi_ddiv>
 80083f8:	462a      	mov	r2, r5
 80083fa:	4633      	mov	r3, r6
 80083fc:	f7f7 ff44 	bl	8000288 <__aeabi_dsub>
 8008400:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008404:	465d      	mov	r5, fp
 8008406:	e9dd 0100 	ldrd	r0, r1, [sp]
 800840a:	f7f8 fba5 	bl	8000b58 <__aeabi_d2iz>
 800840e:	4606      	mov	r6, r0
 8008410:	f7f8 f888 	bl	8000524 <__aeabi_i2d>
 8008414:	4602      	mov	r2, r0
 8008416:	460b      	mov	r3, r1
 8008418:	e9dd 0100 	ldrd	r0, r1, [sp]
 800841c:	f7f7 ff34 	bl	8000288 <__aeabi_dsub>
 8008420:	3630      	adds	r6, #48	; 0x30
 8008422:	f805 6b01 	strb.w	r6, [r5], #1
 8008426:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800842a:	e9cd 0100 	strd	r0, r1, [sp]
 800842e:	f7f8 fb55 	bl	8000adc <__aeabi_dcmplt>
 8008432:	2800      	cmp	r0, #0
 8008434:	d163      	bne.n	80084fe <_dtoa_r+0x5de>
 8008436:	e9dd 2300 	ldrd	r2, r3, [sp]
 800843a:	2000      	movs	r0, #0
 800843c:	4937      	ldr	r1, [pc, #220]	; (800851c <_dtoa_r+0x5fc>)
 800843e:	f7f7 ff23 	bl	8000288 <__aeabi_dsub>
 8008442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008446:	f7f8 fb49 	bl	8000adc <__aeabi_dcmplt>
 800844a:	2800      	cmp	r0, #0
 800844c:	f040 80b7 	bne.w	80085be <_dtoa_r+0x69e>
 8008450:	eba5 030b 	sub.w	r3, r5, fp
 8008454:	429f      	cmp	r7, r3
 8008456:	f77f af7c 	ble.w	8008352 <_dtoa_r+0x432>
 800845a:	2200      	movs	r2, #0
 800845c:	4b30      	ldr	r3, [pc, #192]	; (8008520 <_dtoa_r+0x600>)
 800845e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008462:	f7f8 f8c9 	bl	80005f8 <__aeabi_dmul>
 8008466:	2200      	movs	r2, #0
 8008468:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800846c:	4b2c      	ldr	r3, [pc, #176]	; (8008520 <_dtoa_r+0x600>)
 800846e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008472:	f7f8 f8c1 	bl	80005f8 <__aeabi_dmul>
 8008476:	e9cd 0100 	strd	r0, r1, [sp]
 800847a:	e7c4      	b.n	8008406 <_dtoa_r+0x4e6>
 800847c:	462a      	mov	r2, r5
 800847e:	4633      	mov	r3, r6
 8008480:	f7f8 f8ba 	bl	80005f8 <__aeabi_dmul>
 8008484:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008488:	eb0b 0507 	add.w	r5, fp, r7
 800848c:	465e      	mov	r6, fp
 800848e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008492:	f7f8 fb61 	bl	8000b58 <__aeabi_d2iz>
 8008496:	4607      	mov	r7, r0
 8008498:	f7f8 f844 	bl	8000524 <__aeabi_i2d>
 800849c:	3730      	adds	r7, #48	; 0x30
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084a6:	f7f7 feef 	bl	8000288 <__aeabi_dsub>
 80084aa:	f806 7b01 	strb.w	r7, [r6], #1
 80084ae:	42ae      	cmp	r6, r5
 80084b0:	e9cd 0100 	strd	r0, r1, [sp]
 80084b4:	f04f 0200 	mov.w	r2, #0
 80084b8:	d126      	bne.n	8008508 <_dtoa_r+0x5e8>
 80084ba:	4b1c      	ldr	r3, [pc, #112]	; (800852c <_dtoa_r+0x60c>)
 80084bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084c0:	f7f7 fee4 	bl	800028c <__adddf3>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084cc:	f7f8 fb24 	bl	8000b18 <__aeabi_dcmpgt>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	d174      	bne.n	80085be <_dtoa_r+0x69e>
 80084d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084d8:	2000      	movs	r0, #0
 80084da:	4914      	ldr	r1, [pc, #80]	; (800852c <_dtoa_r+0x60c>)
 80084dc:	f7f7 fed4 	bl	8000288 <__aeabi_dsub>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084e8:	f7f8 faf8 	bl	8000adc <__aeabi_dcmplt>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	f43f af30 	beq.w	8008352 <_dtoa_r+0x432>
 80084f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80084f6:	2b30      	cmp	r3, #48	; 0x30
 80084f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80084fc:	d002      	beq.n	8008504 <_dtoa_r+0x5e4>
 80084fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008502:	e04a      	b.n	800859a <_dtoa_r+0x67a>
 8008504:	4615      	mov	r5, r2
 8008506:	e7f4      	b.n	80084f2 <_dtoa_r+0x5d2>
 8008508:	4b05      	ldr	r3, [pc, #20]	; (8008520 <_dtoa_r+0x600>)
 800850a:	f7f8 f875 	bl	80005f8 <__aeabi_dmul>
 800850e:	e9cd 0100 	strd	r0, r1, [sp]
 8008512:	e7bc      	b.n	800848e <_dtoa_r+0x56e>
 8008514:	080130c8 	.word	0x080130c8
 8008518:	080130a0 	.word	0x080130a0
 800851c:	3ff00000 	.word	0x3ff00000
 8008520:	40240000 	.word	0x40240000
 8008524:	401c0000 	.word	0x401c0000
 8008528:	40140000 	.word	0x40140000
 800852c:	3fe00000 	.word	0x3fe00000
 8008530:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008534:	465d      	mov	r5, fp
 8008536:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800853a:	4630      	mov	r0, r6
 800853c:	4639      	mov	r1, r7
 800853e:	f7f8 f985 	bl	800084c <__aeabi_ddiv>
 8008542:	f7f8 fb09 	bl	8000b58 <__aeabi_d2iz>
 8008546:	4680      	mov	r8, r0
 8008548:	f7f7 ffec 	bl	8000524 <__aeabi_i2d>
 800854c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008550:	f7f8 f852 	bl	80005f8 <__aeabi_dmul>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	4630      	mov	r0, r6
 800855a:	4639      	mov	r1, r7
 800855c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008560:	f7f7 fe92 	bl	8000288 <__aeabi_dsub>
 8008564:	f805 6b01 	strb.w	r6, [r5], #1
 8008568:	eba5 060b 	sub.w	r6, r5, fp
 800856c:	45b1      	cmp	r9, r6
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	d139      	bne.n	80085e8 <_dtoa_r+0x6c8>
 8008574:	f7f7 fe8a 	bl	800028c <__adddf3>
 8008578:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800857c:	4606      	mov	r6, r0
 800857e:	460f      	mov	r7, r1
 8008580:	f7f8 faca 	bl	8000b18 <__aeabi_dcmpgt>
 8008584:	b9c8      	cbnz	r0, 80085ba <_dtoa_r+0x69a>
 8008586:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800858a:	4630      	mov	r0, r6
 800858c:	4639      	mov	r1, r7
 800858e:	f7f8 fa9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008592:	b110      	cbz	r0, 800859a <_dtoa_r+0x67a>
 8008594:	f018 0f01 	tst.w	r8, #1
 8008598:	d10f      	bne.n	80085ba <_dtoa_r+0x69a>
 800859a:	9904      	ldr	r1, [sp, #16]
 800859c:	4620      	mov	r0, r4
 800859e:	f000 ffdd 	bl	800955c <_Bfree>
 80085a2:	2300      	movs	r3, #0
 80085a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085a6:	702b      	strb	r3, [r5, #0]
 80085a8:	f10a 0301 	add.w	r3, sl, #1
 80085ac:	6013      	str	r3, [r2, #0]
 80085ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 8241 	beq.w	8008a38 <_dtoa_r+0xb18>
 80085b6:	601d      	str	r5, [r3, #0]
 80085b8:	e23e      	b.n	8008a38 <_dtoa_r+0xb18>
 80085ba:	f8cd a020 	str.w	sl, [sp, #32]
 80085be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085c2:	2a39      	cmp	r2, #57	; 0x39
 80085c4:	f105 33ff 	add.w	r3, r5, #4294967295
 80085c8:	d108      	bne.n	80085dc <_dtoa_r+0x6bc>
 80085ca:	459b      	cmp	fp, r3
 80085cc:	d10a      	bne.n	80085e4 <_dtoa_r+0x6c4>
 80085ce:	9b08      	ldr	r3, [sp, #32]
 80085d0:	3301      	adds	r3, #1
 80085d2:	9308      	str	r3, [sp, #32]
 80085d4:	2330      	movs	r3, #48	; 0x30
 80085d6:	f88b 3000 	strb.w	r3, [fp]
 80085da:	465b      	mov	r3, fp
 80085dc:	781a      	ldrb	r2, [r3, #0]
 80085de:	3201      	adds	r2, #1
 80085e0:	701a      	strb	r2, [r3, #0]
 80085e2:	e78c      	b.n	80084fe <_dtoa_r+0x5de>
 80085e4:	461d      	mov	r5, r3
 80085e6:	e7ea      	b.n	80085be <_dtoa_r+0x69e>
 80085e8:	2200      	movs	r2, #0
 80085ea:	4b9b      	ldr	r3, [pc, #620]	; (8008858 <_dtoa_r+0x938>)
 80085ec:	f7f8 f804 	bl	80005f8 <__aeabi_dmul>
 80085f0:	2200      	movs	r2, #0
 80085f2:	2300      	movs	r3, #0
 80085f4:	4606      	mov	r6, r0
 80085f6:	460f      	mov	r7, r1
 80085f8:	f7f8 fa66 	bl	8000ac8 <__aeabi_dcmpeq>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d09a      	beq.n	8008536 <_dtoa_r+0x616>
 8008600:	e7cb      	b.n	800859a <_dtoa_r+0x67a>
 8008602:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008604:	2a00      	cmp	r2, #0
 8008606:	f000 808b 	beq.w	8008720 <_dtoa_r+0x800>
 800860a:	9a06      	ldr	r2, [sp, #24]
 800860c:	2a01      	cmp	r2, #1
 800860e:	dc6e      	bgt.n	80086ee <_dtoa_r+0x7ce>
 8008610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008612:	2a00      	cmp	r2, #0
 8008614:	d067      	beq.n	80086e6 <_dtoa_r+0x7c6>
 8008616:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800861a:	9f07      	ldr	r7, [sp, #28]
 800861c:	9d05      	ldr	r5, [sp, #20]
 800861e:	9a05      	ldr	r2, [sp, #20]
 8008620:	2101      	movs	r1, #1
 8008622:	441a      	add	r2, r3
 8008624:	4620      	mov	r0, r4
 8008626:	9205      	str	r2, [sp, #20]
 8008628:	4498      	add	r8, r3
 800862a:	f001 f875 	bl	8009718 <__i2b>
 800862e:	4606      	mov	r6, r0
 8008630:	2d00      	cmp	r5, #0
 8008632:	dd0c      	ble.n	800864e <_dtoa_r+0x72e>
 8008634:	f1b8 0f00 	cmp.w	r8, #0
 8008638:	dd09      	ble.n	800864e <_dtoa_r+0x72e>
 800863a:	4545      	cmp	r5, r8
 800863c:	9a05      	ldr	r2, [sp, #20]
 800863e:	462b      	mov	r3, r5
 8008640:	bfa8      	it	ge
 8008642:	4643      	movge	r3, r8
 8008644:	1ad2      	subs	r2, r2, r3
 8008646:	9205      	str	r2, [sp, #20]
 8008648:	1aed      	subs	r5, r5, r3
 800864a:	eba8 0803 	sub.w	r8, r8, r3
 800864e:	9b07      	ldr	r3, [sp, #28]
 8008650:	b1eb      	cbz	r3, 800868e <_dtoa_r+0x76e>
 8008652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008654:	2b00      	cmp	r3, #0
 8008656:	d067      	beq.n	8008728 <_dtoa_r+0x808>
 8008658:	b18f      	cbz	r7, 800867e <_dtoa_r+0x75e>
 800865a:	4631      	mov	r1, r6
 800865c:	463a      	mov	r2, r7
 800865e:	4620      	mov	r0, r4
 8008660:	f001 f8fa 	bl	8009858 <__pow5mult>
 8008664:	9a04      	ldr	r2, [sp, #16]
 8008666:	4601      	mov	r1, r0
 8008668:	4606      	mov	r6, r0
 800866a:	4620      	mov	r0, r4
 800866c:	f001 f85d 	bl	800972a <__multiply>
 8008670:	9904      	ldr	r1, [sp, #16]
 8008672:	9008      	str	r0, [sp, #32]
 8008674:	4620      	mov	r0, r4
 8008676:	f000 ff71 	bl	800955c <_Bfree>
 800867a:	9b08      	ldr	r3, [sp, #32]
 800867c:	9304      	str	r3, [sp, #16]
 800867e:	9b07      	ldr	r3, [sp, #28]
 8008680:	1bda      	subs	r2, r3, r7
 8008682:	d004      	beq.n	800868e <_dtoa_r+0x76e>
 8008684:	9904      	ldr	r1, [sp, #16]
 8008686:	4620      	mov	r0, r4
 8008688:	f001 f8e6 	bl	8009858 <__pow5mult>
 800868c:	9004      	str	r0, [sp, #16]
 800868e:	2101      	movs	r1, #1
 8008690:	4620      	mov	r0, r4
 8008692:	f001 f841 	bl	8009718 <__i2b>
 8008696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008698:	4607      	mov	r7, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	f000 81d0 	beq.w	8008a40 <_dtoa_r+0xb20>
 80086a0:	461a      	mov	r2, r3
 80086a2:	4601      	mov	r1, r0
 80086a4:	4620      	mov	r0, r4
 80086a6:	f001 f8d7 	bl	8009858 <__pow5mult>
 80086aa:	9b06      	ldr	r3, [sp, #24]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	4607      	mov	r7, r0
 80086b0:	dc40      	bgt.n	8008734 <_dtoa_r+0x814>
 80086b2:	9b00      	ldr	r3, [sp, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d139      	bne.n	800872c <_dtoa_r+0x80c>
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d136      	bne.n	8008730 <_dtoa_r+0x810>
 80086c2:	9b01      	ldr	r3, [sp, #4]
 80086c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086c8:	0d1b      	lsrs	r3, r3, #20
 80086ca:	051b      	lsls	r3, r3, #20
 80086cc:	b12b      	cbz	r3, 80086da <_dtoa_r+0x7ba>
 80086ce:	9b05      	ldr	r3, [sp, #20]
 80086d0:	3301      	adds	r3, #1
 80086d2:	9305      	str	r3, [sp, #20]
 80086d4:	f108 0801 	add.w	r8, r8, #1
 80086d8:	2301      	movs	r3, #1
 80086da:	9307      	str	r3, [sp, #28]
 80086dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d12a      	bne.n	8008738 <_dtoa_r+0x818>
 80086e2:	2001      	movs	r0, #1
 80086e4:	e030      	b.n	8008748 <_dtoa_r+0x828>
 80086e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80086ec:	e795      	b.n	800861a <_dtoa_r+0x6fa>
 80086ee:	9b07      	ldr	r3, [sp, #28]
 80086f0:	f109 37ff 	add.w	r7, r9, #4294967295
 80086f4:	42bb      	cmp	r3, r7
 80086f6:	bfbf      	itttt	lt
 80086f8:	9b07      	ldrlt	r3, [sp, #28]
 80086fa:	9707      	strlt	r7, [sp, #28]
 80086fc:	1afa      	sublt	r2, r7, r3
 80086fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008700:	bfbb      	ittet	lt
 8008702:	189b      	addlt	r3, r3, r2
 8008704:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008706:	1bdf      	subge	r7, r3, r7
 8008708:	2700      	movlt	r7, #0
 800870a:	f1b9 0f00 	cmp.w	r9, #0
 800870e:	bfb5      	itete	lt
 8008710:	9b05      	ldrlt	r3, [sp, #20]
 8008712:	9d05      	ldrge	r5, [sp, #20]
 8008714:	eba3 0509 	sublt.w	r5, r3, r9
 8008718:	464b      	movge	r3, r9
 800871a:	bfb8      	it	lt
 800871c:	2300      	movlt	r3, #0
 800871e:	e77e      	b.n	800861e <_dtoa_r+0x6fe>
 8008720:	9f07      	ldr	r7, [sp, #28]
 8008722:	9d05      	ldr	r5, [sp, #20]
 8008724:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008726:	e783      	b.n	8008630 <_dtoa_r+0x710>
 8008728:	9a07      	ldr	r2, [sp, #28]
 800872a:	e7ab      	b.n	8008684 <_dtoa_r+0x764>
 800872c:	2300      	movs	r3, #0
 800872e:	e7d4      	b.n	80086da <_dtoa_r+0x7ba>
 8008730:	9b00      	ldr	r3, [sp, #0]
 8008732:	e7d2      	b.n	80086da <_dtoa_r+0x7ba>
 8008734:	2300      	movs	r3, #0
 8008736:	9307      	str	r3, [sp, #28]
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800873e:	6918      	ldr	r0, [r3, #16]
 8008740:	f000 ff9c 	bl	800967c <__hi0bits>
 8008744:	f1c0 0020 	rsb	r0, r0, #32
 8008748:	4440      	add	r0, r8
 800874a:	f010 001f 	ands.w	r0, r0, #31
 800874e:	d047      	beq.n	80087e0 <_dtoa_r+0x8c0>
 8008750:	f1c0 0320 	rsb	r3, r0, #32
 8008754:	2b04      	cmp	r3, #4
 8008756:	dd3b      	ble.n	80087d0 <_dtoa_r+0x8b0>
 8008758:	9b05      	ldr	r3, [sp, #20]
 800875a:	f1c0 001c 	rsb	r0, r0, #28
 800875e:	4403      	add	r3, r0
 8008760:	9305      	str	r3, [sp, #20]
 8008762:	4405      	add	r5, r0
 8008764:	4480      	add	r8, r0
 8008766:	9b05      	ldr	r3, [sp, #20]
 8008768:	2b00      	cmp	r3, #0
 800876a:	dd05      	ble.n	8008778 <_dtoa_r+0x858>
 800876c:	461a      	mov	r2, r3
 800876e:	9904      	ldr	r1, [sp, #16]
 8008770:	4620      	mov	r0, r4
 8008772:	f001 f8bf 	bl	80098f4 <__lshift>
 8008776:	9004      	str	r0, [sp, #16]
 8008778:	f1b8 0f00 	cmp.w	r8, #0
 800877c:	dd05      	ble.n	800878a <_dtoa_r+0x86a>
 800877e:	4639      	mov	r1, r7
 8008780:	4642      	mov	r2, r8
 8008782:	4620      	mov	r0, r4
 8008784:	f001 f8b6 	bl	80098f4 <__lshift>
 8008788:	4607      	mov	r7, r0
 800878a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800878c:	b353      	cbz	r3, 80087e4 <_dtoa_r+0x8c4>
 800878e:	4639      	mov	r1, r7
 8008790:	9804      	ldr	r0, [sp, #16]
 8008792:	f001 f903 	bl	800999c <__mcmp>
 8008796:	2800      	cmp	r0, #0
 8008798:	da24      	bge.n	80087e4 <_dtoa_r+0x8c4>
 800879a:	2300      	movs	r3, #0
 800879c:	220a      	movs	r2, #10
 800879e:	9904      	ldr	r1, [sp, #16]
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fef2 	bl	800958a <__multadd>
 80087a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a8:	9004      	str	r0, [sp, #16]
 80087aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 814d 	beq.w	8008a4e <_dtoa_r+0xb2e>
 80087b4:	2300      	movs	r3, #0
 80087b6:	4631      	mov	r1, r6
 80087b8:	220a      	movs	r2, #10
 80087ba:	4620      	mov	r0, r4
 80087bc:	f000 fee5 	bl	800958a <__multadd>
 80087c0:	9b02      	ldr	r3, [sp, #8]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	4606      	mov	r6, r0
 80087c6:	dc4f      	bgt.n	8008868 <_dtoa_r+0x948>
 80087c8:	9b06      	ldr	r3, [sp, #24]
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	dd4c      	ble.n	8008868 <_dtoa_r+0x948>
 80087ce:	e011      	b.n	80087f4 <_dtoa_r+0x8d4>
 80087d0:	d0c9      	beq.n	8008766 <_dtoa_r+0x846>
 80087d2:	9a05      	ldr	r2, [sp, #20]
 80087d4:	331c      	adds	r3, #28
 80087d6:	441a      	add	r2, r3
 80087d8:	9205      	str	r2, [sp, #20]
 80087da:	441d      	add	r5, r3
 80087dc:	4498      	add	r8, r3
 80087de:	e7c2      	b.n	8008766 <_dtoa_r+0x846>
 80087e0:	4603      	mov	r3, r0
 80087e2:	e7f6      	b.n	80087d2 <_dtoa_r+0x8b2>
 80087e4:	f1b9 0f00 	cmp.w	r9, #0
 80087e8:	dc38      	bgt.n	800885c <_dtoa_r+0x93c>
 80087ea:	9b06      	ldr	r3, [sp, #24]
 80087ec:	2b02      	cmp	r3, #2
 80087ee:	dd35      	ble.n	800885c <_dtoa_r+0x93c>
 80087f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80087f4:	9b02      	ldr	r3, [sp, #8]
 80087f6:	b963      	cbnz	r3, 8008812 <_dtoa_r+0x8f2>
 80087f8:	4639      	mov	r1, r7
 80087fa:	2205      	movs	r2, #5
 80087fc:	4620      	mov	r0, r4
 80087fe:	f000 fec4 	bl	800958a <__multadd>
 8008802:	4601      	mov	r1, r0
 8008804:	4607      	mov	r7, r0
 8008806:	9804      	ldr	r0, [sp, #16]
 8008808:	f001 f8c8 	bl	800999c <__mcmp>
 800880c:	2800      	cmp	r0, #0
 800880e:	f73f adcc 	bgt.w	80083aa <_dtoa_r+0x48a>
 8008812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008814:	465d      	mov	r5, fp
 8008816:	ea6f 0a03 	mvn.w	sl, r3
 800881a:	f04f 0900 	mov.w	r9, #0
 800881e:	4639      	mov	r1, r7
 8008820:	4620      	mov	r0, r4
 8008822:	f000 fe9b 	bl	800955c <_Bfree>
 8008826:	2e00      	cmp	r6, #0
 8008828:	f43f aeb7 	beq.w	800859a <_dtoa_r+0x67a>
 800882c:	f1b9 0f00 	cmp.w	r9, #0
 8008830:	d005      	beq.n	800883e <_dtoa_r+0x91e>
 8008832:	45b1      	cmp	r9, r6
 8008834:	d003      	beq.n	800883e <_dtoa_r+0x91e>
 8008836:	4649      	mov	r1, r9
 8008838:	4620      	mov	r0, r4
 800883a:	f000 fe8f 	bl	800955c <_Bfree>
 800883e:	4631      	mov	r1, r6
 8008840:	4620      	mov	r0, r4
 8008842:	f000 fe8b 	bl	800955c <_Bfree>
 8008846:	e6a8      	b.n	800859a <_dtoa_r+0x67a>
 8008848:	2700      	movs	r7, #0
 800884a:	463e      	mov	r6, r7
 800884c:	e7e1      	b.n	8008812 <_dtoa_r+0x8f2>
 800884e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008852:	463e      	mov	r6, r7
 8008854:	e5a9      	b.n	80083aa <_dtoa_r+0x48a>
 8008856:	bf00      	nop
 8008858:	40240000 	.word	0x40240000
 800885c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800885e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 80fa 	beq.w	8008a5c <_dtoa_r+0xb3c>
 8008868:	2d00      	cmp	r5, #0
 800886a:	dd05      	ble.n	8008878 <_dtoa_r+0x958>
 800886c:	4631      	mov	r1, r6
 800886e:	462a      	mov	r2, r5
 8008870:	4620      	mov	r0, r4
 8008872:	f001 f83f 	bl	80098f4 <__lshift>
 8008876:	4606      	mov	r6, r0
 8008878:	9b07      	ldr	r3, [sp, #28]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d04c      	beq.n	8008918 <_dtoa_r+0x9f8>
 800887e:	6871      	ldr	r1, [r6, #4]
 8008880:	4620      	mov	r0, r4
 8008882:	f000 fe37 	bl	80094f4 <_Balloc>
 8008886:	6932      	ldr	r2, [r6, #16]
 8008888:	3202      	adds	r2, #2
 800888a:	4605      	mov	r5, r0
 800888c:	0092      	lsls	r2, r2, #2
 800888e:	f106 010c 	add.w	r1, r6, #12
 8008892:	300c      	adds	r0, #12
 8008894:	f7fd fc32 	bl	80060fc <memcpy>
 8008898:	2201      	movs	r2, #1
 800889a:	4629      	mov	r1, r5
 800889c:	4620      	mov	r0, r4
 800889e:	f001 f829 	bl	80098f4 <__lshift>
 80088a2:	9b00      	ldr	r3, [sp, #0]
 80088a4:	f8cd b014 	str.w	fp, [sp, #20]
 80088a8:	f003 0301 	and.w	r3, r3, #1
 80088ac:	46b1      	mov	r9, r6
 80088ae:	9307      	str	r3, [sp, #28]
 80088b0:	4606      	mov	r6, r0
 80088b2:	4639      	mov	r1, r7
 80088b4:	9804      	ldr	r0, [sp, #16]
 80088b6:	f7ff faa5 	bl	8007e04 <quorem>
 80088ba:	4649      	mov	r1, r9
 80088bc:	4605      	mov	r5, r0
 80088be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80088c2:	9804      	ldr	r0, [sp, #16]
 80088c4:	f001 f86a 	bl	800999c <__mcmp>
 80088c8:	4632      	mov	r2, r6
 80088ca:	9000      	str	r0, [sp, #0]
 80088cc:	4639      	mov	r1, r7
 80088ce:	4620      	mov	r0, r4
 80088d0:	f001 f87e 	bl	80099d0 <__mdiff>
 80088d4:	68c3      	ldr	r3, [r0, #12]
 80088d6:	4602      	mov	r2, r0
 80088d8:	bb03      	cbnz	r3, 800891c <_dtoa_r+0x9fc>
 80088da:	4601      	mov	r1, r0
 80088dc:	9008      	str	r0, [sp, #32]
 80088de:	9804      	ldr	r0, [sp, #16]
 80088e0:	f001 f85c 	bl	800999c <__mcmp>
 80088e4:	9a08      	ldr	r2, [sp, #32]
 80088e6:	4603      	mov	r3, r0
 80088e8:	4611      	mov	r1, r2
 80088ea:	4620      	mov	r0, r4
 80088ec:	9308      	str	r3, [sp, #32]
 80088ee:	f000 fe35 	bl	800955c <_Bfree>
 80088f2:	9b08      	ldr	r3, [sp, #32]
 80088f4:	b9a3      	cbnz	r3, 8008920 <_dtoa_r+0xa00>
 80088f6:	9a06      	ldr	r2, [sp, #24]
 80088f8:	b992      	cbnz	r2, 8008920 <_dtoa_r+0xa00>
 80088fa:	9a07      	ldr	r2, [sp, #28]
 80088fc:	b982      	cbnz	r2, 8008920 <_dtoa_r+0xa00>
 80088fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008902:	d029      	beq.n	8008958 <_dtoa_r+0xa38>
 8008904:	9b00      	ldr	r3, [sp, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	dd01      	ble.n	800890e <_dtoa_r+0x9ee>
 800890a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800890e:	9b05      	ldr	r3, [sp, #20]
 8008910:	1c5d      	adds	r5, r3, #1
 8008912:	f883 8000 	strb.w	r8, [r3]
 8008916:	e782      	b.n	800881e <_dtoa_r+0x8fe>
 8008918:	4630      	mov	r0, r6
 800891a:	e7c2      	b.n	80088a2 <_dtoa_r+0x982>
 800891c:	2301      	movs	r3, #1
 800891e:	e7e3      	b.n	80088e8 <_dtoa_r+0x9c8>
 8008920:	9a00      	ldr	r2, [sp, #0]
 8008922:	2a00      	cmp	r2, #0
 8008924:	db04      	blt.n	8008930 <_dtoa_r+0xa10>
 8008926:	d125      	bne.n	8008974 <_dtoa_r+0xa54>
 8008928:	9a06      	ldr	r2, [sp, #24]
 800892a:	bb1a      	cbnz	r2, 8008974 <_dtoa_r+0xa54>
 800892c:	9a07      	ldr	r2, [sp, #28]
 800892e:	bb0a      	cbnz	r2, 8008974 <_dtoa_r+0xa54>
 8008930:	2b00      	cmp	r3, #0
 8008932:	ddec      	ble.n	800890e <_dtoa_r+0x9ee>
 8008934:	2201      	movs	r2, #1
 8008936:	9904      	ldr	r1, [sp, #16]
 8008938:	4620      	mov	r0, r4
 800893a:	f000 ffdb 	bl	80098f4 <__lshift>
 800893e:	4639      	mov	r1, r7
 8008940:	9004      	str	r0, [sp, #16]
 8008942:	f001 f82b 	bl	800999c <__mcmp>
 8008946:	2800      	cmp	r0, #0
 8008948:	dc03      	bgt.n	8008952 <_dtoa_r+0xa32>
 800894a:	d1e0      	bne.n	800890e <_dtoa_r+0x9ee>
 800894c:	f018 0f01 	tst.w	r8, #1
 8008950:	d0dd      	beq.n	800890e <_dtoa_r+0x9ee>
 8008952:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008956:	d1d8      	bne.n	800890a <_dtoa_r+0x9ea>
 8008958:	9b05      	ldr	r3, [sp, #20]
 800895a:	9a05      	ldr	r2, [sp, #20]
 800895c:	1c5d      	adds	r5, r3, #1
 800895e:	2339      	movs	r3, #57	; 0x39
 8008960:	7013      	strb	r3, [r2, #0]
 8008962:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008966:	2b39      	cmp	r3, #57	; 0x39
 8008968:	f105 32ff 	add.w	r2, r5, #4294967295
 800896c:	d04f      	beq.n	8008a0e <_dtoa_r+0xaee>
 800896e:	3301      	adds	r3, #1
 8008970:	7013      	strb	r3, [r2, #0]
 8008972:	e754      	b.n	800881e <_dtoa_r+0x8fe>
 8008974:	9a05      	ldr	r2, [sp, #20]
 8008976:	2b00      	cmp	r3, #0
 8008978:	f102 0501 	add.w	r5, r2, #1
 800897c:	dd06      	ble.n	800898c <_dtoa_r+0xa6c>
 800897e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008982:	d0e9      	beq.n	8008958 <_dtoa_r+0xa38>
 8008984:	f108 0801 	add.w	r8, r8, #1
 8008988:	9b05      	ldr	r3, [sp, #20]
 800898a:	e7c2      	b.n	8008912 <_dtoa_r+0x9f2>
 800898c:	9a02      	ldr	r2, [sp, #8]
 800898e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008992:	eba5 030b 	sub.w	r3, r5, fp
 8008996:	4293      	cmp	r3, r2
 8008998:	d021      	beq.n	80089de <_dtoa_r+0xabe>
 800899a:	2300      	movs	r3, #0
 800899c:	220a      	movs	r2, #10
 800899e:	9904      	ldr	r1, [sp, #16]
 80089a0:	4620      	mov	r0, r4
 80089a2:	f000 fdf2 	bl	800958a <__multadd>
 80089a6:	45b1      	cmp	r9, r6
 80089a8:	9004      	str	r0, [sp, #16]
 80089aa:	f04f 0300 	mov.w	r3, #0
 80089ae:	f04f 020a 	mov.w	r2, #10
 80089b2:	4649      	mov	r1, r9
 80089b4:	4620      	mov	r0, r4
 80089b6:	d105      	bne.n	80089c4 <_dtoa_r+0xaa4>
 80089b8:	f000 fde7 	bl	800958a <__multadd>
 80089bc:	4681      	mov	r9, r0
 80089be:	4606      	mov	r6, r0
 80089c0:	9505      	str	r5, [sp, #20]
 80089c2:	e776      	b.n	80088b2 <_dtoa_r+0x992>
 80089c4:	f000 fde1 	bl	800958a <__multadd>
 80089c8:	4631      	mov	r1, r6
 80089ca:	4681      	mov	r9, r0
 80089cc:	2300      	movs	r3, #0
 80089ce:	220a      	movs	r2, #10
 80089d0:	4620      	mov	r0, r4
 80089d2:	f000 fdda 	bl	800958a <__multadd>
 80089d6:	4606      	mov	r6, r0
 80089d8:	e7f2      	b.n	80089c0 <_dtoa_r+0xaa0>
 80089da:	f04f 0900 	mov.w	r9, #0
 80089de:	2201      	movs	r2, #1
 80089e0:	9904      	ldr	r1, [sp, #16]
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 ff86 	bl	80098f4 <__lshift>
 80089e8:	4639      	mov	r1, r7
 80089ea:	9004      	str	r0, [sp, #16]
 80089ec:	f000 ffd6 	bl	800999c <__mcmp>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	dcb6      	bgt.n	8008962 <_dtoa_r+0xa42>
 80089f4:	d102      	bne.n	80089fc <_dtoa_r+0xadc>
 80089f6:	f018 0f01 	tst.w	r8, #1
 80089fa:	d1b2      	bne.n	8008962 <_dtoa_r+0xa42>
 80089fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a00:	2b30      	cmp	r3, #48	; 0x30
 8008a02:	f105 32ff 	add.w	r2, r5, #4294967295
 8008a06:	f47f af0a 	bne.w	800881e <_dtoa_r+0x8fe>
 8008a0a:	4615      	mov	r5, r2
 8008a0c:	e7f6      	b.n	80089fc <_dtoa_r+0xadc>
 8008a0e:	4593      	cmp	fp, r2
 8008a10:	d105      	bne.n	8008a1e <_dtoa_r+0xafe>
 8008a12:	2331      	movs	r3, #49	; 0x31
 8008a14:	f10a 0a01 	add.w	sl, sl, #1
 8008a18:	f88b 3000 	strb.w	r3, [fp]
 8008a1c:	e6ff      	b.n	800881e <_dtoa_r+0x8fe>
 8008a1e:	4615      	mov	r5, r2
 8008a20:	e79f      	b.n	8008962 <_dtoa_r+0xa42>
 8008a22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008a88 <_dtoa_r+0xb68>
 8008a26:	e007      	b.n	8008a38 <_dtoa_r+0xb18>
 8008a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008a8c <_dtoa_r+0xb6c>
 8008a2e:	b11b      	cbz	r3, 8008a38 <_dtoa_r+0xb18>
 8008a30:	f10b 0308 	add.w	r3, fp, #8
 8008a34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a36:	6013      	str	r3, [r2, #0]
 8008a38:	4658      	mov	r0, fp
 8008a3a:	b017      	add	sp, #92	; 0x5c
 8008a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a40:	9b06      	ldr	r3, [sp, #24]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	f77f ae35 	ble.w	80086b2 <_dtoa_r+0x792>
 8008a48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a4a:	9307      	str	r3, [sp, #28]
 8008a4c:	e649      	b.n	80086e2 <_dtoa_r+0x7c2>
 8008a4e:	9b02      	ldr	r3, [sp, #8]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	dc03      	bgt.n	8008a5c <_dtoa_r+0xb3c>
 8008a54:	9b06      	ldr	r3, [sp, #24]
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	f73f aecc 	bgt.w	80087f4 <_dtoa_r+0x8d4>
 8008a5c:	465d      	mov	r5, fp
 8008a5e:	4639      	mov	r1, r7
 8008a60:	9804      	ldr	r0, [sp, #16]
 8008a62:	f7ff f9cf 	bl	8007e04 <quorem>
 8008a66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a6a:	f805 8b01 	strb.w	r8, [r5], #1
 8008a6e:	9a02      	ldr	r2, [sp, #8]
 8008a70:	eba5 030b 	sub.w	r3, r5, fp
 8008a74:	429a      	cmp	r2, r3
 8008a76:	ddb0      	ble.n	80089da <_dtoa_r+0xaba>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	220a      	movs	r2, #10
 8008a7c:	9904      	ldr	r1, [sp, #16]
 8008a7e:	4620      	mov	r0, r4
 8008a80:	f000 fd83 	bl	800958a <__multadd>
 8008a84:	9004      	str	r0, [sp, #16]
 8008a86:	e7ea      	b.n	8008a5e <_dtoa_r+0xb3e>
 8008a88:	08012fa4 	.word	0x08012fa4
 8008a8c:	08013020 	.word	0x08013020

08008a90 <__sflush_r>:
 8008a90:	898a      	ldrh	r2, [r1, #12]
 8008a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a96:	4605      	mov	r5, r0
 8008a98:	0710      	lsls	r0, r2, #28
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	d458      	bmi.n	8008b50 <__sflush_r+0xc0>
 8008a9e:	684b      	ldr	r3, [r1, #4]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	dc05      	bgt.n	8008ab0 <__sflush_r+0x20>
 8008aa4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	dc02      	bgt.n	8008ab0 <__sflush_r+0x20>
 8008aaa:	2000      	movs	r0, #0
 8008aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ab2:	2e00      	cmp	r6, #0
 8008ab4:	d0f9      	beq.n	8008aaa <__sflush_r+0x1a>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008abc:	682f      	ldr	r7, [r5, #0]
 8008abe:	6a21      	ldr	r1, [r4, #32]
 8008ac0:	602b      	str	r3, [r5, #0]
 8008ac2:	d032      	beq.n	8008b2a <__sflush_r+0x9a>
 8008ac4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ac6:	89a3      	ldrh	r3, [r4, #12]
 8008ac8:	075a      	lsls	r2, r3, #29
 8008aca:	d505      	bpl.n	8008ad8 <__sflush_r+0x48>
 8008acc:	6863      	ldr	r3, [r4, #4]
 8008ace:	1ac0      	subs	r0, r0, r3
 8008ad0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ad2:	b10b      	cbz	r3, 8008ad8 <__sflush_r+0x48>
 8008ad4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ad6:	1ac0      	subs	r0, r0, r3
 8008ad8:	2300      	movs	r3, #0
 8008ada:	4602      	mov	r2, r0
 8008adc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ade:	6a21      	ldr	r1, [r4, #32]
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b0      	blx	r6
 8008ae4:	1c43      	adds	r3, r0, #1
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	d106      	bne.n	8008af8 <__sflush_r+0x68>
 8008aea:	6829      	ldr	r1, [r5, #0]
 8008aec:	291d      	cmp	r1, #29
 8008aee:	d848      	bhi.n	8008b82 <__sflush_r+0xf2>
 8008af0:	4a29      	ldr	r2, [pc, #164]	; (8008b98 <__sflush_r+0x108>)
 8008af2:	40ca      	lsrs	r2, r1
 8008af4:	07d6      	lsls	r6, r2, #31
 8008af6:	d544      	bpl.n	8008b82 <__sflush_r+0xf2>
 8008af8:	2200      	movs	r2, #0
 8008afa:	6062      	str	r2, [r4, #4]
 8008afc:	04d9      	lsls	r1, r3, #19
 8008afe:	6922      	ldr	r2, [r4, #16]
 8008b00:	6022      	str	r2, [r4, #0]
 8008b02:	d504      	bpl.n	8008b0e <__sflush_r+0x7e>
 8008b04:	1c42      	adds	r2, r0, #1
 8008b06:	d101      	bne.n	8008b0c <__sflush_r+0x7c>
 8008b08:	682b      	ldr	r3, [r5, #0]
 8008b0a:	b903      	cbnz	r3, 8008b0e <__sflush_r+0x7e>
 8008b0c:	6560      	str	r0, [r4, #84]	; 0x54
 8008b0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b10:	602f      	str	r7, [r5, #0]
 8008b12:	2900      	cmp	r1, #0
 8008b14:	d0c9      	beq.n	8008aaa <__sflush_r+0x1a>
 8008b16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b1a:	4299      	cmp	r1, r3
 8008b1c:	d002      	beq.n	8008b24 <__sflush_r+0x94>
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f001 f8f6 	bl	8009d10 <_free_r>
 8008b24:	2000      	movs	r0, #0
 8008b26:	6360      	str	r0, [r4, #52]	; 0x34
 8008b28:	e7c0      	b.n	8008aac <__sflush_r+0x1c>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	4628      	mov	r0, r5
 8008b2e:	47b0      	blx	r6
 8008b30:	1c41      	adds	r1, r0, #1
 8008b32:	d1c8      	bne.n	8008ac6 <__sflush_r+0x36>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d0c5      	beq.n	8008ac6 <__sflush_r+0x36>
 8008b3a:	2b1d      	cmp	r3, #29
 8008b3c:	d001      	beq.n	8008b42 <__sflush_r+0xb2>
 8008b3e:	2b16      	cmp	r3, #22
 8008b40:	d101      	bne.n	8008b46 <__sflush_r+0xb6>
 8008b42:	602f      	str	r7, [r5, #0]
 8008b44:	e7b1      	b.n	8008aaa <__sflush_r+0x1a>
 8008b46:	89a3      	ldrh	r3, [r4, #12]
 8008b48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b4c:	81a3      	strh	r3, [r4, #12]
 8008b4e:	e7ad      	b.n	8008aac <__sflush_r+0x1c>
 8008b50:	690f      	ldr	r7, [r1, #16]
 8008b52:	2f00      	cmp	r7, #0
 8008b54:	d0a9      	beq.n	8008aaa <__sflush_r+0x1a>
 8008b56:	0793      	lsls	r3, r2, #30
 8008b58:	680e      	ldr	r6, [r1, #0]
 8008b5a:	bf08      	it	eq
 8008b5c:	694b      	ldreq	r3, [r1, #20]
 8008b5e:	600f      	str	r7, [r1, #0]
 8008b60:	bf18      	it	ne
 8008b62:	2300      	movne	r3, #0
 8008b64:	eba6 0807 	sub.w	r8, r6, r7
 8008b68:	608b      	str	r3, [r1, #8]
 8008b6a:	f1b8 0f00 	cmp.w	r8, #0
 8008b6e:	dd9c      	ble.n	8008aaa <__sflush_r+0x1a>
 8008b70:	4643      	mov	r3, r8
 8008b72:	463a      	mov	r2, r7
 8008b74:	6a21      	ldr	r1, [r4, #32]
 8008b76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b78:	4628      	mov	r0, r5
 8008b7a:	47b0      	blx	r6
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	dc06      	bgt.n	8008b8e <__sflush_r+0xfe>
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8c:	e78e      	b.n	8008aac <__sflush_r+0x1c>
 8008b8e:	4407      	add	r7, r0
 8008b90:	eba8 0800 	sub.w	r8, r8, r0
 8008b94:	e7e9      	b.n	8008b6a <__sflush_r+0xda>
 8008b96:	bf00      	nop
 8008b98:	20400001 	.word	0x20400001

08008b9c <_fflush_r>:
 8008b9c:	b538      	push	{r3, r4, r5, lr}
 8008b9e:	690b      	ldr	r3, [r1, #16]
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	460c      	mov	r4, r1
 8008ba4:	b1db      	cbz	r3, 8008bde <_fflush_r+0x42>
 8008ba6:	b118      	cbz	r0, 8008bb0 <_fflush_r+0x14>
 8008ba8:	6983      	ldr	r3, [r0, #24]
 8008baa:	b90b      	cbnz	r3, 8008bb0 <_fflush_r+0x14>
 8008bac:	f000 f860 	bl	8008c70 <__sinit>
 8008bb0:	4b0c      	ldr	r3, [pc, #48]	; (8008be4 <_fflush_r+0x48>)
 8008bb2:	429c      	cmp	r4, r3
 8008bb4:	d109      	bne.n	8008bca <_fflush_r+0x2e>
 8008bb6:	686c      	ldr	r4, [r5, #4]
 8008bb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bbc:	b17b      	cbz	r3, 8008bde <_fflush_r+0x42>
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc6:	f7ff bf63 	b.w	8008a90 <__sflush_r>
 8008bca:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <_fflush_r+0x4c>)
 8008bcc:	429c      	cmp	r4, r3
 8008bce:	d101      	bne.n	8008bd4 <_fflush_r+0x38>
 8008bd0:	68ac      	ldr	r4, [r5, #8]
 8008bd2:	e7f1      	b.n	8008bb8 <_fflush_r+0x1c>
 8008bd4:	4b05      	ldr	r3, [pc, #20]	; (8008bec <_fflush_r+0x50>)
 8008bd6:	429c      	cmp	r4, r3
 8008bd8:	bf08      	it	eq
 8008bda:	68ec      	ldreq	r4, [r5, #12]
 8008bdc:	e7ec      	b.n	8008bb8 <_fflush_r+0x1c>
 8008bde:	2000      	movs	r0, #0
 8008be0:	bd38      	pop	{r3, r4, r5, pc}
 8008be2:	bf00      	nop
 8008be4:	08013050 	.word	0x08013050
 8008be8:	08013070 	.word	0x08013070
 8008bec:	08013030 	.word	0x08013030

08008bf0 <std>:
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	b510      	push	{r4, lr}
 8008bf4:	4604      	mov	r4, r0
 8008bf6:	e9c0 3300 	strd	r3, r3, [r0]
 8008bfa:	6083      	str	r3, [r0, #8]
 8008bfc:	8181      	strh	r1, [r0, #12]
 8008bfe:	6643      	str	r3, [r0, #100]	; 0x64
 8008c00:	81c2      	strh	r2, [r0, #14]
 8008c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c06:	6183      	str	r3, [r0, #24]
 8008c08:	4619      	mov	r1, r3
 8008c0a:	2208      	movs	r2, #8
 8008c0c:	305c      	adds	r0, #92	; 0x5c
 8008c0e:	f7fd fa80 	bl	8006112 <memset>
 8008c12:	4b05      	ldr	r3, [pc, #20]	; (8008c28 <std+0x38>)
 8008c14:	6263      	str	r3, [r4, #36]	; 0x24
 8008c16:	4b05      	ldr	r3, [pc, #20]	; (8008c2c <std+0x3c>)
 8008c18:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c1a:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <std+0x40>)
 8008c1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c1e:	4b05      	ldr	r3, [pc, #20]	; (8008c34 <std+0x44>)
 8008c20:	6224      	str	r4, [r4, #32]
 8008c22:	6323      	str	r3, [r4, #48]	; 0x30
 8008c24:	bd10      	pop	{r4, pc}
 8008c26:	bf00      	nop
 8008c28:	0800a3a5 	.word	0x0800a3a5
 8008c2c:	0800a3c7 	.word	0x0800a3c7
 8008c30:	0800a3ff 	.word	0x0800a3ff
 8008c34:	0800a423 	.word	0x0800a423

08008c38 <_cleanup_r>:
 8008c38:	4901      	ldr	r1, [pc, #4]	; (8008c40 <_cleanup_r+0x8>)
 8008c3a:	f000 b885 	b.w	8008d48 <_fwalk_reent>
 8008c3e:	bf00      	nop
 8008c40:	08008b9d 	.word	0x08008b9d

08008c44 <__sfmoreglue>:
 8008c44:	b570      	push	{r4, r5, r6, lr}
 8008c46:	1e4a      	subs	r2, r1, #1
 8008c48:	2568      	movs	r5, #104	; 0x68
 8008c4a:	4355      	muls	r5, r2
 8008c4c:	460e      	mov	r6, r1
 8008c4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c52:	f001 f8ab 	bl	8009dac <_malloc_r>
 8008c56:	4604      	mov	r4, r0
 8008c58:	b140      	cbz	r0, 8008c6c <__sfmoreglue+0x28>
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	e9c0 1600 	strd	r1, r6, [r0]
 8008c60:	300c      	adds	r0, #12
 8008c62:	60a0      	str	r0, [r4, #8]
 8008c64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c68:	f7fd fa53 	bl	8006112 <memset>
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	bd70      	pop	{r4, r5, r6, pc}

08008c70 <__sinit>:
 8008c70:	6983      	ldr	r3, [r0, #24]
 8008c72:	b510      	push	{r4, lr}
 8008c74:	4604      	mov	r4, r0
 8008c76:	bb33      	cbnz	r3, 8008cc6 <__sinit+0x56>
 8008c78:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008c7c:	6503      	str	r3, [r0, #80]	; 0x50
 8008c7e:	4b12      	ldr	r3, [pc, #72]	; (8008cc8 <__sinit+0x58>)
 8008c80:	4a12      	ldr	r2, [pc, #72]	; (8008ccc <__sinit+0x5c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6282      	str	r2, [r0, #40]	; 0x28
 8008c86:	4298      	cmp	r0, r3
 8008c88:	bf04      	itt	eq
 8008c8a:	2301      	moveq	r3, #1
 8008c8c:	6183      	streq	r3, [r0, #24]
 8008c8e:	f000 f81f 	bl	8008cd0 <__sfp>
 8008c92:	6060      	str	r0, [r4, #4]
 8008c94:	4620      	mov	r0, r4
 8008c96:	f000 f81b 	bl	8008cd0 <__sfp>
 8008c9a:	60a0      	str	r0, [r4, #8]
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 f817 	bl	8008cd0 <__sfp>
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	60e0      	str	r0, [r4, #12]
 8008ca6:	2104      	movs	r1, #4
 8008ca8:	6860      	ldr	r0, [r4, #4]
 8008caa:	f7ff ffa1 	bl	8008bf0 <std>
 8008cae:	2201      	movs	r2, #1
 8008cb0:	2109      	movs	r1, #9
 8008cb2:	68a0      	ldr	r0, [r4, #8]
 8008cb4:	f7ff ff9c 	bl	8008bf0 <std>
 8008cb8:	2202      	movs	r2, #2
 8008cba:	2112      	movs	r1, #18
 8008cbc:	68e0      	ldr	r0, [r4, #12]
 8008cbe:	f7ff ff97 	bl	8008bf0 <std>
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	61a3      	str	r3, [r4, #24]
 8008cc6:	bd10      	pop	{r4, pc}
 8008cc8:	08012f90 	.word	0x08012f90
 8008ccc:	08008c39 	.word	0x08008c39

08008cd0 <__sfp>:
 8008cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd2:	4b1b      	ldr	r3, [pc, #108]	; (8008d40 <__sfp+0x70>)
 8008cd4:	681e      	ldr	r6, [r3, #0]
 8008cd6:	69b3      	ldr	r3, [r6, #24]
 8008cd8:	4607      	mov	r7, r0
 8008cda:	b913      	cbnz	r3, 8008ce2 <__sfp+0x12>
 8008cdc:	4630      	mov	r0, r6
 8008cde:	f7ff ffc7 	bl	8008c70 <__sinit>
 8008ce2:	3648      	adds	r6, #72	; 0x48
 8008ce4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	d503      	bpl.n	8008cf4 <__sfp+0x24>
 8008cec:	6833      	ldr	r3, [r6, #0]
 8008cee:	b133      	cbz	r3, 8008cfe <__sfp+0x2e>
 8008cf0:	6836      	ldr	r6, [r6, #0]
 8008cf2:	e7f7      	b.n	8008ce4 <__sfp+0x14>
 8008cf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008cf8:	b16d      	cbz	r5, 8008d16 <__sfp+0x46>
 8008cfa:	3468      	adds	r4, #104	; 0x68
 8008cfc:	e7f4      	b.n	8008ce8 <__sfp+0x18>
 8008cfe:	2104      	movs	r1, #4
 8008d00:	4638      	mov	r0, r7
 8008d02:	f7ff ff9f 	bl	8008c44 <__sfmoreglue>
 8008d06:	6030      	str	r0, [r6, #0]
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	d1f1      	bne.n	8008cf0 <__sfp+0x20>
 8008d0c:	230c      	movs	r3, #12
 8008d0e:	603b      	str	r3, [r7, #0]
 8008d10:	4604      	mov	r4, r0
 8008d12:	4620      	mov	r0, r4
 8008d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d16:	4b0b      	ldr	r3, [pc, #44]	; (8008d44 <__sfp+0x74>)
 8008d18:	6665      	str	r5, [r4, #100]	; 0x64
 8008d1a:	e9c4 5500 	strd	r5, r5, [r4]
 8008d1e:	60a5      	str	r5, [r4, #8]
 8008d20:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008d24:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008d28:	2208      	movs	r2, #8
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d30:	f7fd f9ef 	bl	8006112 <memset>
 8008d34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d3c:	e7e9      	b.n	8008d12 <__sfp+0x42>
 8008d3e:	bf00      	nop
 8008d40:	08012f90 	.word	0x08012f90
 8008d44:	ffff0001 	.word	0xffff0001

08008d48 <_fwalk_reent>:
 8008d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d4c:	4680      	mov	r8, r0
 8008d4e:	4689      	mov	r9, r1
 8008d50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d54:	2600      	movs	r6, #0
 8008d56:	b914      	cbnz	r4, 8008d5e <_fwalk_reent+0x16>
 8008d58:	4630      	mov	r0, r6
 8008d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d5e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008d62:	3f01      	subs	r7, #1
 8008d64:	d501      	bpl.n	8008d6a <_fwalk_reent+0x22>
 8008d66:	6824      	ldr	r4, [r4, #0]
 8008d68:	e7f5      	b.n	8008d56 <_fwalk_reent+0xe>
 8008d6a:	89ab      	ldrh	r3, [r5, #12]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d907      	bls.n	8008d80 <_fwalk_reent+0x38>
 8008d70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d74:	3301      	adds	r3, #1
 8008d76:	d003      	beq.n	8008d80 <_fwalk_reent+0x38>
 8008d78:	4629      	mov	r1, r5
 8008d7a:	4640      	mov	r0, r8
 8008d7c:	47c8      	blx	r9
 8008d7e:	4306      	orrs	r6, r0
 8008d80:	3568      	adds	r5, #104	; 0x68
 8008d82:	e7ee      	b.n	8008d62 <_fwalk_reent+0x1a>

08008d84 <rshift>:
 8008d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d86:	6906      	ldr	r6, [r0, #16]
 8008d88:	114b      	asrs	r3, r1, #5
 8008d8a:	429e      	cmp	r6, r3
 8008d8c:	f100 0414 	add.w	r4, r0, #20
 8008d90:	dd30      	ble.n	8008df4 <rshift+0x70>
 8008d92:	f011 011f 	ands.w	r1, r1, #31
 8008d96:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008d9a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008d9e:	d108      	bne.n	8008db2 <rshift+0x2e>
 8008da0:	4621      	mov	r1, r4
 8008da2:	42b2      	cmp	r2, r6
 8008da4:	460b      	mov	r3, r1
 8008da6:	d211      	bcs.n	8008dcc <rshift+0x48>
 8008da8:	f852 3b04 	ldr.w	r3, [r2], #4
 8008dac:	f841 3b04 	str.w	r3, [r1], #4
 8008db0:	e7f7      	b.n	8008da2 <rshift+0x1e>
 8008db2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008db6:	f1c1 0c20 	rsb	ip, r1, #32
 8008dba:	40cd      	lsrs	r5, r1
 8008dbc:	3204      	adds	r2, #4
 8008dbe:	4623      	mov	r3, r4
 8008dc0:	42b2      	cmp	r2, r6
 8008dc2:	4617      	mov	r7, r2
 8008dc4:	d30c      	bcc.n	8008de0 <rshift+0x5c>
 8008dc6:	601d      	str	r5, [r3, #0]
 8008dc8:	b105      	cbz	r5, 8008dcc <rshift+0x48>
 8008dca:	3304      	adds	r3, #4
 8008dcc:	1b1a      	subs	r2, r3, r4
 8008dce:	42a3      	cmp	r3, r4
 8008dd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008dd4:	bf08      	it	eq
 8008dd6:	2300      	moveq	r3, #0
 8008dd8:	6102      	str	r2, [r0, #16]
 8008dda:	bf08      	it	eq
 8008ddc:	6143      	streq	r3, [r0, #20]
 8008dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008de0:	683f      	ldr	r7, [r7, #0]
 8008de2:	fa07 f70c 	lsl.w	r7, r7, ip
 8008de6:	433d      	orrs	r5, r7
 8008de8:	f843 5b04 	str.w	r5, [r3], #4
 8008dec:	f852 5b04 	ldr.w	r5, [r2], #4
 8008df0:	40cd      	lsrs	r5, r1
 8008df2:	e7e5      	b.n	8008dc0 <rshift+0x3c>
 8008df4:	4623      	mov	r3, r4
 8008df6:	e7e9      	b.n	8008dcc <rshift+0x48>

08008df8 <__hexdig_fun>:
 8008df8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008dfc:	2b09      	cmp	r3, #9
 8008dfe:	d802      	bhi.n	8008e06 <__hexdig_fun+0xe>
 8008e00:	3820      	subs	r0, #32
 8008e02:	b2c0      	uxtb	r0, r0
 8008e04:	4770      	bx	lr
 8008e06:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008e0a:	2b05      	cmp	r3, #5
 8008e0c:	d801      	bhi.n	8008e12 <__hexdig_fun+0x1a>
 8008e0e:	3847      	subs	r0, #71	; 0x47
 8008e10:	e7f7      	b.n	8008e02 <__hexdig_fun+0xa>
 8008e12:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008e16:	2b05      	cmp	r3, #5
 8008e18:	d801      	bhi.n	8008e1e <__hexdig_fun+0x26>
 8008e1a:	3827      	subs	r0, #39	; 0x27
 8008e1c:	e7f1      	b.n	8008e02 <__hexdig_fun+0xa>
 8008e1e:	2000      	movs	r0, #0
 8008e20:	4770      	bx	lr

08008e22 <__gethex>:
 8008e22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e26:	b08b      	sub	sp, #44	; 0x2c
 8008e28:	468a      	mov	sl, r1
 8008e2a:	9002      	str	r0, [sp, #8]
 8008e2c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008e2e:	9306      	str	r3, [sp, #24]
 8008e30:	4690      	mov	r8, r2
 8008e32:	f000 fad0 	bl	80093d6 <__localeconv_l>
 8008e36:	6803      	ldr	r3, [r0, #0]
 8008e38:	9303      	str	r3, [sp, #12]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7f7 f9c8 	bl	80001d0 <strlen>
 8008e40:	9b03      	ldr	r3, [sp, #12]
 8008e42:	9001      	str	r0, [sp, #4]
 8008e44:	4403      	add	r3, r0
 8008e46:	f04f 0b00 	mov.w	fp, #0
 8008e4a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e4e:	9307      	str	r3, [sp, #28]
 8008e50:	f8da 3000 	ldr.w	r3, [sl]
 8008e54:	3302      	adds	r3, #2
 8008e56:	461f      	mov	r7, r3
 8008e58:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e5c:	2830      	cmp	r0, #48	; 0x30
 8008e5e:	d06c      	beq.n	8008f3a <__gethex+0x118>
 8008e60:	f7ff ffca 	bl	8008df8 <__hexdig_fun>
 8008e64:	4604      	mov	r4, r0
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d16a      	bne.n	8008f40 <__gethex+0x11e>
 8008e6a:	9a01      	ldr	r2, [sp, #4]
 8008e6c:	9903      	ldr	r1, [sp, #12]
 8008e6e:	4638      	mov	r0, r7
 8008e70:	f001 fadb 	bl	800a42a <strncmp>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d166      	bne.n	8008f46 <__gethex+0x124>
 8008e78:	9b01      	ldr	r3, [sp, #4]
 8008e7a:	5cf8      	ldrb	r0, [r7, r3]
 8008e7c:	18fe      	adds	r6, r7, r3
 8008e7e:	f7ff ffbb 	bl	8008df8 <__hexdig_fun>
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d062      	beq.n	8008f4c <__gethex+0x12a>
 8008e86:	4633      	mov	r3, r6
 8008e88:	7818      	ldrb	r0, [r3, #0]
 8008e8a:	2830      	cmp	r0, #48	; 0x30
 8008e8c:	461f      	mov	r7, r3
 8008e8e:	f103 0301 	add.w	r3, r3, #1
 8008e92:	d0f9      	beq.n	8008e88 <__gethex+0x66>
 8008e94:	f7ff ffb0 	bl	8008df8 <__hexdig_fun>
 8008e98:	fab0 f580 	clz	r5, r0
 8008e9c:	096d      	lsrs	r5, r5, #5
 8008e9e:	4634      	mov	r4, r6
 8008ea0:	f04f 0b01 	mov.w	fp, #1
 8008ea4:	463a      	mov	r2, r7
 8008ea6:	4616      	mov	r6, r2
 8008ea8:	3201      	adds	r2, #1
 8008eaa:	7830      	ldrb	r0, [r6, #0]
 8008eac:	f7ff ffa4 	bl	8008df8 <__hexdig_fun>
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	d1f8      	bne.n	8008ea6 <__gethex+0x84>
 8008eb4:	9a01      	ldr	r2, [sp, #4]
 8008eb6:	9903      	ldr	r1, [sp, #12]
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f001 fab6 	bl	800a42a <strncmp>
 8008ebe:	b950      	cbnz	r0, 8008ed6 <__gethex+0xb4>
 8008ec0:	b954      	cbnz	r4, 8008ed8 <__gethex+0xb6>
 8008ec2:	9b01      	ldr	r3, [sp, #4]
 8008ec4:	18f4      	adds	r4, r6, r3
 8008ec6:	4622      	mov	r2, r4
 8008ec8:	4616      	mov	r6, r2
 8008eca:	3201      	adds	r2, #1
 8008ecc:	7830      	ldrb	r0, [r6, #0]
 8008ece:	f7ff ff93 	bl	8008df8 <__hexdig_fun>
 8008ed2:	2800      	cmp	r0, #0
 8008ed4:	d1f8      	bne.n	8008ec8 <__gethex+0xa6>
 8008ed6:	b10c      	cbz	r4, 8008edc <__gethex+0xba>
 8008ed8:	1ba4      	subs	r4, r4, r6
 8008eda:	00a4      	lsls	r4, r4, #2
 8008edc:	7833      	ldrb	r3, [r6, #0]
 8008ede:	2b50      	cmp	r3, #80	; 0x50
 8008ee0:	d001      	beq.n	8008ee6 <__gethex+0xc4>
 8008ee2:	2b70      	cmp	r3, #112	; 0x70
 8008ee4:	d140      	bne.n	8008f68 <__gethex+0x146>
 8008ee6:	7873      	ldrb	r3, [r6, #1]
 8008ee8:	2b2b      	cmp	r3, #43	; 0x2b
 8008eea:	d031      	beq.n	8008f50 <__gethex+0x12e>
 8008eec:	2b2d      	cmp	r3, #45	; 0x2d
 8008eee:	d033      	beq.n	8008f58 <__gethex+0x136>
 8008ef0:	1c71      	adds	r1, r6, #1
 8008ef2:	f04f 0900 	mov.w	r9, #0
 8008ef6:	7808      	ldrb	r0, [r1, #0]
 8008ef8:	f7ff ff7e 	bl	8008df8 <__hexdig_fun>
 8008efc:	1e43      	subs	r3, r0, #1
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b18      	cmp	r3, #24
 8008f02:	d831      	bhi.n	8008f68 <__gethex+0x146>
 8008f04:	f1a0 0210 	sub.w	r2, r0, #16
 8008f08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f0c:	f7ff ff74 	bl	8008df8 <__hexdig_fun>
 8008f10:	1e43      	subs	r3, r0, #1
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b18      	cmp	r3, #24
 8008f16:	d922      	bls.n	8008f5e <__gethex+0x13c>
 8008f18:	f1b9 0f00 	cmp.w	r9, #0
 8008f1c:	d000      	beq.n	8008f20 <__gethex+0xfe>
 8008f1e:	4252      	negs	r2, r2
 8008f20:	4414      	add	r4, r2
 8008f22:	f8ca 1000 	str.w	r1, [sl]
 8008f26:	b30d      	cbz	r5, 8008f6c <__gethex+0x14a>
 8008f28:	f1bb 0f00 	cmp.w	fp, #0
 8008f2c:	bf0c      	ite	eq
 8008f2e:	2706      	moveq	r7, #6
 8008f30:	2700      	movne	r7, #0
 8008f32:	4638      	mov	r0, r7
 8008f34:	b00b      	add	sp, #44	; 0x2c
 8008f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f3a:	f10b 0b01 	add.w	fp, fp, #1
 8008f3e:	e78a      	b.n	8008e56 <__gethex+0x34>
 8008f40:	2500      	movs	r5, #0
 8008f42:	462c      	mov	r4, r5
 8008f44:	e7ae      	b.n	8008ea4 <__gethex+0x82>
 8008f46:	463e      	mov	r6, r7
 8008f48:	2501      	movs	r5, #1
 8008f4a:	e7c7      	b.n	8008edc <__gethex+0xba>
 8008f4c:	4604      	mov	r4, r0
 8008f4e:	e7fb      	b.n	8008f48 <__gethex+0x126>
 8008f50:	f04f 0900 	mov.w	r9, #0
 8008f54:	1cb1      	adds	r1, r6, #2
 8008f56:	e7ce      	b.n	8008ef6 <__gethex+0xd4>
 8008f58:	f04f 0901 	mov.w	r9, #1
 8008f5c:	e7fa      	b.n	8008f54 <__gethex+0x132>
 8008f5e:	230a      	movs	r3, #10
 8008f60:	fb03 0202 	mla	r2, r3, r2, r0
 8008f64:	3a10      	subs	r2, #16
 8008f66:	e7cf      	b.n	8008f08 <__gethex+0xe6>
 8008f68:	4631      	mov	r1, r6
 8008f6a:	e7da      	b.n	8008f22 <__gethex+0x100>
 8008f6c:	1bf3      	subs	r3, r6, r7
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	4629      	mov	r1, r5
 8008f72:	2b07      	cmp	r3, #7
 8008f74:	dc49      	bgt.n	800900a <__gethex+0x1e8>
 8008f76:	9802      	ldr	r0, [sp, #8]
 8008f78:	f000 fabc 	bl	80094f4 <_Balloc>
 8008f7c:	9b01      	ldr	r3, [sp, #4]
 8008f7e:	f100 0914 	add.w	r9, r0, #20
 8008f82:	f04f 0b00 	mov.w	fp, #0
 8008f86:	f1c3 0301 	rsb	r3, r3, #1
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	f8cd 9010 	str.w	r9, [sp, #16]
 8008f90:	46da      	mov	sl, fp
 8008f92:	9308      	str	r3, [sp, #32]
 8008f94:	42b7      	cmp	r7, r6
 8008f96:	d33b      	bcc.n	8009010 <__gethex+0x1ee>
 8008f98:	9804      	ldr	r0, [sp, #16]
 8008f9a:	f840 ab04 	str.w	sl, [r0], #4
 8008f9e:	eba0 0009 	sub.w	r0, r0, r9
 8008fa2:	1080      	asrs	r0, r0, #2
 8008fa4:	6128      	str	r0, [r5, #16]
 8008fa6:	0147      	lsls	r7, r0, #5
 8008fa8:	4650      	mov	r0, sl
 8008faa:	f000 fb67 	bl	800967c <__hi0bits>
 8008fae:	f8d8 6000 	ldr.w	r6, [r8]
 8008fb2:	1a3f      	subs	r7, r7, r0
 8008fb4:	42b7      	cmp	r7, r6
 8008fb6:	dd64      	ble.n	8009082 <__gethex+0x260>
 8008fb8:	1bbf      	subs	r7, r7, r6
 8008fba:	4639      	mov	r1, r7
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	f000 fe77 	bl	8009cb0 <__any_on>
 8008fc2:	4682      	mov	sl, r0
 8008fc4:	b178      	cbz	r0, 8008fe6 <__gethex+0x1c4>
 8008fc6:	1e7b      	subs	r3, r7, #1
 8008fc8:	1159      	asrs	r1, r3, #5
 8008fca:	f003 021f 	and.w	r2, r3, #31
 8008fce:	f04f 0a01 	mov.w	sl, #1
 8008fd2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008fd6:	fa0a f202 	lsl.w	r2, sl, r2
 8008fda:	420a      	tst	r2, r1
 8008fdc:	d003      	beq.n	8008fe6 <__gethex+0x1c4>
 8008fde:	4553      	cmp	r3, sl
 8008fe0:	dc46      	bgt.n	8009070 <__gethex+0x24e>
 8008fe2:	f04f 0a02 	mov.w	sl, #2
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f7ff fecb 	bl	8008d84 <rshift>
 8008fee:	443c      	add	r4, r7
 8008ff0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	da52      	bge.n	800909e <__gethex+0x27c>
 8008ff8:	4629      	mov	r1, r5
 8008ffa:	9802      	ldr	r0, [sp, #8]
 8008ffc:	f000 faae 	bl	800955c <_Bfree>
 8009000:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009002:	2300      	movs	r3, #0
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	27a3      	movs	r7, #163	; 0xa3
 8009008:	e793      	b.n	8008f32 <__gethex+0x110>
 800900a:	3101      	adds	r1, #1
 800900c:	105b      	asrs	r3, r3, #1
 800900e:	e7b0      	b.n	8008f72 <__gethex+0x150>
 8009010:	1e73      	subs	r3, r6, #1
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	9a07      	ldr	r2, [sp, #28]
 8009016:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800901a:	4293      	cmp	r3, r2
 800901c:	d018      	beq.n	8009050 <__gethex+0x22e>
 800901e:	f1bb 0f20 	cmp.w	fp, #32
 8009022:	d107      	bne.n	8009034 <__gethex+0x212>
 8009024:	9b04      	ldr	r3, [sp, #16]
 8009026:	f8c3 a000 	str.w	sl, [r3]
 800902a:	3304      	adds	r3, #4
 800902c:	f04f 0a00 	mov.w	sl, #0
 8009030:	9304      	str	r3, [sp, #16]
 8009032:	46d3      	mov	fp, sl
 8009034:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009038:	f7ff fede 	bl	8008df8 <__hexdig_fun>
 800903c:	f000 000f 	and.w	r0, r0, #15
 8009040:	fa00 f00b 	lsl.w	r0, r0, fp
 8009044:	ea4a 0a00 	orr.w	sl, sl, r0
 8009048:	f10b 0b04 	add.w	fp, fp, #4
 800904c:	9b05      	ldr	r3, [sp, #20]
 800904e:	e00d      	b.n	800906c <__gethex+0x24a>
 8009050:	9b05      	ldr	r3, [sp, #20]
 8009052:	9a08      	ldr	r2, [sp, #32]
 8009054:	4413      	add	r3, r2
 8009056:	42bb      	cmp	r3, r7
 8009058:	d3e1      	bcc.n	800901e <__gethex+0x1fc>
 800905a:	4618      	mov	r0, r3
 800905c:	9a01      	ldr	r2, [sp, #4]
 800905e:	9903      	ldr	r1, [sp, #12]
 8009060:	9309      	str	r3, [sp, #36]	; 0x24
 8009062:	f001 f9e2 	bl	800a42a <strncmp>
 8009066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009068:	2800      	cmp	r0, #0
 800906a:	d1d8      	bne.n	800901e <__gethex+0x1fc>
 800906c:	461e      	mov	r6, r3
 800906e:	e791      	b.n	8008f94 <__gethex+0x172>
 8009070:	1eb9      	subs	r1, r7, #2
 8009072:	4628      	mov	r0, r5
 8009074:	f000 fe1c 	bl	8009cb0 <__any_on>
 8009078:	2800      	cmp	r0, #0
 800907a:	d0b2      	beq.n	8008fe2 <__gethex+0x1c0>
 800907c:	f04f 0a03 	mov.w	sl, #3
 8009080:	e7b1      	b.n	8008fe6 <__gethex+0x1c4>
 8009082:	da09      	bge.n	8009098 <__gethex+0x276>
 8009084:	1bf7      	subs	r7, r6, r7
 8009086:	4629      	mov	r1, r5
 8009088:	463a      	mov	r2, r7
 800908a:	9802      	ldr	r0, [sp, #8]
 800908c:	f000 fc32 	bl	80098f4 <__lshift>
 8009090:	1be4      	subs	r4, r4, r7
 8009092:	4605      	mov	r5, r0
 8009094:	f100 0914 	add.w	r9, r0, #20
 8009098:	f04f 0a00 	mov.w	sl, #0
 800909c:	e7a8      	b.n	8008ff0 <__gethex+0x1ce>
 800909e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80090a2:	42a0      	cmp	r0, r4
 80090a4:	dd6a      	ble.n	800917c <__gethex+0x35a>
 80090a6:	1b04      	subs	r4, r0, r4
 80090a8:	42a6      	cmp	r6, r4
 80090aa:	dc2e      	bgt.n	800910a <__gethex+0x2e8>
 80090ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d022      	beq.n	80090fa <__gethex+0x2d8>
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d024      	beq.n	8009102 <__gethex+0x2e0>
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d115      	bne.n	80090e8 <__gethex+0x2c6>
 80090bc:	42a6      	cmp	r6, r4
 80090be:	d113      	bne.n	80090e8 <__gethex+0x2c6>
 80090c0:	2e01      	cmp	r6, #1
 80090c2:	dc0b      	bgt.n	80090dc <__gethex+0x2ba>
 80090c4:	9a06      	ldr	r2, [sp, #24]
 80090c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80090ca:	6013      	str	r3, [r2, #0]
 80090cc:	2301      	movs	r3, #1
 80090ce:	612b      	str	r3, [r5, #16]
 80090d0:	f8c9 3000 	str.w	r3, [r9]
 80090d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090d6:	2762      	movs	r7, #98	; 0x62
 80090d8:	601d      	str	r5, [r3, #0]
 80090da:	e72a      	b.n	8008f32 <__gethex+0x110>
 80090dc:	1e71      	subs	r1, r6, #1
 80090de:	4628      	mov	r0, r5
 80090e0:	f000 fde6 	bl	8009cb0 <__any_on>
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d1ed      	bne.n	80090c4 <__gethex+0x2a2>
 80090e8:	4629      	mov	r1, r5
 80090ea:	9802      	ldr	r0, [sp, #8]
 80090ec:	f000 fa36 	bl	800955c <_Bfree>
 80090f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80090f2:	2300      	movs	r3, #0
 80090f4:	6013      	str	r3, [r2, #0]
 80090f6:	2750      	movs	r7, #80	; 0x50
 80090f8:	e71b      	b.n	8008f32 <__gethex+0x110>
 80090fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0e1      	beq.n	80090c4 <__gethex+0x2a2>
 8009100:	e7f2      	b.n	80090e8 <__gethex+0x2c6>
 8009102:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1dd      	bne.n	80090c4 <__gethex+0x2a2>
 8009108:	e7ee      	b.n	80090e8 <__gethex+0x2c6>
 800910a:	1e67      	subs	r7, r4, #1
 800910c:	f1ba 0f00 	cmp.w	sl, #0
 8009110:	d131      	bne.n	8009176 <__gethex+0x354>
 8009112:	b127      	cbz	r7, 800911e <__gethex+0x2fc>
 8009114:	4639      	mov	r1, r7
 8009116:	4628      	mov	r0, r5
 8009118:	f000 fdca 	bl	8009cb0 <__any_on>
 800911c:	4682      	mov	sl, r0
 800911e:	117a      	asrs	r2, r7, #5
 8009120:	2301      	movs	r3, #1
 8009122:	f007 071f 	and.w	r7, r7, #31
 8009126:	fa03 f707 	lsl.w	r7, r3, r7
 800912a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800912e:	4621      	mov	r1, r4
 8009130:	421f      	tst	r7, r3
 8009132:	4628      	mov	r0, r5
 8009134:	bf18      	it	ne
 8009136:	f04a 0a02 	orrne.w	sl, sl, #2
 800913a:	1b36      	subs	r6, r6, r4
 800913c:	f7ff fe22 	bl	8008d84 <rshift>
 8009140:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009144:	2702      	movs	r7, #2
 8009146:	f1ba 0f00 	cmp.w	sl, #0
 800914a:	d048      	beq.n	80091de <__gethex+0x3bc>
 800914c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009150:	2b02      	cmp	r3, #2
 8009152:	d015      	beq.n	8009180 <__gethex+0x35e>
 8009154:	2b03      	cmp	r3, #3
 8009156:	d017      	beq.n	8009188 <__gethex+0x366>
 8009158:	2b01      	cmp	r3, #1
 800915a:	d109      	bne.n	8009170 <__gethex+0x34e>
 800915c:	f01a 0f02 	tst.w	sl, #2
 8009160:	d006      	beq.n	8009170 <__gethex+0x34e>
 8009162:	f8d9 3000 	ldr.w	r3, [r9]
 8009166:	ea4a 0a03 	orr.w	sl, sl, r3
 800916a:	f01a 0f01 	tst.w	sl, #1
 800916e:	d10e      	bne.n	800918e <__gethex+0x36c>
 8009170:	f047 0710 	orr.w	r7, r7, #16
 8009174:	e033      	b.n	80091de <__gethex+0x3bc>
 8009176:	f04f 0a01 	mov.w	sl, #1
 800917a:	e7d0      	b.n	800911e <__gethex+0x2fc>
 800917c:	2701      	movs	r7, #1
 800917e:	e7e2      	b.n	8009146 <__gethex+0x324>
 8009180:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009182:	f1c3 0301 	rsb	r3, r3, #1
 8009186:	9315      	str	r3, [sp, #84]	; 0x54
 8009188:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0f0      	beq.n	8009170 <__gethex+0x34e>
 800918e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009192:	f105 0314 	add.w	r3, r5, #20
 8009196:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800919a:	eb03 010a 	add.w	r1, r3, sl
 800919e:	f04f 0c00 	mov.w	ip, #0
 80091a2:	4618      	mov	r0, r3
 80091a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091a8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80091ac:	d01c      	beq.n	80091e8 <__gethex+0x3c6>
 80091ae:	3201      	adds	r2, #1
 80091b0:	6002      	str	r2, [r0, #0]
 80091b2:	2f02      	cmp	r7, #2
 80091b4:	f105 0314 	add.w	r3, r5, #20
 80091b8:	d138      	bne.n	800922c <__gethex+0x40a>
 80091ba:	f8d8 2000 	ldr.w	r2, [r8]
 80091be:	3a01      	subs	r2, #1
 80091c0:	42b2      	cmp	r2, r6
 80091c2:	d10a      	bne.n	80091da <__gethex+0x3b8>
 80091c4:	1171      	asrs	r1, r6, #5
 80091c6:	2201      	movs	r2, #1
 80091c8:	f006 061f 	and.w	r6, r6, #31
 80091cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80091d0:	fa02 f606 	lsl.w	r6, r2, r6
 80091d4:	421e      	tst	r6, r3
 80091d6:	bf18      	it	ne
 80091d8:	4617      	movne	r7, r2
 80091da:	f047 0720 	orr.w	r7, r7, #32
 80091de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091e0:	601d      	str	r5, [r3, #0]
 80091e2:	9b06      	ldr	r3, [sp, #24]
 80091e4:	601c      	str	r4, [r3, #0]
 80091e6:	e6a4      	b.n	8008f32 <__gethex+0x110>
 80091e8:	4299      	cmp	r1, r3
 80091ea:	f843 cc04 	str.w	ip, [r3, #-4]
 80091ee:	d8d8      	bhi.n	80091a2 <__gethex+0x380>
 80091f0:	68ab      	ldr	r3, [r5, #8]
 80091f2:	4599      	cmp	r9, r3
 80091f4:	db12      	blt.n	800921c <__gethex+0x3fa>
 80091f6:	6869      	ldr	r1, [r5, #4]
 80091f8:	9802      	ldr	r0, [sp, #8]
 80091fa:	3101      	adds	r1, #1
 80091fc:	f000 f97a 	bl	80094f4 <_Balloc>
 8009200:	692a      	ldr	r2, [r5, #16]
 8009202:	3202      	adds	r2, #2
 8009204:	f105 010c 	add.w	r1, r5, #12
 8009208:	4683      	mov	fp, r0
 800920a:	0092      	lsls	r2, r2, #2
 800920c:	300c      	adds	r0, #12
 800920e:	f7fc ff75 	bl	80060fc <memcpy>
 8009212:	4629      	mov	r1, r5
 8009214:	9802      	ldr	r0, [sp, #8]
 8009216:	f000 f9a1 	bl	800955c <_Bfree>
 800921a:	465d      	mov	r5, fp
 800921c:	692b      	ldr	r3, [r5, #16]
 800921e:	1c5a      	adds	r2, r3, #1
 8009220:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009224:	612a      	str	r2, [r5, #16]
 8009226:	2201      	movs	r2, #1
 8009228:	615a      	str	r2, [r3, #20]
 800922a:	e7c2      	b.n	80091b2 <__gethex+0x390>
 800922c:	692a      	ldr	r2, [r5, #16]
 800922e:	454a      	cmp	r2, r9
 8009230:	dd0b      	ble.n	800924a <__gethex+0x428>
 8009232:	2101      	movs	r1, #1
 8009234:	4628      	mov	r0, r5
 8009236:	f7ff fda5 	bl	8008d84 <rshift>
 800923a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800923e:	3401      	adds	r4, #1
 8009240:	42a3      	cmp	r3, r4
 8009242:	f6ff aed9 	blt.w	8008ff8 <__gethex+0x1d6>
 8009246:	2701      	movs	r7, #1
 8009248:	e7c7      	b.n	80091da <__gethex+0x3b8>
 800924a:	f016 061f 	ands.w	r6, r6, #31
 800924e:	d0fa      	beq.n	8009246 <__gethex+0x424>
 8009250:	449a      	add	sl, r3
 8009252:	f1c6 0620 	rsb	r6, r6, #32
 8009256:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800925a:	f000 fa0f 	bl	800967c <__hi0bits>
 800925e:	42b0      	cmp	r0, r6
 8009260:	dbe7      	blt.n	8009232 <__gethex+0x410>
 8009262:	e7f0      	b.n	8009246 <__gethex+0x424>

08009264 <L_shift>:
 8009264:	f1c2 0208 	rsb	r2, r2, #8
 8009268:	0092      	lsls	r2, r2, #2
 800926a:	b570      	push	{r4, r5, r6, lr}
 800926c:	f1c2 0620 	rsb	r6, r2, #32
 8009270:	6843      	ldr	r3, [r0, #4]
 8009272:	6804      	ldr	r4, [r0, #0]
 8009274:	fa03 f506 	lsl.w	r5, r3, r6
 8009278:	432c      	orrs	r4, r5
 800927a:	40d3      	lsrs	r3, r2
 800927c:	6004      	str	r4, [r0, #0]
 800927e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009282:	4288      	cmp	r0, r1
 8009284:	d3f4      	bcc.n	8009270 <L_shift+0xc>
 8009286:	bd70      	pop	{r4, r5, r6, pc}

08009288 <__match>:
 8009288:	b530      	push	{r4, r5, lr}
 800928a:	6803      	ldr	r3, [r0, #0]
 800928c:	3301      	adds	r3, #1
 800928e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009292:	b914      	cbnz	r4, 800929a <__match+0x12>
 8009294:	6003      	str	r3, [r0, #0]
 8009296:	2001      	movs	r0, #1
 8009298:	bd30      	pop	{r4, r5, pc}
 800929a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800929e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80092a2:	2d19      	cmp	r5, #25
 80092a4:	bf98      	it	ls
 80092a6:	3220      	addls	r2, #32
 80092a8:	42a2      	cmp	r2, r4
 80092aa:	d0f0      	beq.n	800928e <__match+0x6>
 80092ac:	2000      	movs	r0, #0
 80092ae:	e7f3      	b.n	8009298 <__match+0x10>

080092b0 <__hexnan>:
 80092b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b4:	680b      	ldr	r3, [r1, #0]
 80092b6:	6801      	ldr	r1, [r0, #0]
 80092b8:	115f      	asrs	r7, r3, #5
 80092ba:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80092be:	f013 031f 	ands.w	r3, r3, #31
 80092c2:	b087      	sub	sp, #28
 80092c4:	bf18      	it	ne
 80092c6:	3704      	addne	r7, #4
 80092c8:	2500      	movs	r5, #0
 80092ca:	1f3e      	subs	r6, r7, #4
 80092cc:	4682      	mov	sl, r0
 80092ce:	4690      	mov	r8, r2
 80092d0:	9301      	str	r3, [sp, #4]
 80092d2:	f847 5c04 	str.w	r5, [r7, #-4]
 80092d6:	46b1      	mov	r9, r6
 80092d8:	4634      	mov	r4, r6
 80092da:	9502      	str	r5, [sp, #8]
 80092dc:	46ab      	mov	fp, r5
 80092de:	784a      	ldrb	r2, [r1, #1]
 80092e0:	1c4b      	adds	r3, r1, #1
 80092e2:	9303      	str	r3, [sp, #12]
 80092e4:	b342      	cbz	r2, 8009338 <__hexnan+0x88>
 80092e6:	4610      	mov	r0, r2
 80092e8:	9105      	str	r1, [sp, #20]
 80092ea:	9204      	str	r2, [sp, #16]
 80092ec:	f7ff fd84 	bl	8008df8 <__hexdig_fun>
 80092f0:	2800      	cmp	r0, #0
 80092f2:	d143      	bne.n	800937c <__hexnan+0xcc>
 80092f4:	9a04      	ldr	r2, [sp, #16]
 80092f6:	9905      	ldr	r1, [sp, #20]
 80092f8:	2a20      	cmp	r2, #32
 80092fa:	d818      	bhi.n	800932e <__hexnan+0x7e>
 80092fc:	9b02      	ldr	r3, [sp, #8]
 80092fe:	459b      	cmp	fp, r3
 8009300:	dd13      	ble.n	800932a <__hexnan+0x7a>
 8009302:	454c      	cmp	r4, r9
 8009304:	d206      	bcs.n	8009314 <__hexnan+0x64>
 8009306:	2d07      	cmp	r5, #7
 8009308:	dc04      	bgt.n	8009314 <__hexnan+0x64>
 800930a:	462a      	mov	r2, r5
 800930c:	4649      	mov	r1, r9
 800930e:	4620      	mov	r0, r4
 8009310:	f7ff ffa8 	bl	8009264 <L_shift>
 8009314:	4544      	cmp	r4, r8
 8009316:	d944      	bls.n	80093a2 <__hexnan+0xf2>
 8009318:	2300      	movs	r3, #0
 800931a:	f1a4 0904 	sub.w	r9, r4, #4
 800931e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009322:	f8cd b008 	str.w	fp, [sp, #8]
 8009326:	464c      	mov	r4, r9
 8009328:	461d      	mov	r5, r3
 800932a:	9903      	ldr	r1, [sp, #12]
 800932c:	e7d7      	b.n	80092de <__hexnan+0x2e>
 800932e:	2a29      	cmp	r2, #41	; 0x29
 8009330:	d14a      	bne.n	80093c8 <__hexnan+0x118>
 8009332:	3102      	adds	r1, #2
 8009334:	f8ca 1000 	str.w	r1, [sl]
 8009338:	f1bb 0f00 	cmp.w	fp, #0
 800933c:	d044      	beq.n	80093c8 <__hexnan+0x118>
 800933e:	454c      	cmp	r4, r9
 8009340:	d206      	bcs.n	8009350 <__hexnan+0xa0>
 8009342:	2d07      	cmp	r5, #7
 8009344:	dc04      	bgt.n	8009350 <__hexnan+0xa0>
 8009346:	462a      	mov	r2, r5
 8009348:	4649      	mov	r1, r9
 800934a:	4620      	mov	r0, r4
 800934c:	f7ff ff8a 	bl	8009264 <L_shift>
 8009350:	4544      	cmp	r4, r8
 8009352:	d928      	bls.n	80093a6 <__hexnan+0xf6>
 8009354:	4643      	mov	r3, r8
 8009356:	f854 2b04 	ldr.w	r2, [r4], #4
 800935a:	f843 2b04 	str.w	r2, [r3], #4
 800935e:	42a6      	cmp	r6, r4
 8009360:	d2f9      	bcs.n	8009356 <__hexnan+0xa6>
 8009362:	2200      	movs	r2, #0
 8009364:	f843 2b04 	str.w	r2, [r3], #4
 8009368:	429e      	cmp	r6, r3
 800936a:	d2fb      	bcs.n	8009364 <__hexnan+0xb4>
 800936c:	6833      	ldr	r3, [r6, #0]
 800936e:	b91b      	cbnz	r3, 8009378 <__hexnan+0xc8>
 8009370:	4546      	cmp	r6, r8
 8009372:	d127      	bne.n	80093c4 <__hexnan+0x114>
 8009374:	2301      	movs	r3, #1
 8009376:	6033      	str	r3, [r6, #0]
 8009378:	2005      	movs	r0, #5
 800937a:	e026      	b.n	80093ca <__hexnan+0x11a>
 800937c:	3501      	adds	r5, #1
 800937e:	2d08      	cmp	r5, #8
 8009380:	f10b 0b01 	add.w	fp, fp, #1
 8009384:	dd06      	ble.n	8009394 <__hexnan+0xe4>
 8009386:	4544      	cmp	r4, r8
 8009388:	d9cf      	bls.n	800932a <__hexnan+0x7a>
 800938a:	2300      	movs	r3, #0
 800938c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009390:	2501      	movs	r5, #1
 8009392:	3c04      	subs	r4, #4
 8009394:	6822      	ldr	r2, [r4, #0]
 8009396:	f000 000f 	and.w	r0, r0, #15
 800939a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800939e:	6020      	str	r0, [r4, #0]
 80093a0:	e7c3      	b.n	800932a <__hexnan+0x7a>
 80093a2:	2508      	movs	r5, #8
 80093a4:	e7c1      	b.n	800932a <__hexnan+0x7a>
 80093a6:	9b01      	ldr	r3, [sp, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d0df      	beq.n	800936c <__hexnan+0xbc>
 80093ac:	f04f 32ff 	mov.w	r2, #4294967295
 80093b0:	f1c3 0320 	rsb	r3, r3, #32
 80093b4:	fa22 f303 	lsr.w	r3, r2, r3
 80093b8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80093bc:	401a      	ands	r2, r3
 80093be:	f847 2c04 	str.w	r2, [r7, #-4]
 80093c2:	e7d3      	b.n	800936c <__hexnan+0xbc>
 80093c4:	3e04      	subs	r6, #4
 80093c6:	e7d1      	b.n	800936c <__hexnan+0xbc>
 80093c8:	2004      	movs	r0, #4
 80093ca:	b007      	add	sp, #28
 80093cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093d0 <__locale_ctype_ptr_l>:
 80093d0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80093d4:	4770      	bx	lr

080093d6 <__localeconv_l>:
 80093d6:	30f0      	adds	r0, #240	; 0xf0
 80093d8:	4770      	bx	lr
	...

080093dc <_localeconv_r>:
 80093dc:	4b04      	ldr	r3, [pc, #16]	; (80093f0 <_localeconv_r+0x14>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6a18      	ldr	r0, [r3, #32]
 80093e2:	4b04      	ldr	r3, [pc, #16]	; (80093f4 <_localeconv_r+0x18>)
 80093e4:	2800      	cmp	r0, #0
 80093e6:	bf08      	it	eq
 80093e8:	4618      	moveq	r0, r3
 80093ea:	30f0      	adds	r0, #240	; 0xf0
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	2000000c 	.word	0x2000000c
 80093f4:	20000070 	.word	0x20000070

080093f8 <__swhatbuf_r>:
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	460e      	mov	r6, r1
 80093fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009400:	2900      	cmp	r1, #0
 8009402:	b096      	sub	sp, #88	; 0x58
 8009404:	4614      	mov	r4, r2
 8009406:	461d      	mov	r5, r3
 8009408:	da07      	bge.n	800941a <__swhatbuf_r+0x22>
 800940a:	2300      	movs	r3, #0
 800940c:	602b      	str	r3, [r5, #0]
 800940e:	89b3      	ldrh	r3, [r6, #12]
 8009410:	061a      	lsls	r2, r3, #24
 8009412:	d410      	bmi.n	8009436 <__swhatbuf_r+0x3e>
 8009414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009418:	e00e      	b.n	8009438 <__swhatbuf_r+0x40>
 800941a:	466a      	mov	r2, sp
 800941c:	f001 f846 	bl	800a4ac <_fstat_r>
 8009420:	2800      	cmp	r0, #0
 8009422:	dbf2      	blt.n	800940a <__swhatbuf_r+0x12>
 8009424:	9a01      	ldr	r2, [sp, #4]
 8009426:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800942a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800942e:	425a      	negs	r2, r3
 8009430:	415a      	adcs	r2, r3
 8009432:	602a      	str	r2, [r5, #0]
 8009434:	e7ee      	b.n	8009414 <__swhatbuf_r+0x1c>
 8009436:	2340      	movs	r3, #64	; 0x40
 8009438:	2000      	movs	r0, #0
 800943a:	6023      	str	r3, [r4, #0]
 800943c:	b016      	add	sp, #88	; 0x58
 800943e:	bd70      	pop	{r4, r5, r6, pc}

08009440 <__smakebuf_r>:
 8009440:	898b      	ldrh	r3, [r1, #12]
 8009442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009444:	079d      	lsls	r5, r3, #30
 8009446:	4606      	mov	r6, r0
 8009448:	460c      	mov	r4, r1
 800944a:	d507      	bpl.n	800945c <__smakebuf_r+0x1c>
 800944c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009450:	6023      	str	r3, [r4, #0]
 8009452:	6123      	str	r3, [r4, #16]
 8009454:	2301      	movs	r3, #1
 8009456:	6163      	str	r3, [r4, #20]
 8009458:	b002      	add	sp, #8
 800945a:	bd70      	pop	{r4, r5, r6, pc}
 800945c:	ab01      	add	r3, sp, #4
 800945e:	466a      	mov	r2, sp
 8009460:	f7ff ffca 	bl	80093f8 <__swhatbuf_r>
 8009464:	9900      	ldr	r1, [sp, #0]
 8009466:	4605      	mov	r5, r0
 8009468:	4630      	mov	r0, r6
 800946a:	f000 fc9f 	bl	8009dac <_malloc_r>
 800946e:	b948      	cbnz	r0, 8009484 <__smakebuf_r+0x44>
 8009470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009474:	059a      	lsls	r2, r3, #22
 8009476:	d4ef      	bmi.n	8009458 <__smakebuf_r+0x18>
 8009478:	f023 0303 	bic.w	r3, r3, #3
 800947c:	f043 0302 	orr.w	r3, r3, #2
 8009480:	81a3      	strh	r3, [r4, #12]
 8009482:	e7e3      	b.n	800944c <__smakebuf_r+0xc>
 8009484:	4b0d      	ldr	r3, [pc, #52]	; (80094bc <__smakebuf_r+0x7c>)
 8009486:	62b3      	str	r3, [r6, #40]	; 0x28
 8009488:	89a3      	ldrh	r3, [r4, #12]
 800948a:	6020      	str	r0, [r4, #0]
 800948c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009490:	81a3      	strh	r3, [r4, #12]
 8009492:	9b00      	ldr	r3, [sp, #0]
 8009494:	6163      	str	r3, [r4, #20]
 8009496:	9b01      	ldr	r3, [sp, #4]
 8009498:	6120      	str	r0, [r4, #16]
 800949a:	b15b      	cbz	r3, 80094b4 <__smakebuf_r+0x74>
 800949c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094a0:	4630      	mov	r0, r6
 80094a2:	f001 f815 	bl	800a4d0 <_isatty_r>
 80094a6:	b128      	cbz	r0, 80094b4 <__smakebuf_r+0x74>
 80094a8:	89a3      	ldrh	r3, [r4, #12]
 80094aa:	f023 0303 	bic.w	r3, r3, #3
 80094ae:	f043 0301 	orr.w	r3, r3, #1
 80094b2:	81a3      	strh	r3, [r4, #12]
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	431d      	orrs	r5, r3
 80094b8:	81a5      	strh	r5, [r4, #12]
 80094ba:	e7cd      	b.n	8009458 <__smakebuf_r+0x18>
 80094bc:	08008c39 	.word	0x08008c39

080094c0 <malloc>:
 80094c0:	4b02      	ldr	r3, [pc, #8]	; (80094cc <malloc+0xc>)
 80094c2:	4601      	mov	r1, r0
 80094c4:	6818      	ldr	r0, [r3, #0]
 80094c6:	f000 bc71 	b.w	8009dac <_malloc_r>
 80094ca:	bf00      	nop
 80094cc:	2000000c 	.word	0x2000000c

080094d0 <__ascii_mbtowc>:
 80094d0:	b082      	sub	sp, #8
 80094d2:	b901      	cbnz	r1, 80094d6 <__ascii_mbtowc+0x6>
 80094d4:	a901      	add	r1, sp, #4
 80094d6:	b142      	cbz	r2, 80094ea <__ascii_mbtowc+0x1a>
 80094d8:	b14b      	cbz	r3, 80094ee <__ascii_mbtowc+0x1e>
 80094da:	7813      	ldrb	r3, [r2, #0]
 80094dc:	600b      	str	r3, [r1, #0]
 80094de:	7812      	ldrb	r2, [r2, #0]
 80094e0:	1c10      	adds	r0, r2, #0
 80094e2:	bf18      	it	ne
 80094e4:	2001      	movne	r0, #1
 80094e6:	b002      	add	sp, #8
 80094e8:	4770      	bx	lr
 80094ea:	4610      	mov	r0, r2
 80094ec:	e7fb      	b.n	80094e6 <__ascii_mbtowc+0x16>
 80094ee:	f06f 0001 	mvn.w	r0, #1
 80094f2:	e7f8      	b.n	80094e6 <__ascii_mbtowc+0x16>

080094f4 <_Balloc>:
 80094f4:	b570      	push	{r4, r5, r6, lr}
 80094f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80094f8:	4604      	mov	r4, r0
 80094fa:	460e      	mov	r6, r1
 80094fc:	b93d      	cbnz	r5, 800950e <_Balloc+0x1a>
 80094fe:	2010      	movs	r0, #16
 8009500:	f7ff ffde 	bl	80094c0 <malloc>
 8009504:	6260      	str	r0, [r4, #36]	; 0x24
 8009506:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800950a:	6005      	str	r5, [r0, #0]
 800950c:	60c5      	str	r5, [r0, #12]
 800950e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009510:	68eb      	ldr	r3, [r5, #12]
 8009512:	b183      	cbz	r3, 8009536 <_Balloc+0x42>
 8009514:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800951c:	b9b8      	cbnz	r0, 800954e <_Balloc+0x5a>
 800951e:	2101      	movs	r1, #1
 8009520:	fa01 f506 	lsl.w	r5, r1, r6
 8009524:	1d6a      	adds	r2, r5, #5
 8009526:	0092      	lsls	r2, r2, #2
 8009528:	4620      	mov	r0, r4
 800952a:	f000 fbe2 	bl	8009cf2 <_calloc_r>
 800952e:	b160      	cbz	r0, 800954a <_Balloc+0x56>
 8009530:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009534:	e00e      	b.n	8009554 <_Balloc+0x60>
 8009536:	2221      	movs	r2, #33	; 0x21
 8009538:	2104      	movs	r1, #4
 800953a:	4620      	mov	r0, r4
 800953c:	f000 fbd9 	bl	8009cf2 <_calloc_r>
 8009540:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009542:	60e8      	str	r0, [r5, #12]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1e4      	bne.n	8009514 <_Balloc+0x20>
 800954a:	2000      	movs	r0, #0
 800954c:	bd70      	pop	{r4, r5, r6, pc}
 800954e:	6802      	ldr	r2, [r0, #0]
 8009550:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009554:	2300      	movs	r3, #0
 8009556:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800955a:	e7f7      	b.n	800954c <_Balloc+0x58>

0800955c <_Bfree>:
 800955c:	b570      	push	{r4, r5, r6, lr}
 800955e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009560:	4606      	mov	r6, r0
 8009562:	460d      	mov	r5, r1
 8009564:	b93c      	cbnz	r4, 8009576 <_Bfree+0x1a>
 8009566:	2010      	movs	r0, #16
 8009568:	f7ff ffaa 	bl	80094c0 <malloc>
 800956c:	6270      	str	r0, [r6, #36]	; 0x24
 800956e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009572:	6004      	str	r4, [r0, #0]
 8009574:	60c4      	str	r4, [r0, #12]
 8009576:	b13d      	cbz	r5, 8009588 <_Bfree+0x2c>
 8009578:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800957a:	686a      	ldr	r2, [r5, #4]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009582:	6029      	str	r1, [r5, #0]
 8009584:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009588:	bd70      	pop	{r4, r5, r6, pc}

0800958a <__multadd>:
 800958a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800958e:	690d      	ldr	r5, [r1, #16]
 8009590:	461f      	mov	r7, r3
 8009592:	4606      	mov	r6, r0
 8009594:	460c      	mov	r4, r1
 8009596:	f101 0c14 	add.w	ip, r1, #20
 800959a:	2300      	movs	r3, #0
 800959c:	f8dc 0000 	ldr.w	r0, [ip]
 80095a0:	b281      	uxth	r1, r0
 80095a2:	fb02 7101 	mla	r1, r2, r1, r7
 80095a6:	0c0f      	lsrs	r7, r1, #16
 80095a8:	0c00      	lsrs	r0, r0, #16
 80095aa:	fb02 7000 	mla	r0, r2, r0, r7
 80095ae:	b289      	uxth	r1, r1
 80095b0:	3301      	adds	r3, #1
 80095b2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80095b6:	429d      	cmp	r5, r3
 80095b8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80095bc:	f84c 1b04 	str.w	r1, [ip], #4
 80095c0:	dcec      	bgt.n	800959c <__multadd+0x12>
 80095c2:	b1d7      	cbz	r7, 80095fa <__multadd+0x70>
 80095c4:	68a3      	ldr	r3, [r4, #8]
 80095c6:	42ab      	cmp	r3, r5
 80095c8:	dc12      	bgt.n	80095f0 <__multadd+0x66>
 80095ca:	6861      	ldr	r1, [r4, #4]
 80095cc:	4630      	mov	r0, r6
 80095ce:	3101      	adds	r1, #1
 80095d0:	f7ff ff90 	bl	80094f4 <_Balloc>
 80095d4:	6922      	ldr	r2, [r4, #16]
 80095d6:	3202      	adds	r2, #2
 80095d8:	f104 010c 	add.w	r1, r4, #12
 80095dc:	4680      	mov	r8, r0
 80095de:	0092      	lsls	r2, r2, #2
 80095e0:	300c      	adds	r0, #12
 80095e2:	f7fc fd8b 	bl	80060fc <memcpy>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff ffb7 	bl	800955c <_Bfree>
 80095ee:	4644      	mov	r4, r8
 80095f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095f4:	3501      	adds	r5, #1
 80095f6:	615f      	str	r7, [r3, #20]
 80095f8:	6125      	str	r5, [r4, #16]
 80095fa:	4620      	mov	r0, r4
 80095fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009600 <__s2b>:
 8009600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009604:	460c      	mov	r4, r1
 8009606:	4615      	mov	r5, r2
 8009608:	461f      	mov	r7, r3
 800960a:	2209      	movs	r2, #9
 800960c:	3308      	adds	r3, #8
 800960e:	4606      	mov	r6, r0
 8009610:	fb93 f3f2 	sdiv	r3, r3, r2
 8009614:	2100      	movs	r1, #0
 8009616:	2201      	movs	r2, #1
 8009618:	429a      	cmp	r2, r3
 800961a:	db20      	blt.n	800965e <__s2b+0x5e>
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff ff69 	bl	80094f4 <_Balloc>
 8009622:	9b08      	ldr	r3, [sp, #32]
 8009624:	6143      	str	r3, [r0, #20]
 8009626:	2d09      	cmp	r5, #9
 8009628:	f04f 0301 	mov.w	r3, #1
 800962c:	6103      	str	r3, [r0, #16]
 800962e:	dd19      	ble.n	8009664 <__s2b+0x64>
 8009630:	f104 0809 	add.w	r8, r4, #9
 8009634:	46c1      	mov	r9, r8
 8009636:	442c      	add	r4, r5
 8009638:	f819 3b01 	ldrb.w	r3, [r9], #1
 800963c:	4601      	mov	r1, r0
 800963e:	3b30      	subs	r3, #48	; 0x30
 8009640:	220a      	movs	r2, #10
 8009642:	4630      	mov	r0, r6
 8009644:	f7ff ffa1 	bl	800958a <__multadd>
 8009648:	45a1      	cmp	r9, r4
 800964a:	d1f5      	bne.n	8009638 <__s2b+0x38>
 800964c:	eb08 0405 	add.w	r4, r8, r5
 8009650:	3c08      	subs	r4, #8
 8009652:	1b2d      	subs	r5, r5, r4
 8009654:	1963      	adds	r3, r4, r5
 8009656:	42bb      	cmp	r3, r7
 8009658:	db07      	blt.n	800966a <__s2b+0x6a>
 800965a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800965e:	0052      	lsls	r2, r2, #1
 8009660:	3101      	adds	r1, #1
 8009662:	e7d9      	b.n	8009618 <__s2b+0x18>
 8009664:	340a      	adds	r4, #10
 8009666:	2509      	movs	r5, #9
 8009668:	e7f3      	b.n	8009652 <__s2b+0x52>
 800966a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800966e:	4601      	mov	r1, r0
 8009670:	3b30      	subs	r3, #48	; 0x30
 8009672:	220a      	movs	r2, #10
 8009674:	4630      	mov	r0, r6
 8009676:	f7ff ff88 	bl	800958a <__multadd>
 800967a:	e7eb      	b.n	8009654 <__s2b+0x54>

0800967c <__hi0bits>:
 800967c:	0c02      	lsrs	r2, r0, #16
 800967e:	0412      	lsls	r2, r2, #16
 8009680:	4603      	mov	r3, r0
 8009682:	b9b2      	cbnz	r2, 80096b2 <__hi0bits+0x36>
 8009684:	0403      	lsls	r3, r0, #16
 8009686:	2010      	movs	r0, #16
 8009688:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800968c:	bf04      	itt	eq
 800968e:	021b      	lsleq	r3, r3, #8
 8009690:	3008      	addeq	r0, #8
 8009692:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009696:	bf04      	itt	eq
 8009698:	011b      	lsleq	r3, r3, #4
 800969a:	3004      	addeq	r0, #4
 800969c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80096a0:	bf04      	itt	eq
 80096a2:	009b      	lsleq	r3, r3, #2
 80096a4:	3002      	addeq	r0, #2
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	db06      	blt.n	80096b8 <__hi0bits+0x3c>
 80096aa:	005b      	lsls	r3, r3, #1
 80096ac:	d503      	bpl.n	80096b6 <__hi0bits+0x3a>
 80096ae:	3001      	adds	r0, #1
 80096b0:	4770      	bx	lr
 80096b2:	2000      	movs	r0, #0
 80096b4:	e7e8      	b.n	8009688 <__hi0bits+0xc>
 80096b6:	2020      	movs	r0, #32
 80096b8:	4770      	bx	lr

080096ba <__lo0bits>:
 80096ba:	6803      	ldr	r3, [r0, #0]
 80096bc:	f013 0207 	ands.w	r2, r3, #7
 80096c0:	4601      	mov	r1, r0
 80096c2:	d00b      	beq.n	80096dc <__lo0bits+0x22>
 80096c4:	07da      	lsls	r2, r3, #31
 80096c6:	d423      	bmi.n	8009710 <__lo0bits+0x56>
 80096c8:	0798      	lsls	r0, r3, #30
 80096ca:	bf49      	itett	mi
 80096cc:	085b      	lsrmi	r3, r3, #1
 80096ce:	089b      	lsrpl	r3, r3, #2
 80096d0:	2001      	movmi	r0, #1
 80096d2:	600b      	strmi	r3, [r1, #0]
 80096d4:	bf5c      	itt	pl
 80096d6:	600b      	strpl	r3, [r1, #0]
 80096d8:	2002      	movpl	r0, #2
 80096da:	4770      	bx	lr
 80096dc:	b298      	uxth	r0, r3
 80096de:	b9a8      	cbnz	r0, 800970c <__lo0bits+0x52>
 80096e0:	0c1b      	lsrs	r3, r3, #16
 80096e2:	2010      	movs	r0, #16
 80096e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80096e8:	bf04      	itt	eq
 80096ea:	0a1b      	lsreq	r3, r3, #8
 80096ec:	3008      	addeq	r0, #8
 80096ee:	071a      	lsls	r2, r3, #28
 80096f0:	bf04      	itt	eq
 80096f2:	091b      	lsreq	r3, r3, #4
 80096f4:	3004      	addeq	r0, #4
 80096f6:	079a      	lsls	r2, r3, #30
 80096f8:	bf04      	itt	eq
 80096fa:	089b      	lsreq	r3, r3, #2
 80096fc:	3002      	addeq	r0, #2
 80096fe:	07da      	lsls	r2, r3, #31
 8009700:	d402      	bmi.n	8009708 <__lo0bits+0x4e>
 8009702:	085b      	lsrs	r3, r3, #1
 8009704:	d006      	beq.n	8009714 <__lo0bits+0x5a>
 8009706:	3001      	adds	r0, #1
 8009708:	600b      	str	r3, [r1, #0]
 800970a:	4770      	bx	lr
 800970c:	4610      	mov	r0, r2
 800970e:	e7e9      	b.n	80096e4 <__lo0bits+0x2a>
 8009710:	2000      	movs	r0, #0
 8009712:	4770      	bx	lr
 8009714:	2020      	movs	r0, #32
 8009716:	4770      	bx	lr

08009718 <__i2b>:
 8009718:	b510      	push	{r4, lr}
 800971a:	460c      	mov	r4, r1
 800971c:	2101      	movs	r1, #1
 800971e:	f7ff fee9 	bl	80094f4 <_Balloc>
 8009722:	2201      	movs	r2, #1
 8009724:	6144      	str	r4, [r0, #20]
 8009726:	6102      	str	r2, [r0, #16]
 8009728:	bd10      	pop	{r4, pc}

0800972a <__multiply>:
 800972a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800972e:	4614      	mov	r4, r2
 8009730:	690a      	ldr	r2, [r1, #16]
 8009732:	6923      	ldr	r3, [r4, #16]
 8009734:	429a      	cmp	r2, r3
 8009736:	bfb8      	it	lt
 8009738:	460b      	movlt	r3, r1
 800973a:	4688      	mov	r8, r1
 800973c:	bfbc      	itt	lt
 800973e:	46a0      	movlt	r8, r4
 8009740:	461c      	movlt	r4, r3
 8009742:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009746:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800974a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800974e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009752:	eb07 0609 	add.w	r6, r7, r9
 8009756:	42b3      	cmp	r3, r6
 8009758:	bfb8      	it	lt
 800975a:	3101      	addlt	r1, #1
 800975c:	f7ff feca 	bl	80094f4 <_Balloc>
 8009760:	f100 0514 	add.w	r5, r0, #20
 8009764:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009768:	462b      	mov	r3, r5
 800976a:	2200      	movs	r2, #0
 800976c:	4573      	cmp	r3, lr
 800976e:	d316      	bcc.n	800979e <__multiply+0x74>
 8009770:	f104 0214 	add.w	r2, r4, #20
 8009774:	f108 0114 	add.w	r1, r8, #20
 8009778:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800977c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	9b00      	ldr	r3, [sp, #0]
 8009784:	9201      	str	r2, [sp, #4]
 8009786:	4293      	cmp	r3, r2
 8009788:	d80c      	bhi.n	80097a4 <__multiply+0x7a>
 800978a:	2e00      	cmp	r6, #0
 800978c:	dd03      	ble.n	8009796 <__multiply+0x6c>
 800978e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009792:	2b00      	cmp	r3, #0
 8009794:	d05d      	beq.n	8009852 <__multiply+0x128>
 8009796:	6106      	str	r6, [r0, #16]
 8009798:	b003      	add	sp, #12
 800979a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979e:	f843 2b04 	str.w	r2, [r3], #4
 80097a2:	e7e3      	b.n	800976c <__multiply+0x42>
 80097a4:	f8b2 b000 	ldrh.w	fp, [r2]
 80097a8:	f1bb 0f00 	cmp.w	fp, #0
 80097ac:	d023      	beq.n	80097f6 <__multiply+0xcc>
 80097ae:	4689      	mov	r9, r1
 80097b0:	46ac      	mov	ip, r5
 80097b2:	f04f 0800 	mov.w	r8, #0
 80097b6:	f859 4b04 	ldr.w	r4, [r9], #4
 80097ba:	f8dc a000 	ldr.w	sl, [ip]
 80097be:	b2a3      	uxth	r3, r4
 80097c0:	fa1f fa8a 	uxth.w	sl, sl
 80097c4:	fb0b a303 	mla	r3, fp, r3, sl
 80097c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80097cc:	f8dc 4000 	ldr.w	r4, [ip]
 80097d0:	4443      	add	r3, r8
 80097d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80097d6:	fb0b 840a 	mla	r4, fp, sl, r8
 80097da:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80097de:	46e2      	mov	sl, ip
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80097e6:	454f      	cmp	r7, r9
 80097e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80097ec:	f84a 3b04 	str.w	r3, [sl], #4
 80097f0:	d82b      	bhi.n	800984a <__multiply+0x120>
 80097f2:	f8cc 8004 	str.w	r8, [ip, #4]
 80097f6:	9b01      	ldr	r3, [sp, #4]
 80097f8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80097fc:	3204      	adds	r2, #4
 80097fe:	f1ba 0f00 	cmp.w	sl, #0
 8009802:	d020      	beq.n	8009846 <__multiply+0x11c>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	4689      	mov	r9, r1
 8009808:	46a8      	mov	r8, r5
 800980a:	f04f 0b00 	mov.w	fp, #0
 800980e:	f8b9 c000 	ldrh.w	ip, [r9]
 8009812:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009816:	fb0a 440c 	mla	r4, sl, ip, r4
 800981a:	445c      	add	r4, fp
 800981c:	46c4      	mov	ip, r8
 800981e:	b29b      	uxth	r3, r3
 8009820:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009824:	f84c 3b04 	str.w	r3, [ip], #4
 8009828:	f859 3b04 	ldr.w	r3, [r9], #4
 800982c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009830:	0c1b      	lsrs	r3, r3, #16
 8009832:	fb0a b303 	mla	r3, sl, r3, fp
 8009836:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800983a:	454f      	cmp	r7, r9
 800983c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009840:	d805      	bhi.n	800984e <__multiply+0x124>
 8009842:	f8c8 3004 	str.w	r3, [r8, #4]
 8009846:	3504      	adds	r5, #4
 8009848:	e79b      	b.n	8009782 <__multiply+0x58>
 800984a:	46d4      	mov	ip, sl
 800984c:	e7b3      	b.n	80097b6 <__multiply+0x8c>
 800984e:	46e0      	mov	r8, ip
 8009850:	e7dd      	b.n	800980e <__multiply+0xe4>
 8009852:	3e01      	subs	r6, #1
 8009854:	e799      	b.n	800978a <__multiply+0x60>
	...

08009858 <__pow5mult>:
 8009858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800985c:	4615      	mov	r5, r2
 800985e:	f012 0203 	ands.w	r2, r2, #3
 8009862:	4606      	mov	r6, r0
 8009864:	460f      	mov	r7, r1
 8009866:	d007      	beq.n	8009878 <__pow5mult+0x20>
 8009868:	3a01      	subs	r2, #1
 800986a:	4c21      	ldr	r4, [pc, #132]	; (80098f0 <__pow5mult+0x98>)
 800986c:	2300      	movs	r3, #0
 800986e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009872:	f7ff fe8a 	bl	800958a <__multadd>
 8009876:	4607      	mov	r7, r0
 8009878:	10ad      	asrs	r5, r5, #2
 800987a:	d035      	beq.n	80098e8 <__pow5mult+0x90>
 800987c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800987e:	b93c      	cbnz	r4, 8009890 <__pow5mult+0x38>
 8009880:	2010      	movs	r0, #16
 8009882:	f7ff fe1d 	bl	80094c0 <malloc>
 8009886:	6270      	str	r0, [r6, #36]	; 0x24
 8009888:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800988c:	6004      	str	r4, [r0, #0]
 800988e:	60c4      	str	r4, [r0, #12]
 8009890:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009894:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009898:	b94c      	cbnz	r4, 80098ae <__pow5mult+0x56>
 800989a:	f240 2171 	movw	r1, #625	; 0x271
 800989e:	4630      	mov	r0, r6
 80098a0:	f7ff ff3a 	bl	8009718 <__i2b>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80098aa:	4604      	mov	r4, r0
 80098ac:	6003      	str	r3, [r0, #0]
 80098ae:	f04f 0800 	mov.w	r8, #0
 80098b2:	07eb      	lsls	r3, r5, #31
 80098b4:	d50a      	bpl.n	80098cc <__pow5mult+0x74>
 80098b6:	4639      	mov	r1, r7
 80098b8:	4622      	mov	r2, r4
 80098ba:	4630      	mov	r0, r6
 80098bc:	f7ff ff35 	bl	800972a <__multiply>
 80098c0:	4639      	mov	r1, r7
 80098c2:	4681      	mov	r9, r0
 80098c4:	4630      	mov	r0, r6
 80098c6:	f7ff fe49 	bl	800955c <_Bfree>
 80098ca:	464f      	mov	r7, r9
 80098cc:	106d      	asrs	r5, r5, #1
 80098ce:	d00b      	beq.n	80098e8 <__pow5mult+0x90>
 80098d0:	6820      	ldr	r0, [r4, #0]
 80098d2:	b938      	cbnz	r0, 80098e4 <__pow5mult+0x8c>
 80098d4:	4622      	mov	r2, r4
 80098d6:	4621      	mov	r1, r4
 80098d8:	4630      	mov	r0, r6
 80098da:	f7ff ff26 	bl	800972a <__multiply>
 80098de:	6020      	str	r0, [r4, #0]
 80098e0:	f8c0 8000 	str.w	r8, [r0]
 80098e4:	4604      	mov	r4, r0
 80098e6:	e7e4      	b.n	80098b2 <__pow5mult+0x5a>
 80098e8:	4638      	mov	r0, r7
 80098ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ee:	bf00      	nop
 80098f0:	08013190 	.word	0x08013190

080098f4 <__lshift>:
 80098f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f8:	460c      	mov	r4, r1
 80098fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098fe:	6923      	ldr	r3, [r4, #16]
 8009900:	6849      	ldr	r1, [r1, #4]
 8009902:	eb0a 0903 	add.w	r9, sl, r3
 8009906:	68a3      	ldr	r3, [r4, #8]
 8009908:	4607      	mov	r7, r0
 800990a:	4616      	mov	r6, r2
 800990c:	f109 0501 	add.w	r5, r9, #1
 8009910:	42ab      	cmp	r3, r5
 8009912:	db32      	blt.n	800997a <__lshift+0x86>
 8009914:	4638      	mov	r0, r7
 8009916:	f7ff fded 	bl	80094f4 <_Balloc>
 800991a:	2300      	movs	r3, #0
 800991c:	4680      	mov	r8, r0
 800991e:	f100 0114 	add.w	r1, r0, #20
 8009922:	461a      	mov	r2, r3
 8009924:	4553      	cmp	r3, sl
 8009926:	db2b      	blt.n	8009980 <__lshift+0x8c>
 8009928:	6920      	ldr	r0, [r4, #16]
 800992a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800992e:	f104 0314 	add.w	r3, r4, #20
 8009932:	f016 021f 	ands.w	r2, r6, #31
 8009936:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800993a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800993e:	d025      	beq.n	800998c <__lshift+0x98>
 8009940:	f1c2 0e20 	rsb	lr, r2, #32
 8009944:	2000      	movs	r0, #0
 8009946:	681e      	ldr	r6, [r3, #0]
 8009948:	468a      	mov	sl, r1
 800994a:	4096      	lsls	r6, r2
 800994c:	4330      	orrs	r0, r6
 800994e:	f84a 0b04 	str.w	r0, [sl], #4
 8009952:	f853 0b04 	ldr.w	r0, [r3], #4
 8009956:	459c      	cmp	ip, r3
 8009958:	fa20 f00e 	lsr.w	r0, r0, lr
 800995c:	d814      	bhi.n	8009988 <__lshift+0x94>
 800995e:	6048      	str	r0, [r1, #4]
 8009960:	b108      	cbz	r0, 8009966 <__lshift+0x72>
 8009962:	f109 0502 	add.w	r5, r9, #2
 8009966:	3d01      	subs	r5, #1
 8009968:	4638      	mov	r0, r7
 800996a:	f8c8 5010 	str.w	r5, [r8, #16]
 800996e:	4621      	mov	r1, r4
 8009970:	f7ff fdf4 	bl	800955c <_Bfree>
 8009974:	4640      	mov	r0, r8
 8009976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997a:	3101      	adds	r1, #1
 800997c:	005b      	lsls	r3, r3, #1
 800997e:	e7c7      	b.n	8009910 <__lshift+0x1c>
 8009980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009984:	3301      	adds	r3, #1
 8009986:	e7cd      	b.n	8009924 <__lshift+0x30>
 8009988:	4651      	mov	r1, sl
 800998a:	e7dc      	b.n	8009946 <__lshift+0x52>
 800998c:	3904      	subs	r1, #4
 800998e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009992:	f841 2f04 	str.w	r2, [r1, #4]!
 8009996:	459c      	cmp	ip, r3
 8009998:	d8f9      	bhi.n	800998e <__lshift+0x9a>
 800999a:	e7e4      	b.n	8009966 <__lshift+0x72>

0800999c <__mcmp>:
 800999c:	6903      	ldr	r3, [r0, #16]
 800999e:	690a      	ldr	r2, [r1, #16]
 80099a0:	1a9b      	subs	r3, r3, r2
 80099a2:	b530      	push	{r4, r5, lr}
 80099a4:	d10c      	bne.n	80099c0 <__mcmp+0x24>
 80099a6:	0092      	lsls	r2, r2, #2
 80099a8:	3014      	adds	r0, #20
 80099aa:	3114      	adds	r1, #20
 80099ac:	1884      	adds	r4, r0, r2
 80099ae:	4411      	add	r1, r2
 80099b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099b8:	4295      	cmp	r5, r2
 80099ba:	d003      	beq.n	80099c4 <__mcmp+0x28>
 80099bc:	d305      	bcc.n	80099ca <__mcmp+0x2e>
 80099be:	2301      	movs	r3, #1
 80099c0:	4618      	mov	r0, r3
 80099c2:	bd30      	pop	{r4, r5, pc}
 80099c4:	42a0      	cmp	r0, r4
 80099c6:	d3f3      	bcc.n	80099b0 <__mcmp+0x14>
 80099c8:	e7fa      	b.n	80099c0 <__mcmp+0x24>
 80099ca:	f04f 33ff 	mov.w	r3, #4294967295
 80099ce:	e7f7      	b.n	80099c0 <__mcmp+0x24>

080099d0 <__mdiff>:
 80099d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099d4:	460d      	mov	r5, r1
 80099d6:	4607      	mov	r7, r0
 80099d8:	4611      	mov	r1, r2
 80099da:	4628      	mov	r0, r5
 80099dc:	4614      	mov	r4, r2
 80099de:	f7ff ffdd 	bl	800999c <__mcmp>
 80099e2:	1e06      	subs	r6, r0, #0
 80099e4:	d108      	bne.n	80099f8 <__mdiff+0x28>
 80099e6:	4631      	mov	r1, r6
 80099e8:	4638      	mov	r0, r7
 80099ea:	f7ff fd83 	bl	80094f4 <_Balloc>
 80099ee:	2301      	movs	r3, #1
 80099f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80099f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099f8:	bfa4      	itt	ge
 80099fa:	4623      	movge	r3, r4
 80099fc:	462c      	movge	r4, r5
 80099fe:	4638      	mov	r0, r7
 8009a00:	6861      	ldr	r1, [r4, #4]
 8009a02:	bfa6      	itte	ge
 8009a04:	461d      	movge	r5, r3
 8009a06:	2600      	movge	r6, #0
 8009a08:	2601      	movlt	r6, #1
 8009a0a:	f7ff fd73 	bl	80094f4 <_Balloc>
 8009a0e:	692b      	ldr	r3, [r5, #16]
 8009a10:	60c6      	str	r6, [r0, #12]
 8009a12:	6926      	ldr	r6, [r4, #16]
 8009a14:	f105 0914 	add.w	r9, r5, #20
 8009a18:	f104 0214 	add.w	r2, r4, #20
 8009a1c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009a20:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009a24:	f100 0514 	add.w	r5, r0, #20
 8009a28:	f04f 0e00 	mov.w	lr, #0
 8009a2c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009a30:	f859 4b04 	ldr.w	r4, [r9], #4
 8009a34:	fa1e f18a 	uxtah	r1, lr, sl
 8009a38:	b2a3      	uxth	r3, r4
 8009a3a:	1ac9      	subs	r1, r1, r3
 8009a3c:	0c23      	lsrs	r3, r4, #16
 8009a3e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009a42:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a46:	b289      	uxth	r1, r1
 8009a48:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009a4c:	45c8      	cmp	r8, r9
 8009a4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a52:	4694      	mov	ip, r2
 8009a54:	f845 3b04 	str.w	r3, [r5], #4
 8009a58:	d8e8      	bhi.n	8009a2c <__mdiff+0x5c>
 8009a5a:	45bc      	cmp	ip, r7
 8009a5c:	d304      	bcc.n	8009a68 <__mdiff+0x98>
 8009a5e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009a62:	b183      	cbz	r3, 8009a86 <__mdiff+0xb6>
 8009a64:	6106      	str	r6, [r0, #16]
 8009a66:	e7c5      	b.n	80099f4 <__mdiff+0x24>
 8009a68:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009a6c:	fa1e f381 	uxtah	r3, lr, r1
 8009a70:	141a      	asrs	r2, r3, #16
 8009a72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a7c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009a80:	f845 3b04 	str.w	r3, [r5], #4
 8009a84:	e7e9      	b.n	8009a5a <__mdiff+0x8a>
 8009a86:	3e01      	subs	r6, #1
 8009a88:	e7e9      	b.n	8009a5e <__mdiff+0x8e>
	...

08009a8c <__ulp>:
 8009a8c:	4b12      	ldr	r3, [pc, #72]	; (8009ad8 <__ulp+0x4c>)
 8009a8e:	ee10 2a90 	vmov	r2, s1
 8009a92:	401a      	ands	r2, r3
 8009a94:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	dd04      	ble.n	8009aa6 <__ulp+0x1a>
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	ec41 0b10 	vmov	d0, r0, r1
 8009aa4:	4770      	bx	lr
 8009aa6:	425b      	negs	r3, r3
 8009aa8:	151b      	asrs	r3, r3, #20
 8009aaa:	2b13      	cmp	r3, #19
 8009aac:	f04f 0000 	mov.w	r0, #0
 8009ab0:	f04f 0100 	mov.w	r1, #0
 8009ab4:	dc04      	bgt.n	8009ac0 <__ulp+0x34>
 8009ab6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009aba:	fa42 f103 	asr.w	r1, r2, r3
 8009abe:	e7ef      	b.n	8009aa0 <__ulp+0x14>
 8009ac0:	3b14      	subs	r3, #20
 8009ac2:	2b1e      	cmp	r3, #30
 8009ac4:	f04f 0201 	mov.w	r2, #1
 8009ac8:	bfda      	itte	le
 8009aca:	f1c3 031f 	rsble	r3, r3, #31
 8009ace:	fa02 f303 	lslle.w	r3, r2, r3
 8009ad2:	4613      	movgt	r3, r2
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	e7e3      	b.n	8009aa0 <__ulp+0x14>
 8009ad8:	7ff00000 	.word	0x7ff00000

08009adc <__b2d>:
 8009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ade:	6905      	ldr	r5, [r0, #16]
 8009ae0:	f100 0714 	add.w	r7, r0, #20
 8009ae4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009ae8:	1f2e      	subs	r6, r5, #4
 8009aea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009aee:	4620      	mov	r0, r4
 8009af0:	f7ff fdc4 	bl	800967c <__hi0bits>
 8009af4:	f1c0 0320 	rsb	r3, r0, #32
 8009af8:	280a      	cmp	r0, #10
 8009afa:	600b      	str	r3, [r1, #0]
 8009afc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009b74 <__b2d+0x98>
 8009b00:	dc14      	bgt.n	8009b2c <__b2d+0x50>
 8009b02:	f1c0 0e0b 	rsb	lr, r0, #11
 8009b06:	fa24 f10e 	lsr.w	r1, r4, lr
 8009b0a:	42b7      	cmp	r7, r6
 8009b0c:	ea41 030c 	orr.w	r3, r1, ip
 8009b10:	bf34      	ite	cc
 8009b12:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009b16:	2100      	movcs	r1, #0
 8009b18:	3015      	adds	r0, #21
 8009b1a:	fa04 f000 	lsl.w	r0, r4, r0
 8009b1e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009b22:	ea40 0201 	orr.w	r2, r0, r1
 8009b26:	ec43 2b10 	vmov	d0, r2, r3
 8009b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b2c:	42b7      	cmp	r7, r6
 8009b2e:	bf3a      	itte	cc
 8009b30:	f1a5 0608 	subcc.w	r6, r5, #8
 8009b34:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009b38:	2100      	movcs	r1, #0
 8009b3a:	380b      	subs	r0, #11
 8009b3c:	d015      	beq.n	8009b6a <__b2d+0x8e>
 8009b3e:	4084      	lsls	r4, r0
 8009b40:	f1c0 0520 	rsb	r5, r0, #32
 8009b44:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009b48:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009b4c:	42be      	cmp	r6, r7
 8009b4e:	fa21 fc05 	lsr.w	ip, r1, r5
 8009b52:	ea44 030c 	orr.w	r3, r4, ip
 8009b56:	bf8c      	ite	hi
 8009b58:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009b5c:	2400      	movls	r4, #0
 8009b5e:	fa01 f000 	lsl.w	r0, r1, r0
 8009b62:	40ec      	lsrs	r4, r5
 8009b64:	ea40 0204 	orr.w	r2, r0, r4
 8009b68:	e7dd      	b.n	8009b26 <__b2d+0x4a>
 8009b6a:	ea44 030c 	orr.w	r3, r4, ip
 8009b6e:	460a      	mov	r2, r1
 8009b70:	e7d9      	b.n	8009b26 <__b2d+0x4a>
 8009b72:	bf00      	nop
 8009b74:	3ff00000 	.word	0x3ff00000

08009b78 <__d2b>:
 8009b78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b7c:	460e      	mov	r6, r1
 8009b7e:	2101      	movs	r1, #1
 8009b80:	ec59 8b10 	vmov	r8, r9, d0
 8009b84:	4615      	mov	r5, r2
 8009b86:	f7ff fcb5 	bl	80094f4 <_Balloc>
 8009b8a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009b8e:	4607      	mov	r7, r0
 8009b90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b94:	bb34      	cbnz	r4, 8009be4 <__d2b+0x6c>
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	f1b8 0300 	subs.w	r3, r8, #0
 8009b9c:	d027      	beq.n	8009bee <__d2b+0x76>
 8009b9e:	a802      	add	r0, sp, #8
 8009ba0:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009ba4:	f7ff fd89 	bl	80096ba <__lo0bits>
 8009ba8:	9900      	ldr	r1, [sp, #0]
 8009baa:	b1f0      	cbz	r0, 8009bea <__d2b+0x72>
 8009bac:	9a01      	ldr	r2, [sp, #4]
 8009bae:	f1c0 0320 	rsb	r3, r0, #32
 8009bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8009bb6:	430b      	orrs	r3, r1
 8009bb8:	40c2      	lsrs	r2, r0
 8009bba:	617b      	str	r3, [r7, #20]
 8009bbc:	9201      	str	r2, [sp, #4]
 8009bbe:	9b01      	ldr	r3, [sp, #4]
 8009bc0:	61bb      	str	r3, [r7, #24]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bf14      	ite	ne
 8009bc6:	2102      	movne	r1, #2
 8009bc8:	2101      	moveq	r1, #1
 8009bca:	6139      	str	r1, [r7, #16]
 8009bcc:	b1c4      	cbz	r4, 8009c00 <__d2b+0x88>
 8009bce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009bd2:	4404      	add	r4, r0
 8009bd4:	6034      	str	r4, [r6, #0]
 8009bd6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009bda:	6028      	str	r0, [r5, #0]
 8009bdc:	4638      	mov	r0, r7
 8009bde:	b003      	add	sp, #12
 8009be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009be4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009be8:	e7d5      	b.n	8009b96 <__d2b+0x1e>
 8009bea:	6179      	str	r1, [r7, #20]
 8009bec:	e7e7      	b.n	8009bbe <__d2b+0x46>
 8009bee:	a801      	add	r0, sp, #4
 8009bf0:	f7ff fd63 	bl	80096ba <__lo0bits>
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	617b      	str	r3, [r7, #20]
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	6139      	str	r1, [r7, #16]
 8009bfc:	3020      	adds	r0, #32
 8009bfe:	e7e5      	b.n	8009bcc <__d2b+0x54>
 8009c00:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009c04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c08:	6030      	str	r0, [r6, #0]
 8009c0a:	6918      	ldr	r0, [r3, #16]
 8009c0c:	f7ff fd36 	bl	800967c <__hi0bits>
 8009c10:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009c14:	e7e1      	b.n	8009bda <__d2b+0x62>

08009c16 <__ratio>:
 8009c16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1a:	4688      	mov	r8, r1
 8009c1c:	4669      	mov	r1, sp
 8009c1e:	4681      	mov	r9, r0
 8009c20:	f7ff ff5c 	bl	8009adc <__b2d>
 8009c24:	a901      	add	r1, sp, #4
 8009c26:	4640      	mov	r0, r8
 8009c28:	ec57 6b10 	vmov	r6, r7, d0
 8009c2c:	f7ff ff56 	bl	8009adc <__b2d>
 8009c30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c34:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009c38:	eba3 0c02 	sub.w	ip, r3, r2
 8009c3c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009c46:	ec5b ab10 	vmov	sl, fp, d0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	bfce      	itee	gt
 8009c4e:	463a      	movgt	r2, r7
 8009c50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009c54:	465a      	movle	r2, fp
 8009c56:	4659      	mov	r1, fp
 8009c58:	463d      	mov	r5, r7
 8009c5a:	bfd4      	ite	le
 8009c5c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009c60:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009c64:	4630      	mov	r0, r6
 8009c66:	ee10 2a10 	vmov	r2, s0
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	f7f6 fded 	bl	800084c <__aeabi_ddiv>
 8009c72:	ec41 0b10 	vmov	d0, r0, r1
 8009c76:	b003      	add	sp, #12
 8009c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c7c <__copybits>:
 8009c7c:	3901      	subs	r1, #1
 8009c7e:	b510      	push	{r4, lr}
 8009c80:	1149      	asrs	r1, r1, #5
 8009c82:	6914      	ldr	r4, [r2, #16]
 8009c84:	3101      	adds	r1, #1
 8009c86:	f102 0314 	add.w	r3, r2, #20
 8009c8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009c8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009c92:	42a3      	cmp	r3, r4
 8009c94:	4602      	mov	r2, r0
 8009c96:	d303      	bcc.n	8009ca0 <__copybits+0x24>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	428a      	cmp	r2, r1
 8009c9c:	d305      	bcc.n	8009caa <__copybits+0x2e>
 8009c9e:	bd10      	pop	{r4, pc}
 8009ca0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ca4:	f840 2b04 	str.w	r2, [r0], #4
 8009ca8:	e7f3      	b.n	8009c92 <__copybits+0x16>
 8009caa:	f842 3b04 	str.w	r3, [r2], #4
 8009cae:	e7f4      	b.n	8009c9a <__copybits+0x1e>

08009cb0 <__any_on>:
 8009cb0:	f100 0214 	add.w	r2, r0, #20
 8009cb4:	6900      	ldr	r0, [r0, #16]
 8009cb6:	114b      	asrs	r3, r1, #5
 8009cb8:	4298      	cmp	r0, r3
 8009cba:	b510      	push	{r4, lr}
 8009cbc:	db11      	blt.n	8009ce2 <__any_on+0x32>
 8009cbe:	dd0a      	ble.n	8009cd6 <__any_on+0x26>
 8009cc0:	f011 011f 	ands.w	r1, r1, #31
 8009cc4:	d007      	beq.n	8009cd6 <__any_on+0x26>
 8009cc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009cca:	fa24 f001 	lsr.w	r0, r4, r1
 8009cce:	fa00 f101 	lsl.w	r1, r0, r1
 8009cd2:	428c      	cmp	r4, r1
 8009cd4:	d10b      	bne.n	8009cee <__any_on+0x3e>
 8009cd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d803      	bhi.n	8009ce6 <__any_on+0x36>
 8009cde:	2000      	movs	r0, #0
 8009ce0:	bd10      	pop	{r4, pc}
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	e7f7      	b.n	8009cd6 <__any_on+0x26>
 8009ce6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009cea:	2900      	cmp	r1, #0
 8009cec:	d0f5      	beq.n	8009cda <__any_on+0x2a>
 8009cee:	2001      	movs	r0, #1
 8009cf0:	e7f6      	b.n	8009ce0 <__any_on+0x30>

08009cf2 <_calloc_r>:
 8009cf2:	b538      	push	{r3, r4, r5, lr}
 8009cf4:	fb02 f401 	mul.w	r4, r2, r1
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	f000 f857 	bl	8009dac <_malloc_r>
 8009cfe:	4605      	mov	r5, r0
 8009d00:	b118      	cbz	r0, 8009d0a <_calloc_r+0x18>
 8009d02:	4622      	mov	r2, r4
 8009d04:	2100      	movs	r1, #0
 8009d06:	f7fc fa04 	bl	8006112 <memset>
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	bd38      	pop	{r3, r4, r5, pc}
	...

08009d10 <_free_r>:
 8009d10:	b538      	push	{r3, r4, r5, lr}
 8009d12:	4605      	mov	r5, r0
 8009d14:	2900      	cmp	r1, #0
 8009d16:	d045      	beq.n	8009da4 <_free_r+0x94>
 8009d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d1c:	1f0c      	subs	r4, r1, #4
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	bfb8      	it	lt
 8009d22:	18e4      	addlt	r4, r4, r3
 8009d24:	f000 fc0f 	bl	800a546 <__malloc_lock>
 8009d28:	4a1f      	ldr	r2, [pc, #124]	; (8009da8 <_free_r+0x98>)
 8009d2a:	6813      	ldr	r3, [r2, #0]
 8009d2c:	4610      	mov	r0, r2
 8009d2e:	b933      	cbnz	r3, 8009d3e <_free_r+0x2e>
 8009d30:	6063      	str	r3, [r4, #4]
 8009d32:	6014      	str	r4, [r2, #0]
 8009d34:	4628      	mov	r0, r5
 8009d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d3a:	f000 bc05 	b.w	800a548 <__malloc_unlock>
 8009d3e:	42a3      	cmp	r3, r4
 8009d40:	d90c      	bls.n	8009d5c <_free_r+0x4c>
 8009d42:	6821      	ldr	r1, [r4, #0]
 8009d44:	1862      	adds	r2, r4, r1
 8009d46:	4293      	cmp	r3, r2
 8009d48:	bf04      	itt	eq
 8009d4a:	681a      	ldreq	r2, [r3, #0]
 8009d4c:	685b      	ldreq	r3, [r3, #4]
 8009d4e:	6063      	str	r3, [r4, #4]
 8009d50:	bf04      	itt	eq
 8009d52:	1852      	addeq	r2, r2, r1
 8009d54:	6022      	streq	r2, [r4, #0]
 8009d56:	6004      	str	r4, [r0, #0]
 8009d58:	e7ec      	b.n	8009d34 <_free_r+0x24>
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	685a      	ldr	r2, [r3, #4]
 8009d5e:	b10a      	cbz	r2, 8009d64 <_free_r+0x54>
 8009d60:	42a2      	cmp	r2, r4
 8009d62:	d9fa      	bls.n	8009d5a <_free_r+0x4a>
 8009d64:	6819      	ldr	r1, [r3, #0]
 8009d66:	1858      	adds	r0, r3, r1
 8009d68:	42a0      	cmp	r0, r4
 8009d6a:	d10b      	bne.n	8009d84 <_free_r+0x74>
 8009d6c:	6820      	ldr	r0, [r4, #0]
 8009d6e:	4401      	add	r1, r0
 8009d70:	1858      	adds	r0, r3, r1
 8009d72:	4282      	cmp	r2, r0
 8009d74:	6019      	str	r1, [r3, #0]
 8009d76:	d1dd      	bne.n	8009d34 <_free_r+0x24>
 8009d78:	6810      	ldr	r0, [r2, #0]
 8009d7a:	6852      	ldr	r2, [r2, #4]
 8009d7c:	605a      	str	r2, [r3, #4]
 8009d7e:	4401      	add	r1, r0
 8009d80:	6019      	str	r1, [r3, #0]
 8009d82:	e7d7      	b.n	8009d34 <_free_r+0x24>
 8009d84:	d902      	bls.n	8009d8c <_free_r+0x7c>
 8009d86:	230c      	movs	r3, #12
 8009d88:	602b      	str	r3, [r5, #0]
 8009d8a:	e7d3      	b.n	8009d34 <_free_r+0x24>
 8009d8c:	6820      	ldr	r0, [r4, #0]
 8009d8e:	1821      	adds	r1, r4, r0
 8009d90:	428a      	cmp	r2, r1
 8009d92:	bf04      	itt	eq
 8009d94:	6811      	ldreq	r1, [r2, #0]
 8009d96:	6852      	ldreq	r2, [r2, #4]
 8009d98:	6062      	str	r2, [r4, #4]
 8009d9a:	bf04      	itt	eq
 8009d9c:	1809      	addeq	r1, r1, r0
 8009d9e:	6021      	streq	r1, [r4, #0]
 8009da0:	605c      	str	r4, [r3, #4]
 8009da2:	e7c7      	b.n	8009d34 <_free_r+0x24>
 8009da4:	bd38      	pop	{r3, r4, r5, pc}
 8009da6:	bf00      	nop
 8009da8:	20003128 	.word	0x20003128

08009dac <_malloc_r>:
 8009dac:	b570      	push	{r4, r5, r6, lr}
 8009dae:	1ccd      	adds	r5, r1, #3
 8009db0:	f025 0503 	bic.w	r5, r5, #3
 8009db4:	3508      	adds	r5, #8
 8009db6:	2d0c      	cmp	r5, #12
 8009db8:	bf38      	it	cc
 8009dba:	250c      	movcc	r5, #12
 8009dbc:	2d00      	cmp	r5, #0
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	db01      	blt.n	8009dc6 <_malloc_r+0x1a>
 8009dc2:	42a9      	cmp	r1, r5
 8009dc4:	d903      	bls.n	8009dce <_malloc_r+0x22>
 8009dc6:	230c      	movs	r3, #12
 8009dc8:	6033      	str	r3, [r6, #0]
 8009dca:	2000      	movs	r0, #0
 8009dcc:	bd70      	pop	{r4, r5, r6, pc}
 8009dce:	f000 fbba 	bl	800a546 <__malloc_lock>
 8009dd2:	4a21      	ldr	r2, [pc, #132]	; (8009e58 <_malloc_r+0xac>)
 8009dd4:	6814      	ldr	r4, [r2, #0]
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	b991      	cbnz	r1, 8009e00 <_malloc_r+0x54>
 8009dda:	4c20      	ldr	r4, [pc, #128]	; (8009e5c <_malloc_r+0xb0>)
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	b91b      	cbnz	r3, 8009de8 <_malloc_r+0x3c>
 8009de0:	4630      	mov	r0, r6
 8009de2:	f000 facf 	bl	800a384 <_sbrk_r>
 8009de6:	6020      	str	r0, [r4, #0]
 8009de8:	4629      	mov	r1, r5
 8009dea:	4630      	mov	r0, r6
 8009dec:	f000 faca 	bl	800a384 <_sbrk_r>
 8009df0:	1c43      	adds	r3, r0, #1
 8009df2:	d124      	bne.n	8009e3e <_malloc_r+0x92>
 8009df4:	230c      	movs	r3, #12
 8009df6:	6033      	str	r3, [r6, #0]
 8009df8:	4630      	mov	r0, r6
 8009dfa:	f000 fba5 	bl	800a548 <__malloc_unlock>
 8009dfe:	e7e4      	b.n	8009dca <_malloc_r+0x1e>
 8009e00:	680b      	ldr	r3, [r1, #0]
 8009e02:	1b5b      	subs	r3, r3, r5
 8009e04:	d418      	bmi.n	8009e38 <_malloc_r+0x8c>
 8009e06:	2b0b      	cmp	r3, #11
 8009e08:	d90f      	bls.n	8009e2a <_malloc_r+0x7e>
 8009e0a:	600b      	str	r3, [r1, #0]
 8009e0c:	50cd      	str	r5, [r1, r3]
 8009e0e:	18cc      	adds	r4, r1, r3
 8009e10:	4630      	mov	r0, r6
 8009e12:	f000 fb99 	bl	800a548 <__malloc_unlock>
 8009e16:	f104 000b 	add.w	r0, r4, #11
 8009e1a:	1d23      	adds	r3, r4, #4
 8009e1c:	f020 0007 	bic.w	r0, r0, #7
 8009e20:	1ac3      	subs	r3, r0, r3
 8009e22:	d0d3      	beq.n	8009dcc <_malloc_r+0x20>
 8009e24:	425a      	negs	r2, r3
 8009e26:	50e2      	str	r2, [r4, r3]
 8009e28:	e7d0      	b.n	8009dcc <_malloc_r+0x20>
 8009e2a:	428c      	cmp	r4, r1
 8009e2c:	684b      	ldr	r3, [r1, #4]
 8009e2e:	bf16      	itet	ne
 8009e30:	6063      	strne	r3, [r4, #4]
 8009e32:	6013      	streq	r3, [r2, #0]
 8009e34:	460c      	movne	r4, r1
 8009e36:	e7eb      	b.n	8009e10 <_malloc_r+0x64>
 8009e38:	460c      	mov	r4, r1
 8009e3a:	6849      	ldr	r1, [r1, #4]
 8009e3c:	e7cc      	b.n	8009dd8 <_malloc_r+0x2c>
 8009e3e:	1cc4      	adds	r4, r0, #3
 8009e40:	f024 0403 	bic.w	r4, r4, #3
 8009e44:	42a0      	cmp	r0, r4
 8009e46:	d005      	beq.n	8009e54 <_malloc_r+0xa8>
 8009e48:	1a21      	subs	r1, r4, r0
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f000 fa9a 	bl	800a384 <_sbrk_r>
 8009e50:	3001      	adds	r0, #1
 8009e52:	d0cf      	beq.n	8009df4 <_malloc_r+0x48>
 8009e54:	6025      	str	r5, [r4, #0]
 8009e56:	e7db      	b.n	8009e10 <_malloc_r+0x64>
 8009e58:	20003128 	.word	0x20003128
 8009e5c:	2000312c 	.word	0x2000312c

08009e60 <__ssputs_r>:
 8009e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e64:	688e      	ldr	r6, [r1, #8]
 8009e66:	429e      	cmp	r6, r3
 8009e68:	4682      	mov	sl, r0
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	4690      	mov	r8, r2
 8009e6e:	4699      	mov	r9, r3
 8009e70:	d837      	bhi.n	8009ee2 <__ssputs_r+0x82>
 8009e72:	898a      	ldrh	r2, [r1, #12]
 8009e74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e78:	d031      	beq.n	8009ede <__ssputs_r+0x7e>
 8009e7a:	6825      	ldr	r5, [r4, #0]
 8009e7c:	6909      	ldr	r1, [r1, #16]
 8009e7e:	1a6f      	subs	r7, r5, r1
 8009e80:	6965      	ldr	r5, [r4, #20]
 8009e82:	2302      	movs	r3, #2
 8009e84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e88:	fb95 f5f3 	sdiv	r5, r5, r3
 8009e8c:	f109 0301 	add.w	r3, r9, #1
 8009e90:	443b      	add	r3, r7
 8009e92:	429d      	cmp	r5, r3
 8009e94:	bf38      	it	cc
 8009e96:	461d      	movcc	r5, r3
 8009e98:	0553      	lsls	r3, r2, #21
 8009e9a:	d530      	bpl.n	8009efe <__ssputs_r+0x9e>
 8009e9c:	4629      	mov	r1, r5
 8009e9e:	f7ff ff85 	bl	8009dac <_malloc_r>
 8009ea2:	4606      	mov	r6, r0
 8009ea4:	b950      	cbnz	r0, 8009ebc <__ssputs_r+0x5c>
 8009ea6:	230c      	movs	r3, #12
 8009ea8:	f8ca 3000 	str.w	r3, [sl]
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eb2:	81a3      	strh	r3, [r4, #12]
 8009eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ebc:	463a      	mov	r2, r7
 8009ebe:	6921      	ldr	r1, [r4, #16]
 8009ec0:	f7fc f91c 	bl	80060fc <memcpy>
 8009ec4:	89a3      	ldrh	r3, [r4, #12]
 8009ec6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	6126      	str	r6, [r4, #16]
 8009ed2:	6165      	str	r5, [r4, #20]
 8009ed4:	443e      	add	r6, r7
 8009ed6:	1bed      	subs	r5, r5, r7
 8009ed8:	6026      	str	r6, [r4, #0]
 8009eda:	60a5      	str	r5, [r4, #8]
 8009edc:	464e      	mov	r6, r9
 8009ede:	454e      	cmp	r6, r9
 8009ee0:	d900      	bls.n	8009ee4 <__ssputs_r+0x84>
 8009ee2:	464e      	mov	r6, r9
 8009ee4:	4632      	mov	r2, r6
 8009ee6:	4641      	mov	r1, r8
 8009ee8:	6820      	ldr	r0, [r4, #0]
 8009eea:	f000 fb13 	bl	800a514 <memmove>
 8009eee:	68a3      	ldr	r3, [r4, #8]
 8009ef0:	1b9b      	subs	r3, r3, r6
 8009ef2:	60a3      	str	r3, [r4, #8]
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	441e      	add	r6, r3
 8009ef8:	6026      	str	r6, [r4, #0]
 8009efa:	2000      	movs	r0, #0
 8009efc:	e7dc      	b.n	8009eb8 <__ssputs_r+0x58>
 8009efe:	462a      	mov	r2, r5
 8009f00:	f000 fb23 	bl	800a54a <_realloc_r>
 8009f04:	4606      	mov	r6, r0
 8009f06:	2800      	cmp	r0, #0
 8009f08:	d1e2      	bne.n	8009ed0 <__ssputs_r+0x70>
 8009f0a:	6921      	ldr	r1, [r4, #16]
 8009f0c:	4650      	mov	r0, sl
 8009f0e:	f7ff feff 	bl	8009d10 <_free_r>
 8009f12:	e7c8      	b.n	8009ea6 <__ssputs_r+0x46>

08009f14 <_svfiprintf_r>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	461d      	mov	r5, r3
 8009f1a:	898b      	ldrh	r3, [r1, #12]
 8009f1c:	061f      	lsls	r7, r3, #24
 8009f1e:	b09d      	sub	sp, #116	; 0x74
 8009f20:	4680      	mov	r8, r0
 8009f22:	460c      	mov	r4, r1
 8009f24:	4616      	mov	r6, r2
 8009f26:	d50f      	bpl.n	8009f48 <_svfiprintf_r+0x34>
 8009f28:	690b      	ldr	r3, [r1, #16]
 8009f2a:	b96b      	cbnz	r3, 8009f48 <_svfiprintf_r+0x34>
 8009f2c:	2140      	movs	r1, #64	; 0x40
 8009f2e:	f7ff ff3d 	bl	8009dac <_malloc_r>
 8009f32:	6020      	str	r0, [r4, #0]
 8009f34:	6120      	str	r0, [r4, #16]
 8009f36:	b928      	cbnz	r0, 8009f44 <_svfiprintf_r+0x30>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	f8c8 3000 	str.w	r3, [r8]
 8009f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f42:	e0c8      	b.n	800a0d6 <_svfiprintf_r+0x1c2>
 8009f44:	2340      	movs	r3, #64	; 0x40
 8009f46:	6163      	str	r3, [r4, #20]
 8009f48:	2300      	movs	r3, #0
 8009f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4c:	2320      	movs	r3, #32
 8009f4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f52:	2330      	movs	r3, #48	; 0x30
 8009f54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f58:	9503      	str	r5, [sp, #12]
 8009f5a:	f04f 0b01 	mov.w	fp, #1
 8009f5e:	4637      	mov	r7, r6
 8009f60:	463d      	mov	r5, r7
 8009f62:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009f66:	b10b      	cbz	r3, 8009f6c <_svfiprintf_r+0x58>
 8009f68:	2b25      	cmp	r3, #37	; 0x25
 8009f6a:	d13e      	bne.n	8009fea <_svfiprintf_r+0xd6>
 8009f6c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009f70:	d00b      	beq.n	8009f8a <_svfiprintf_r+0x76>
 8009f72:	4653      	mov	r3, sl
 8009f74:	4632      	mov	r2, r6
 8009f76:	4621      	mov	r1, r4
 8009f78:	4640      	mov	r0, r8
 8009f7a:	f7ff ff71 	bl	8009e60 <__ssputs_r>
 8009f7e:	3001      	adds	r0, #1
 8009f80:	f000 80a4 	beq.w	800a0cc <_svfiprintf_r+0x1b8>
 8009f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f86:	4453      	add	r3, sl
 8009f88:	9309      	str	r3, [sp, #36]	; 0x24
 8009f8a:	783b      	ldrb	r3, [r7, #0]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 809d 	beq.w	800a0cc <_svfiprintf_r+0x1b8>
 8009f92:	2300      	movs	r3, #0
 8009f94:	f04f 32ff 	mov.w	r2, #4294967295
 8009f98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f9c:	9304      	str	r3, [sp, #16]
 8009f9e:	9307      	str	r3, [sp, #28]
 8009fa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fa4:	931a      	str	r3, [sp, #104]	; 0x68
 8009fa6:	462f      	mov	r7, r5
 8009fa8:	2205      	movs	r2, #5
 8009faa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009fae:	4850      	ldr	r0, [pc, #320]	; (800a0f0 <_svfiprintf_r+0x1dc>)
 8009fb0:	f7f6 f916 	bl	80001e0 <memchr>
 8009fb4:	9b04      	ldr	r3, [sp, #16]
 8009fb6:	b9d0      	cbnz	r0, 8009fee <_svfiprintf_r+0xda>
 8009fb8:	06d9      	lsls	r1, r3, #27
 8009fba:	bf44      	itt	mi
 8009fbc:	2220      	movmi	r2, #32
 8009fbe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009fc2:	071a      	lsls	r2, r3, #28
 8009fc4:	bf44      	itt	mi
 8009fc6:	222b      	movmi	r2, #43	; 0x2b
 8009fc8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009fcc:	782a      	ldrb	r2, [r5, #0]
 8009fce:	2a2a      	cmp	r2, #42	; 0x2a
 8009fd0:	d015      	beq.n	8009ffe <_svfiprintf_r+0xea>
 8009fd2:	9a07      	ldr	r2, [sp, #28]
 8009fd4:	462f      	mov	r7, r5
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	250a      	movs	r5, #10
 8009fda:	4639      	mov	r1, r7
 8009fdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fe0:	3b30      	subs	r3, #48	; 0x30
 8009fe2:	2b09      	cmp	r3, #9
 8009fe4:	d94d      	bls.n	800a082 <_svfiprintf_r+0x16e>
 8009fe6:	b1b8      	cbz	r0, 800a018 <_svfiprintf_r+0x104>
 8009fe8:	e00f      	b.n	800a00a <_svfiprintf_r+0xf6>
 8009fea:	462f      	mov	r7, r5
 8009fec:	e7b8      	b.n	8009f60 <_svfiprintf_r+0x4c>
 8009fee:	4a40      	ldr	r2, [pc, #256]	; (800a0f0 <_svfiprintf_r+0x1dc>)
 8009ff0:	1a80      	subs	r0, r0, r2
 8009ff2:	fa0b f000 	lsl.w	r0, fp, r0
 8009ff6:	4318      	orrs	r0, r3
 8009ff8:	9004      	str	r0, [sp, #16]
 8009ffa:	463d      	mov	r5, r7
 8009ffc:	e7d3      	b.n	8009fa6 <_svfiprintf_r+0x92>
 8009ffe:	9a03      	ldr	r2, [sp, #12]
 800a000:	1d11      	adds	r1, r2, #4
 800a002:	6812      	ldr	r2, [r2, #0]
 800a004:	9103      	str	r1, [sp, #12]
 800a006:	2a00      	cmp	r2, #0
 800a008:	db01      	blt.n	800a00e <_svfiprintf_r+0xfa>
 800a00a:	9207      	str	r2, [sp, #28]
 800a00c:	e004      	b.n	800a018 <_svfiprintf_r+0x104>
 800a00e:	4252      	negs	r2, r2
 800a010:	f043 0302 	orr.w	r3, r3, #2
 800a014:	9207      	str	r2, [sp, #28]
 800a016:	9304      	str	r3, [sp, #16]
 800a018:	783b      	ldrb	r3, [r7, #0]
 800a01a:	2b2e      	cmp	r3, #46	; 0x2e
 800a01c:	d10c      	bne.n	800a038 <_svfiprintf_r+0x124>
 800a01e:	787b      	ldrb	r3, [r7, #1]
 800a020:	2b2a      	cmp	r3, #42	; 0x2a
 800a022:	d133      	bne.n	800a08c <_svfiprintf_r+0x178>
 800a024:	9b03      	ldr	r3, [sp, #12]
 800a026:	1d1a      	adds	r2, r3, #4
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	9203      	str	r2, [sp, #12]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	bfb8      	it	lt
 800a030:	f04f 33ff 	movlt.w	r3, #4294967295
 800a034:	3702      	adds	r7, #2
 800a036:	9305      	str	r3, [sp, #20]
 800a038:	4d2e      	ldr	r5, [pc, #184]	; (800a0f4 <_svfiprintf_r+0x1e0>)
 800a03a:	7839      	ldrb	r1, [r7, #0]
 800a03c:	2203      	movs	r2, #3
 800a03e:	4628      	mov	r0, r5
 800a040:	f7f6 f8ce 	bl	80001e0 <memchr>
 800a044:	b138      	cbz	r0, 800a056 <_svfiprintf_r+0x142>
 800a046:	2340      	movs	r3, #64	; 0x40
 800a048:	1b40      	subs	r0, r0, r5
 800a04a:	fa03 f000 	lsl.w	r0, r3, r0
 800a04e:	9b04      	ldr	r3, [sp, #16]
 800a050:	4303      	orrs	r3, r0
 800a052:	3701      	adds	r7, #1
 800a054:	9304      	str	r3, [sp, #16]
 800a056:	7839      	ldrb	r1, [r7, #0]
 800a058:	4827      	ldr	r0, [pc, #156]	; (800a0f8 <_svfiprintf_r+0x1e4>)
 800a05a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a05e:	2206      	movs	r2, #6
 800a060:	1c7e      	adds	r6, r7, #1
 800a062:	f7f6 f8bd 	bl	80001e0 <memchr>
 800a066:	2800      	cmp	r0, #0
 800a068:	d038      	beq.n	800a0dc <_svfiprintf_r+0x1c8>
 800a06a:	4b24      	ldr	r3, [pc, #144]	; (800a0fc <_svfiprintf_r+0x1e8>)
 800a06c:	bb13      	cbnz	r3, 800a0b4 <_svfiprintf_r+0x1a0>
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	3307      	adds	r3, #7
 800a072:	f023 0307 	bic.w	r3, r3, #7
 800a076:	3308      	adds	r3, #8
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a07c:	444b      	add	r3, r9
 800a07e:	9309      	str	r3, [sp, #36]	; 0x24
 800a080:	e76d      	b.n	8009f5e <_svfiprintf_r+0x4a>
 800a082:	fb05 3202 	mla	r2, r5, r2, r3
 800a086:	2001      	movs	r0, #1
 800a088:	460f      	mov	r7, r1
 800a08a:	e7a6      	b.n	8009fda <_svfiprintf_r+0xc6>
 800a08c:	2300      	movs	r3, #0
 800a08e:	3701      	adds	r7, #1
 800a090:	9305      	str	r3, [sp, #20]
 800a092:	4619      	mov	r1, r3
 800a094:	250a      	movs	r5, #10
 800a096:	4638      	mov	r0, r7
 800a098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a09c:	3a30      	subs	r2, #48	; 0x30
 800a09e:	2a09      	cmp	r2, #9
 800a0a0:	d903      	bls.n	800a0aa <_svfiprintf_r+0x196>
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d0c8      	beq.n	800a038 <_svfiprintf_r+0x124>
 800a0a6:	9105      	str	r1, [sp, #20]
 800a0a8:	e7c6      	b.n	800a038 <_svfiprintf_r+0x124>
 800a0aa:	fb05 2101 	mla	r1, r5, r1, r2
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	4607      	mov	r7, r0
 800a0b2:	e7f0      	b.n	800a096 <_svfiprintf_r+0x182>
 800a0b4:	ab03      	add	r3, sp, #12
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	4622      	mov	r2, r4
 800a0ba:	4b11      	ldr	r3, [pc, #68]	; (800a100 <_svfiprintf_r+0x1ec>)
 800a0bc:	a904      	add	r1, sp, #16
 800a0be:	4640      	mov	r0, r8
 800a0c0:	f7fc f8c4 	bl	800624c <_printf_float>
 800a0c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a0c8:	4681      	mov	r9, r0
 800a0ca:	d1d6      	bne.n	800a07a <_svfiprintf_r+0x166>
 800a0cc:	89a3      	ldrh	r3, [r4, #12]
 800a0ce:	065b      	lsls	r3, r3, #25
 800a0d0:	f53f af35 	bmi.w	8009f3e <_svfiprintf_r+0x2a>
 800a0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0d6:	b01d      	add	sp, #116	; 0x74
 800a0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0dc:	ab03      	add	r3, sp, #12
 800a0de:	9300      	str	r3, [sp, #0]
 800a0e0:	4622      	mov	r2, r4
 800a0e2:	4b07      	ldr	r3, [pc, #28]	; (800a100 <_svfiprintf_r+0x1ec>)
 800a0e4:	a904      	add	r1, sp, #16
 800a0e6:	4640      	mov	r0, r8
 800a0e8:	f7fc fb66 	bl	80067b8 <_printf_i>
 800a0ec:	e7ea      	b.n	800a0c4 <_svfiprintf_r+0x1b0>
 800a0ee:	bf00      	nop
 800a0f0:	0801319c 	.word	0x0801319c
 800a0f4:	080131a2 	.word	0x080131a2
 800a0f8:	080131a6 	.word	0x080131a6
 800a0fc:	0800624d 	.word	0x0800624d
 800a100:	08009e61 	.word	0x08009e61

0800a104 <__sfputc_r>:
 800a104:	6893      	ldr	r3, [r2, #8]
 800a106:	3b01      	subs	r3, #1
 800a108:	2b00      	cmp	r3, #0
 800a10a:	b410      	push	{r4}
 800a10c:	6093      	str	r3, [r2, #8]
 800a10e:	da08      	bge.n	800a122 <__sfputc_r+0x1e>
 800a110:	6994      	ldr	r4, [r2, #24]
 800a112:	42a3      	cmp	r3, r4
 800a114:	db01      	blt.n	800a11a <__sfputc_r+0x16>
 800a116:	290a      	cmp	r1, #10
 800a118:	d103      	bne.n	800a122 <__sfputc_r+0x1e>
 800a11a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a11e:	f7fd bdb1 	b.w	8007c84 <__swbuf_r>
 800a122:	6813      	ldr	r3, [r2, #0]
 800a124:	1c58      	adds	r0, r3, #1
 800a126:	6010      	str	r0, [r2, #0]
 800a128:	7019      	strb	r1, [r3, #0]
 800a12a:	4608      	mov	r0, r1
 800a12c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <__sfputs_r>:
 800a132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a134:	4606      	mov	r6, r0
 800a136:	460f      	mov	r7, r1
 800a138:	4614      	mov	r4, r2
 800a13a:	18d5      	adds	r5, r2, r3
 800a13c:	42ac      	cmp	r4, r5
 800a13e:	d101      	bne.n	800a144 <__sfputs_r+0x12>
 800a140:	2000      	movs	r0, #0
 800a142:	e007      	b.n	800a154 <__sfputs_r+0x22>
 800a144:	463a      	mov	r2, r7
 800a146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a14a:	4630      	mov	r0, r6
 800a14c:	f7ff ffda 	bl	800a104 <__sfputc_r>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d1f3      	bne.n	800a13c <__sfputs_r+0xa>
 800a154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a158 <_vfiprintf_r>:
 800a158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	460c      	mov	r4, r1
 800a15e:	b09d      	sub	sp, #116	; 0x74
 800a160:	4617      	mov	r7, r2
 800a162:	461d      	mov	r5, r3
 800a164:	4606      	mov	r6, r0
 800a166:	b118      	cbz	r0, 800a170 <_vfiprintf_r+0x18>
 800a168:	6983      	ldr	r3, [r0, #24]
 800a16a:	b90b      	cbnz	r3, 800a170 <_vfiprintf_r+0x18>
 800a16c:	f7fe fd80 	bl	8008c70 <__sinit>
 800a170:	4b7c      	ldr	r3, [pc, #496]	; (800a364 <_vfiprintf_r+0x20c>)
 800a172:	429c      	cmp	r4, r3
 800a174:	d158      	bne.n	800a228 <_vfiprintf_r+0xd0>
 800a176:	6874      	ldr	r4, [r6, #4]
 800a178:	89a3      	ldrh	r3, [r4, #12]
 800a17a:	0718      	lsls	r0, r3, #28
 800a17c:	d55e      	bpl.n	800a23c <_vfiprintf_r+0xe4>
 800a17e:	6923      	ldr	r3, [r4, #16]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d05b      	beq.n	800a23c <_vfiprintf_r+0xe4>
 800a184:	2300      	movs	r3, #0
 800a186:	9309      	str	r3, [sp, #36]	; 0x24
 800a188:	2320      	movs	r3, #32
 800a18a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a18e:	2330      	movs	r3, #48	; 0x30
 800a190:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a194:	9503      	str	r5, [sp, #12]
 800a196:	f04f 0b01 	mov.w	fp, #1
 800a19a:	46b8      	mov	r8, r7
 800a19c:	4645      	mov	r5, r8
 800a19e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a1a2:	b10b      	cbz	r3, 800a1a8 <_vfiprintf_r+0x50>
 800a1a4:	2b25      	cmp	r3, #37	; 0x25
 800a1a6:	d154      	bne.n	800a252 <_vfiprintf_r+0xfa>
 800a1a8:	ebb8 0a07 	subs.w	sl, r8, r7
 800a1ac:	d00b      	beq.n	800a1c6 <_vfiprintf_r+0x6e>
 800a1ae:	4653      	mov	r3, sl
 800a1b0:	463a      	mov	r2, r7
 800a1b2:	4621      	mov	r1, r4
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	f7ff ffbc 	bl	800a132 <__sfputs_r>
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	f000 80c2 	beq.w	800a344 <_vfiprintf_r+0x1ec>
 800a1c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1c2:	4453      	add	r3, sl
 800a1c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a1c6:	f898 3000 	ldrb.w	r3, [r8]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f000 80ba 	beq.w	800a344 <_vfiprintf_r+0x1ec>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	9307      	str	r3, [sp, #28]
 800a1de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1e2:	931a      	str	r3, [sp, #104]	; 0x68
 800a1e4:	46a8      	mov	r8, r5
 800a1e6:	2205      	movs	r2, #5
 800a1e8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a1ec:	485e      	ldr	r0, [pc, #376]	; (800a368 <_vfiprintf_r+0x210>)
 800a1ee:	f7f5 fff7 	bl	80001e0 <memchr>
 800a1f2:	9b04      	ldr	r3, [sp, #16]
 800a1f4:	bb78      	cbnz	r0, 800a256 <_vfiprintf_r+0xfe>
 800a1f6:	06d9      	lsls	r1, r3, #27
 800a1f8:	bf44      	itt	mi
 800a1fa:	2220      	movmi	r2, #32
 800a1fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a200:	071a      	lsls	r2, r3, #28
 800a202:	bf44      	itt	mi
 800a204:	222b      	movmi	r2, #43	; 0x2b
 800a206:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a20a:	782a      	ldrb	r2, [r5, #0]
 800a20c:	2a2a      	cmp	r2, #42	; 0x2a
 800a20e:	d02a      	beq.n	800a266 <_vfiprintf_r+0x10e>
 800a210:	9a07      	ldr	r2, [sp, #28]
 800a212:	46a8      	mov	r8, r5
 800a214:	2000      	movs	r0, #0
 800a216:	250a      	movs	r5, #10
 800a218:	4641      	mov	r1, r8
 800a21a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a21e:	3b30      	subs	r3, #48	; 0x30
 800a220:	2b09      	cmp	r3, #9
 800a222:	d969      	bls.n	800a2f8 <_vfiprintf_r+0x1a0>
 800a224:	b360      	cbz	r0, 800a280 <_vfiprintf_r+0x128>
 800a226:	e024      	b.n	800a272 <_vfiprintf_r+0x11a>
 800a228:	4b50      	ldr	r3, [pc, #320]	; (800a36c <_vfiprintf_r+0x214>)
 800a22a:	429c      	cmp	r4, r3
 800a22c:	d101      	bne.n	800a232 <_vfiprintf_r+0xda>
 800a22e:	68b4      	ldr	r4, [r6, #8]
 800a230:	e7a2      	b.n	800a178 <_vfiprintf_r+0x20>
 800a232:	4b4f      	ldr	r3, [pc, #316]	; (800a370 <_vfiprintf_r+0x218>)
 800a234:	429c      	cmp	r4, r3
 800a236:	bf08      	it	eq
 800a238:	68f4      	ldreq	r4, [r6, #12]
 800a23a:	e79d      	b.n	800a178 <_vfiprintf_r+0x20>
 800a23c:	4621      	mov	r1, r4
 800a23e:	4630      	mov	r0, r6
 800a240:	f7fd fd72 	bl	8007d28 <__swsetup_r>
 800a244:	2800      	cmp	r0, #0
 800a246:	d09d      	beq.n	800a184 <_vfiprintf_r+0x2c>
 800a248:	f04f 30ff 	mov.w	r0, #4294967295
 800a24c:	b01d      	add	sp, #116	; 0x74
 800a24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a252:	46a8      	mov	r8, r5
 800a254:	e7a2      	b.n	800a19c <_vfiprintf_r+0x44>
 800a256:	4a44      	ldr	r2, [pc, #272]	; (800a368 <_vfiprintf_r+0x210>)
 800a258:	1a80      	subs	r0, r0, r2
 800a25a:	fa0b f000 	lsl.w	r0, fp, r0
 800a25e:	4318      	orrs	r0, r3
 800a260:	9004      	str	r0, [sp, #16]
 800a262:	4645      	mov	r5, r8
 800a264:	e7be      	b.n	800a1e4 <_vfiprintf_r+0x8c>
 800a266:	9a03      	ldr	r2, [sp, #12]
 800a268:	1d11      	adds	r1, r2, #4
 800a26a:	6812      	ldr	r2, [r2, #0]
 800a26c:	9103      	str	r1, [sp, #12]
 800a26e:	2a00      	cmp	r2, #0
 800a270:	db01      	blt.n	800a276 <_vfiprintf_r+0x11e>
 800a272:	9207      	str	r2, [sp, #28]
 800a274:	e004      	b.n	800a280 <_vfiprintf_r+0x128>
 800a276:	4252      	negs	r2, r2
 800a278:	f043 0302 	orr.w	r3, r3, #2
 800a27c:	9207      	str	r2, [sp, #28]
 800a27e:	9304      	str	r3, [sp, #16]
 800a280:	f898 3000 	ldrb.w	r3, [r8]
 800a284:	2b2e      	cmp	r3, #46	; 0x2e
 800a286:	d10e      	bne.n	800a2a6 <_vfiprintf_r+0x14e>
 800a288:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a28c:	2b2a      	cmp	r3, #42	; 0x2a
 800a28e:	d138      	bne.n	800a302 <_vfiprintf_r+0x1aa>
 800a290:	9b03      	ldr	r3, [sp, #12]
 800a292:	1d1a      	adds	r2, r3, #4
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	9203      	str	r2, [sp, #12]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	bfb8      	it	lt
 800a29c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2a0:	f108 0802 	add.w	r8, r8, #2
 800a2a4:	9305      	str	r3, [sp, #20]
 800a2a6:	4d33      	ldr	r5, [pc, #204]	; (800a374 <_vfiprintf_r+0x21c>)
 800a2a8:	f898 1000 	ldrb.w	r1, [r8]
 800a2ac:	2203      	movs	r2, #3
 800a2ae:	4628      	mov	r0, r5
 800a2b0:	f7f5 ff96 	bl	80001e0 <memchr>
 800a2b4:	b140      	cbz	r0, 800a2c8 <_vfiprintf_r+0x170>
 800a2b6:	2340      	movs	r3, #64	; 0x40
 800a2b8:	1b40      	subs	r0, r0, r5
 800a2ba:	fa03 f000 	lsl.w	r0, r3, r0
 800a2be:	9b04      	ldr	r3, [sp, #16]
 800a2c0:	4303      	orrs	r3, r0
 800a2c2:	f108 0801 	add.w	r8, r8, #1
 800a2c6:	9304      	str	r3, [sp, #16]
 800a2c8:	f898 1000 	ldrb.w	r1, [r8]
 800a2cc:	482a      	ldr	r0, [pc, #168]	; (800a378 <_vfiprintf_r+0x220>)
 800a2ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2d2:	2206      	movs	r2, #6
 800a2d4:	f108 0701 	add.w	r7, r8, #1
 800a2d8:	f7f5 ff82 	bl	80001e0 <memchr>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	d037      	beq.n	800a350 <_vfiprintf_r+0x1f8>
 800a2e0:	4b26      	ldr	r3, [pc, #152]	; (800a37c <_vfiprintf_r+0x224>)
 800a2e2:	bb1b      	cbnz	r3, 800a32c <_vfiprintf_r+0x1d4>
 800a2e4:	9b03      	ldr	r3, [sp, #12]
 800a2e6:	3307      	adds	r3, #7
 800a2e8:	f023 0307 	bic.w	r3, r3, #7
 800a2ec:	3308      	adds	r3, #8
 800a2ee:	9303      	str	r3, [sp, #12]
 800a2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f2:	444b      	add	r3, r9
 800a2f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a2f6:	e750      	b.n	800a19a <_vfiprintf_r+0x42>
 800a2f8:	fb05 3202 	mla	r2, r5, r2, r3
 800a2fc:	2001      	movs	r0, #1
 800a2fe:	4688      	mov	r8, r1
 800a300:	e78a      	b.n	800a218 <_vfiprintf_r+0xc0>
 800a302:	2300      	movs	r3, #0
 800a304:	f108 0801 	add.w	r8, r8, #1
 800a308:	9305      	str	r3, [sp, #20]
 800a30a:	4619      	mov	r1, r3
 800a30c:	250a      	movs	r5, #10
 800a30e:	4640      	mov	r0, r8
 800a310:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a314:	3a30      	subs	r2, #48	; 0x30
 800a316:	2a09      	cmp	r2, #9
 800a318:	d903      	bls.n	800a322 <_vfiprintf_r+0x1ca>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0c3      	beq.n	800a2a6 <_vfiprintf_r+0x14e>
 800a31e:	9105      	str	r1, [sp, #20]
 800a320:	e7c1      	b.n	800a2a6 <_vfiprintf_r+0x14e>
 800a322:	fb05 2101 	mla	r1, r5, r1, r2
 800a326:	2301      	movs	r3, #1
 800a328:	4680      	mov	r8, r0
 800a32a:	e7f0      	b.n	800a30e <_vfiprintf_r+0x1b6>
 800a32c:	ab03      	add	r3, sp, #12
 800a32e:	9300      	str	r3, [sp, #0]
 800a330:	4622      	mov	r2, r4
 800a332:	4b13      	ldr	r3, [pc, #76]	; (800a380 <_vfiprintf_r+0x228>)
 800a334:	a904      	add	r1, sp, #16
 800a336:	4630      	mov	r0, r6
 800a338:	f7fb ff88 	bl	800624c <_printf_float>
 800a33c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a340:	4681      	mov	r9, r0
 800a342:	d1d5      	bne.n	800a2f0 <_vfiprintf_r+0x198>
 800a344:	89a3      	ldrh	r3, [r4, #12]
 800a346:	065b      	lsls	r3, r3, #25
 800a348:	f53f af7e 	bmi.w	800a248 <_vfiprintf_r+0xf0>
 800a34c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a34e:	e77d      	b.n	800a24c <_vfiprintf_r+0xf4>
 800a350:	ab03      	add	r3, sp, #12
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	4622      	mov	r2, r4
 800a356:	4b0a      	ldr	r3, [pc, #40]	; (800a380 <_vfiprintf_r+0x228>)
 800a358:	a904      	add	r1, sp, #16
 800a35a:	4630      	mov	r0, r6
 800a35c:	f7fc fa2c 	bl	80067b8 <_printf_i>
 800a360:	e7ec      	b.n	800a33c <_vfiprintf_r+0x1e4>
 800a362:	bf00      	nop
 800a364:	08013050 	.word	0x08013050
 800a368:	0801319c 	.word	0x0801319c
 800a36c:	08013070 	.word	0x08013070
 800a370:	08013030 	.word	0x08013030
 800a374:	080131a2 	.word	0x080131a2
 800a378:	080131a6 	.word	0x080131a6
 800a37c:	0800624d 	.word	0x0800624d
 800a380:	0800a133 	.word	0x0800a133

0800a384 <_sbrk_r>:
 800a384:	b538      	push	{r3, r4, r5, lr}
 800a386:	4c06      	ldr	r4, [pc, #24]	; (800a3a0 <_sbrk_r+0x1c>)
 800a388:	2300      	movs	r3, #0
 800a38a:	4605      	mov	r5, r0
 800a38c:	4608      	mov	r0, r1
 800a38e:	6023      	str	r3, [r4, #0]
 800a390:	f7f7 fb54 	bl	8001a3c <_sbrk>
 800a394:	1c43      	adds	r3, r0, #1
 800a396:	d102      	bne.n	800a39e <_sbrk_r+0x1a>
 800a398:	6823      	ldr	r3, [r4, #0]
 800a39a:	b103      	cbz	r3, 800a39e <_sbrk_r+0x1a>
 800a39c:	602b      	str	r3, [r5, #0]
 800a39e:	bd38      	pop	{r3, r4, r5, pc}
 800a3a0:	20003434 	.word	0x20003434

0800a3a4 <__sread>:
 800a3a4:	b510      	push	{r4, lr}
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ac:	f000 f8f4 	bl	800a598 <_read_r>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	bfab      	itete	ge
 800a3b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3b6:	89a3      	ldrhlt	r3, [r4, #12]
 800a3b8:	181b      	addge	r3, r3, r0
 800a3ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3be:	bfac      	ite	ge
 800a3c0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3c2:	81a3      	strhlt	r3, [r4, #12]
 800a3c4:	bd10      	pop	{r4, pc}

0800a3c6 <__swrite>:
 800a3c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ca:	461f      	mov	r7, r3
 800a3cc:	898b      	ldrh	r3, [r1, #12]
 800a3ce:	05db      	lsls	r3, r3, #23
 800a3d0:	4605      	mov	r5, r0
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	4616      	mov	r6, r2
 800a3d6:	d505      	bpl.n	800a3e4 <__swrite+0x1e>
 800a3d8:	2302      	movs	r3, #2
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e0:	f000 f886 	bl	800a4f0 <_lseek_r>
 800a3e4:	89a3      	ldrh	r3, [r4, #12]
 800a3e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3ee:	81a3      	strh	r3, [r4, #12]
 800a3f0:	4632      	mov	r2, r6
 800a3f2:	463b      	mov	r3, r7
 800a3f4:	4628      	mov	r0, r5
 800a3f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fa:	f000 b835 	b.w	800a468 <_write_r>

0800a3fe <__sseek>:
 800a3fe:	b510      	push	{r4, lr}
 800a400:	460c      	mov	r4, r1
 800a402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a406:	f000 f873 	bl	800a4f0 <_lseek_r>
 800a40a:	1c43      	adds	r3, r0, #1
 800a40c:	89a3      	ldrh	r3, [r4, #12]
 800a40e:	bf15      	itete	ne
 800a410:	6560      	strne	r0, [r4, #84]	; 0x54
 800a412:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a416:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a41a:	81a3      	strheq	r3, [r4, #12]
 800a41c:	bf18      	it	ne
 800a41e:	81a3      	strhne	r3, [r4, #12]
 800a420:	bd10      	pop	{r4, pc}

0800a422 <__sclose>:
 800a422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a426:	f000 b831 	b.w	800a48c <_close_r>

0800a42a <strncmp>:
 800a42a:	b510      	push	{r4, lr}
 800a42c:	b16a      	cbz	r2, 800a44a <strncmp+0x20>
 800a42e:	3901      	subs	r1, #1
 800a430:	1884      	adds	r4, r0, r2
 800a432:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a436:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d103      	bne.n	800a446 <strncmp+0x1c>
 800a43e:	42a0      	cmp	r0, r4
 800a440:	d001      	beq.n	800a446 <strncmp+0x1c>
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1f5      	bne.n	800a432 <strncmp+0x8>
 800a446:	1a98      	subs	r0, r3, r2
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	4610      	mov	r0, r2
 800a44c:	e7fc      	b.n	800a448 <strncmp+0x1e>

0800a44e <__ascii_wctomb>:
 800a44e:	b149      	cbz	r1, 800a464 <__ascii_wctomb+0x16>
 800a450:	2aff      	cmp	r2, #255	; 0xff
 800a452:	bf85      	ittet	hi
 800a454:	238a      	movhi	r3, #138	; 0x8a
 800a456:	6003      	strhi	r3, [r0, #0]
 800a458:	700a      	strbls	r2, [r1, #0]
 800a45a:	f04f 30ff 	movhi.w	r0, #4294967295
 800a45e:	bf98      	it	ls
 800a460:	2001      	movls	r0, #1
 800a462:	4770      	bx	lr
 800a464:	4608      	mov	r0, r1
 800a466:	4770      	bx	lr

0800a468 <_write_r>:
 800a468:	b538      	push	{r3, r4, r5, lr}
 800a46a:	4c07      	ldr	r4, [pc, #28]	; (800a488 <_write_r+0x20>)
 800a46c:	4605      	mov	r5, r0
 800a46e:	4608      	mov	r0, r1
 800a470:	4611      	mov	r1, r2
 800a472:	2200      	movs	r2, #0
 800a474:	6022      	str	r2, [r4, #0]
 800a476:	461a      	mov	r2, r3
 800a478:	f7f7 fa8f 	bl	800199a <_write>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_write_r+0x1e>
 800a480:	6823      	ldr	r3, [r4, #0]
 800a482:	b103      	cbz	r3, 800a486 <_write_r+0x1e>
 800a484:	602b      	str	r3, [r5, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	20003434 	.word	0x20003434

0800a48c <_close_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4c06      	ldr	r4, [pc, #24]	; (800a4a8 <_close_r+0x1c>)
 800a490:	2300      	movs	r3, #0
 800a492:	4605      	mov	r5, r0
 800a494:	4608      	mov	r0, r1
 800a496:	6023      	str	r3, [r4, #0]
 800a498:	f7f7 fa9b 	bl	80019d2 <_close>
 800a49c:	1c43      	adds	r3, r0, #1
 800a49e:	d102      	bne.n	800a4a6 <_close_r+0x1a>
 800a4a0:	6823      	ldr	r3, [r4, #0]
 800a4a2:	b103      	cbz	r3, 800a4a6 <_close_r+0x1a>
 800a4a4:	602b      	str	r3, [r5, #0]
 800a4a6:	bd38      	pop	{r3, r4, r5, pc}
 800a4a8:	20003434 	.word	0x20003434

0800a4ac <_fstat_r>:
 800a4ac:	b538      	push	{r3, r4, r5, lr}
 800a4ae:	4c07      	ldr	r4, [pc, #28]	; (800a4cc <_fstat_r+0x20>)
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	4608      	mov	r0, r1
 800a4b6:	4611      	mov	r1, r2
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	f7f7 fa96 	bl	80019ea <_fstat>
 800a4be:	1c43      	adds	r3, r0, #1
 800a4c0:	d102      	bne.n	800a4c8 <_fstat_r+0x1c>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	b103      	cbz	r3, 800a4c8 <_fstat_r+0x1c>
 800a4c6:	602b      	str	r3, [r5, #0]
 800a4c8:	bd38      	pop	{r3, r4, r5, pc}
 800a4ca:	bf00      	nop
 800a4cc:	20003434 	.word	0x20003434

0800a4d0 <_isatty_r>:
 800a4d0:	b538      	push	{r3, r4, r5, lr}
 800a4d2:	4c06      	ldr	r4, [pc, #24]	; (800a4ec <_isatty_r+0x1c>)
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	4605      	mov	r5, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	6023      	str	r3, [r4, #0]
 800a4dc:	f7f7 fa95 	bl	8001a0a <_isatty>
 800a4e0:	1c43      	adds	r3, r0, #1
 800a4e2:	d102      	bne.n	800a4ea <_isatty_r+0x1a>
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	b103      	cbz	r3, 800a4ea <_isatty_r+0x1a>
 800a4e8:	602b      	str	r3, [r5, #0]
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	20003434 	.word	0x20003434

0800a4f0 <_lseek_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	4c07      	ldr	r4, [pc, #28]	; (800a510 <_lseek_r+0x20>)
 800a4f4:	4605      	mov	r5, r0
 800a4f6:	4608      	mov	r0, r1
 800a4f8:	4611      	mov	r1, r2
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	6022      	str	r2, [r4, #0]
 800a4fe:	461a      	mov	r2, r3
 800a500:	f7f7 fa8e 	bl	8001a20 <_lseek>
 800a504:	1c43      	adds	r3, r0, #1
 800a506:	d102      	bne.n	800a50e <_lseek_r+0x1e>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	b103      	cbz	r3, 800a50e <_lseek_r+0x1e>
 800a50c:	602b      	str	r3, [r5, #0]
 800a50e:	bd38      	pop	{r3, r4, r5, pc}
 800a510:	20003434 	.word	0x20003434

0800a514 <memmove>:
 800a514:	4288      	cmp	r0, r1
 800a516:	b510      	push	{r4, lr}
 800a518:	eb01 0302 	add.w	r3, r1, r2
 800a51c:	d807      	bhi.n	800a52e <memmove+0x1a>
 800a51e:	1e42      	subs	r2, r0, #1
 800a520:	4299      	cmp	r1, r3
 800a522:	d00a      	beq.n	800a53a <memmove+0x26>
 800a524:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a528:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a52c:	e7f8      	b.n	800a520 <memmove+0xc>
 800a52e:	4283      	cmp	r3, r0
 800a530:	d9f5      	bls.n	800a51e <memmove+0xa>
 800a532:	1881      	adds	r1, r0, r2
 800a534:	1ad2      	subs	r2, r2, r3
 800a536:	42d3      	cmn	r3, r2
 800a538:	d100      	bne.n	800a53c <memmove+0x28>
 800a53a:	bd10      	pop	{r4, pc}
 800a53c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a540:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a544:	e7f7      	b.n	800a536 <memmove+0x22>

0800a546 <__malloc_lock>:
 800a546:	4770      	bx	lr

0800a548 <__malloc_unlock>:
 800a548:	4770      	bx	lr

0800a54a <_realloc_r>:
 800a54a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54c:	4607      	mov	r7, r0
 800a54e:	4614      	mov	r4, r2
 800a550:	460e      	mov	r6, r1
 800a552:	b921      	cbnz	r1, 800a55e <_realloc_r+0x14>
 800a554:	4611      	mov	r1, r2
 800a556:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a55a:	f7ff bc27 	b.w	8009dac <_malloc_r>
 800a55e:	b922      	cbnz	r2, 800a56a <_realloc_r+0x20>
 800a560:	f7ff fbd6 	bl	8009d10 <_free_r>
 800a564:	4625      	mov	r5, r4
 800a566:	4628      	mov	r0, r5
 800a568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a56a:	f000 f827 	bl	800a5bc <_malloc_usable_size_r>
 800a56e:	42a0      	cmp	r0, r4
 800a570:	d20f      	bcs.n	800a592 <_realloc_r+0x48>
 800a572:	4621      	mov	r1, r4
 800a574:	4638      	mov	r0, r7
 800a576:	f7ff fc19 	bl	8009dac <_malloc_r>
 800a57a:	4605      	mov	r5, r0
 800a57c:	2800      	cmp	r0, #0
 800a57e:	d0f2      	beq.n	800a566 <_realloc_r+0x1c>
 800a580:	4631      	mov	r1, r6
 800a582:	4622      	mov	r2, r4
 800a584:	f7fb fdba 	bl	80060fc <memcpy>
 800a588:	4631      	mov	r1, r6
 800a58a:	4638      	mov	r0, r7
 800a58c:	f7ff fbc0 	bl	8009d10 <_free_r>
 800a590:	e7e9      	b.n	800a566 <_realloc_r+0x1c>
 800a592:	4635      	mov	r5, r6
 800a594:	e7e7      	b.n	800a566 <_realloc_r+0x1c>
	...

0800a598 <_read_r>:
 800a598:	b538      	push	{r3, r4, r5, lr}
 800a59a:	4c07      	ldr	r4, [pc, #28]	; (800a5b8 <_read_r+0x20>)
 800a59c:	4605      	mov	r5, r0
 800a59e:	4608      	mov	r0, r1
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	6022      	str	r2, [r4, #0]
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	f7f7 f9da 	bl	8001960 <_read>
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	d102      	bne.n	800a5b6 <_read_r+0x1e>
 800a5b0:	6823      	ldr	r3, [r4, #0]
 800a5b2:	b103      	cbz	r3, 800a5b6 <_read_r+0x1e>
 800a5b4:	602b      	str	r3, [r5, #0]
 800a5b6:	bd38      	pop	{r3, r4, r5, pc}
 800a5b8:	20003434 	.word	0x20003434

0800a5bc <_malloc_usable_size_r>:
 800a5bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5c0:	1f18      	subs	r0, r3, #4
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	bfbc      	itt	lt
 800a5c6:	580b      	ldrlt	r3, [r1, r0]
 800a5c8:	18c0      	addlt	r0, r0, r3
 800a5ca:	4770      	bx	lr

0800a5cc <sqrtf>:
 800a5cc:	b510      	push	{r4, lr}
 800a5ce:	ed2d 8b02 	vpush	{d8}
 800a5d2:	b08a      	sub	sp, #40	; 0x28
 800a5d4:	eeb0 8a40 	vmov.f32	s16, s0
 800a5d8:	f000 f848 	bl	800a66c <__ieee754_sqrtf>
 800a5dc:	4b21      	ldr	r3, [pc, #132]	; (800a664 <sqrtf+0x98>)
 800a5de:	f993 4000 	ldrsb.w	r4, [r3]
 800a5e2:	1c63      	adds	r3, r4, #1
 800a5e4:	d02c      	beq.n	800a640 <sqrtf+0x74>
 800a5e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a5ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ee:	d627      	bvs.n	800a640 <sqrtf+0x74>
 800a5f0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a5f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5f8:	d522      	bpl.n	800a640 <sqrtf+0x74>
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	4b1a      	ldr	r3, [pc, #104]	; (800a668 <sqrtf+0x9c>)
 800a600:	9301      	str	r3, [sp, #4]
 800a602:	ee18 0a10 	vmov	r0, s16
 800a606:	2300      	movs	r3, #0
 800a608:	9308      	str	r3, [sp, #32]
 800a60a:	f7f5 ff9d 	bl	8000548 <__aeabi_f2d>
 800a60e:	2200      	movs	r2, #0
 800a610:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a618:	2300      	movs	r3, #0
 800a61a:	b9ac      	cbnz	r4, 800a648 <sqrtf+0x7c>
 800a61c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a620:	4668      	mov	r0, sp
 800a622:	f000 f826 	bl	800a672 <matherr>
 800a626:	b1b8      	cbz	r0, 800a658 <sqrtf+0x8c>
 800a628:	9b08      	ldr	r3, [sp, #32]
 800a62a:	b11b      	cbz	r3, 800a634 <sqrtf+0x68>
 800a62c:	f7fb fd3c 	bl	80060a8 <__errno>
 800a630:	9b08      	ldr	r3, [sp, #32]
 800a632:	6003      	str	r3, [r0, #0]
 800a634:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a638:	f7f6 fad6 	bl	8000be8 <__aeabi_d2f>
 800a63c:	ee00 0a10 	vmov	s0, r0
 800a640:	b00a      	add	sp, #40	; 0x28
 800a642:	ecbd 8b02 	vpop	{d8}
 800a646:	bd10      	pop	{r4, pc}
 800a648:	4610      	mov	r0, r2
 800a64a:	4619      	mov	r1, r3
 800a64c:	f7f6 f8fe 	bl	800084c <__aeabi_ddiv>
 800a650:	2c02      	cmp	r4, #2
 800a652:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a656:	d1e3      	bne.n	800a620 <sqrtf+0x54>
 800a658:	f7fb fd26 	bl	80060a8 <__errno>
 800a65c:	2321      	movs	r3, #33	; 0x21
 800a65e:	6003      	str	r3, [r0, #0]
 800a660:	e7e2      	b.n	800a628 <sqrtf+0x5c>
 800a662:	bf00      	nop
 800a664:	200001dc 	.word	0x200001dc
 800a668:	080132ae 	.word	0x080132ae

0800a66c <__ieee754_sqrtf>:
 800a66c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a670:	4770      	bx	lr

0800a672 <matherr>:
 800a672:	2000      	movs	r0, #0
 800a674:	4770      	bx	lr
	...

0800a678 <_init>:
 800a678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a67a:	bf00      	nop
 800a67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a67e:	bc08      	pop	{r3}
 800a680:	469e      	mov	lr, r3
 800a682:	4770      	bx	lr

0800a684 <_fini>:
 800a684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a686:	bf00      	nop
 800a688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a68a:	bc08      	pop	{r3}
 800a68c:	469e      	mov	lr, r3
 800a68e:	4770      	bx	lr
