// Seed: 861199749
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output reg id_1;
  initial
    for (id_1 = 1; id_3; id_1++) begin : LABEL_0
      if (1) id_1 <= id_3;
    end
  assign id_2[""] = !id_3;
  assign id_1 = -1;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
  ;
endmodule
module module_2 #(
    parameter id_8 = 32'd93
) (
    output tri0 id_0,
    input wand id_1
    , id_15,
    input tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri _id_8,
    input uwire id_9,
    input wor id_10,
    output tri id_11,
    output wand id_12,
    output wor id_13
);
  assign id_13 = id_7 == id_8;
  parameter [1 'h0 : -1 'h0] id_16 = 1'b0;
  wire [id_8 : 1] id_17;
  logic id_18, id_19;
  module_0 modCall_1 ();
endmodule
