
a.o:     file format elf32-littlearm
a.o
architecture: armv4t, flags 0x00000011:
HAS_RELOC, HAS_SYMS
start address 0x00000000
private flags = 5000000: [Version5 EABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .text         00000030  00000000  00000000  00000034  2**2  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000064  2**0  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00000000  00000000  00000064  2**2  ALLOC
  3 .comment      00000080  00000000  00000000  00000064  2**0  CONTENTS, READONLY
  4 .ARM.attributes 00000030  00000000  00000000  000000e4  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    df *ABS*	00000000 a.c
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     O .bss	00000004 a
00000000 g     F .text	00000030 func_a
00000000         *UND*	00000000 b


Contents of section .text:
 0000 04b02de5 00b08de2 1c309fe5 003093e5  ..-......0...0..
 0010 013083e2 10209fe5 003082e5 0000a0e1  .0... ...0......
 0020 00d08be2 04b09de4 1eff2fe1 00000000  ........../.....
Contents of section .comment:
 0000 00474343 3a202847 4e552054 6f6f6c73  .GCC: (GNU Tools
 0010 20666f72 2041524d 20456d62 65646465   for ARM Embedde
 0020 64205072 6f636573 736f7273 20362d32  d Processors 6-2
 0030 3031372d 71322d75 70646174 65292036  017-q2-update) 6
 0040 2e332e31 20323031 37303632 30202872  .3.1 20170620 (r
 0050 656c6561 73652920 5b41524d 2f656d62  elease) [ARM/emb
 0060 65646465 642d362d 6272616e 63682072  edded-6-branch r
 0070 65766973 696f6e20 32343934 33375d00  evision 249437].
Contents of section .ARM.attributes:
 0000 412f0000 00616561 62690001 25000000  A/...aeabi..%...
 0010 0541524d 3754444d 49000602 08010901  .ARM7TDMI.......
 0020 12041401 15011703 18011901 1a011e06  ................

Disassembly of section .text:

00000000 <func_a>:
func_a():
   0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
   4:	e28db000 	add	fp, sp, #0
   8:	e59f301c 	ldr	r3, [pc, #28]	; 2c <func_a+0x2c>
   c:	e5933000 	ldr	r3, [r3]
  10:	e2833001 	add	r3, r3, #1
  14:	e59f2010 	ldr	r2, [pc, #16]	; 2c <func_a+0x2c>
  18:	e5823000 	str	r3, [r2]
  1c:	e1a00000 	nop			; (mov r0, r0)
  20:	e28bd000 	add	sp, fp, #0
  24:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
  28:	e12fff1e 	bx	lr	28: R_ARM_V4BX	*ABS*
  2c:	00000000 	andeq	r0, r0, r0	2c: R_ARM_ABS32	b

Disassembly of section .bss:

00000000 <a>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	4d524120 	ldfmie	f4, [r2, #-128]	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3620 	eorcc	r3, sp, #32, 12	; 0x2000000
  30:	2d373130 	ldfcss	f3, [r7, #-192]!	; 0xffffff40
  34:	752d3271 	strvc	r3, [sp, #-625]!	; 0xfffffd8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	36202965 	strtcc	r2, [r0], -r5, ror #18
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	32363037 	eorscc	r3, r6, #55	; 0x37
  4c:	72282030 	eorvc	r2, r8, #48	; 0x30
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  5c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
  60:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  64:	2d362d64 	ldccs	13, cr2, [r6, #-400]!	; 0xfffffe70
  68:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  6c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  70:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  74:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  78:	34393432 	ldrtcc	r3, [r9], #-1074	; 0xfffffbce
  7c:	005d3733 	subseq	r3, sp, r3, lsr r7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002f41 	andeq	r2, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000025 	andeq	r0, r0, r5, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	01190118 	tsteq	r9, r8, lsl r1
  2c:	061e011a 			; <UNDEFINED> instruction: 0x061e011a
