$date
2020-11-25T06:33+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ChiselImProc $end
 $var wire 2 ' io_state_reg $end
 $var wire 1 5 io_enq_user $end
 $var wire 24 N io_deq_bits $end
 $var wire 1 e NothingFilter_1 $end
 $var wire 1 j io_enq_ready $end
 $var wire 1 n io_deq_valid $end
 $var wire 24 t io_enq_bits $end
 $var wire 1 "/ NothingFilter_3 $end
 $var wire 1 "8 NothingFilter $end
 $var wire 1 "B clock $end
 $var wire 1 "H io_shadow_last $end
 $var wire 1 "L io_shadow_user $end
 $var wire 1 "y io_deq_ready $end
 $var wire 1 #" NothingFilter_2 $end
 $var wire 1 ## reset $end
 $var wire 24 #% io_shadow_reg $end
 $var wire 1 #/ io_enq_last $end
 $var wire 1 #0 io_deq_last $end
 $var wire 1 #4 io_enq_valid $end
 $var wire 1 #5 io_deq_user $end
  $scope module NothingFilter_1 $end
   $var wire 2 4 _GEN_25 $end
   $var wire 2 ; _GEN_7 $end
   $var wire 1 A _GEN_19 $end
   $var wire 2 C io_state_reg $end
   $var wire 24 H _GEN_34 $end
   $var wire 1 O _GEN_13 $end
   $var wire 24 U _GEN_1 $end
   $var wire 1 Y clock $end
   $var wire 1 ] io_shadow_last $end
   $var wire 24 ^ _GEN_4 $end
   $var wire 1 _ io_enq_last $end
   $var wire 1 a io_shadow_user $end
   $var wire 1 b _T $end
   $var wire 24 d _GEN_16 $end
   $var wire 1 h io_deq_user $end
   $var wire 1 i io_deq_last $end
   $var wire 24 p dataReg $end
   $var wire 1 v io_enq_ready $end
   $var wire 1 } io_deq_valid $end
   $var wire 1 ~ io_enq_user $end
   $var wire 1 "" shadowUserReg $end
   $var wire 24 "# _GEN_21 $end
   $var wire 1 "' _GEN_36 $end
   $var wire 24 ") _GEN_18 $end
   $var wire 24 "- io_shadow_reg $end
   $var wire 1 "1 _GEN_6 $end
   $var wire 24 "3 io_enq_bits $end
   $var wire 2 "4 _GEN_30 $end
   $var wire 24 "5 io_deq_bits $end
   $var wire 1 "9 shadowLastReg $end
   $var wire 2 "= _GEN_24 $end
   $var wire 2 "? _GEN_0 $end
   $var wire 1 "D _GEN_12 $end
   $var wire 2 "O _GEN_3 $end
   $var wire 24 "P shadowReg $end
   $var wire 1 "] reset $end
   $var wire 24 "d _GEN_32 $end
   $var wire 2 "g stateReg $end
   $var wire 24 "h _GEN_26 $end
   $var wire 1 "l _GEN_20 $end
   $var wire 2 "u _GEN_14 $end
   $var wire 2 "z _GEN_29 $end
   $var wire 1 "{ _GEN_35 $end
   $var wire 1 "| _GEN_5 $end
   $var wire 1 "~ io_enq_valid $end
   $var wire 2 #! _GEN_38 $end
   $var wire 1 #2 io_deq_ready $end
   $var wire 24 #6 _GEN_11 $end
   $var wire 24 #8 _GEN_8 $end
  $upscope $end
  $scope module NothingFilter_2 $end
   $var wire 1 $ clock $end
   $var wire 24 & _GEN_1 $end
   $var wire 1 ) io_deq_last $end
   $var wire 1 * shadowUserReg $end
   $var wire 24 - _GEN_4 $end
   $var wire 24 3 _GEN_21 $end
   $var wire 24 6 io_shadow_reg $end
   $var wire 1 9 _GEN_36 $end
   $var wire 1 < shadowLastReg $end
   $var wire 2 G _GEN_30 $end
   $var wire 2 L _GEN_24 $end
   $var wire 1 Q io_enq_ready $end
   $var wire 1 S io_enq_last $end
   $var wire 1 W io_deq_user $end
   $var wire 1 X io_enq_user $end
   $var wire 24 Z _GEN_18 $end
   $var wire 2 c _GEN_3 $end
   $var wire 1 f io_deq_valid $end
   $var wire 1 g _GEN_12 $end
   $var wire 1 m _GEN_6 $end
   $var wire 1 o reset $end
   $var wire 2 x _GEN_38 $end
   $var wire 2 y _GEN_0 $end
   $var wire 24 | _GEN_26 $end
   $var wire 24 "! _GEN_32 $end
   $var wire 24 "$ io_enq_bits $end
   $var wire 24 "% _GEN_11 $end
   $var wire 24 "& io_deq_bits $end
   $var wire 1 "* _GEN_35 $end
   $var wire 1 "0 _GEN_20 $end
   $var wire 2 "; _GEN_29 $end
   $var wire 2 "< _GEN_14 $end
   $var wire 2 "C stateReg $end
   $var wire 1 "J io_deq_ready $end
   $var wire 24 "K _GEN_8 $end
   $var wire 24 "Y _GEN_34 $end
   $var wire 1 "[ io_enq_valid $end
   $var wire 1 "\ _GEN_5 $end
   $var wire 24 "_ shadowReg $end
   $var wire 2 "a io_state_reg $end
   $var wire 1 "b _T $end
   $var wire 24 "i _GEN_16 $end
   $var wire 24 "s dataReg $end
   $var wire 2 "w _GEN_25 $end
   $var wire 1 "x _GEN_19 $end
   $var wire 1 #) _GEN_13 $end
   $var wire 2 #1 _GEN_7 $end
   $var wire 1 #: io_shadow_last $end
   $var wire 1 #< io_shadow_user $end
  $upscope $end
  $scope module NothingFilter $end
   $var wire 1 ! io_deq_valid $end
   $var wire 1 " io_shadow_last $end
   $var wire 2 + _GEN_38 $end
   $var wire 1 , io_enq_user $end
   $var wire 1 0 io_enq_last $end
   $var wire 1 2 io_deq_user $end
   $var wire 24 7 _GEN_11 $end
   $var wire 24 @ _GEN_26 $end
   $var wire 1 B _GEN_6 $end
   $var wire 24 D _GEN_32 $end
   $var wire 2 I _GEN_0 $end
   $var wire 2 M _GEN_29 $end
   $var wire 2 R _GEN_14 $end
   $var wire 1 T io_shadow_user $end
   $var wire 1 V _GEN_35 $end
   $var wire 1 [ _GEN_20 $end
   $var wire 1 \ reset $end
   $var wire 24 ` shadowReg $end
   $var wire 2 l _GEN_3 $end
   $var wire 24 q io_enq_bits $end
   $var wire 24 s io_deq_bits $end
   $var wire 1 "+ io_deq_ready $end
   $var wire 1 ", _GEN_5 $end
   $var wire 2 "6 _GEN_25 $end
   $var wire 1 "7 _GEN_19 $end
   $var wire 24 "E _GEN_34 $end
   $var wire 1 "F _GEN_13 $end
   $var wire 24 "G _GEN_8 $end
   $var wire 24 "M _GEN_16 $end
   $var wire 2 "N stateReg $end
   $var wire 1 "T io_enq_valid $end
   $var wire 24 "U dataReg $end
   $var wire 2 "Z io_state_reg $end
   $var wire 1 "^ _T $end
   $var wire 1 "` shadowUserReg $end
   $var wire 2 "k _GEN_7 $end
   $var wire 24 "m _GEN_1 $end
   $var wire 1 "n _GEN_36 $end
   $var wire 24 "o _GEN_21 $end
   $var wire 1 "r shadowLastReg $end
   $var wire 24 "v io_shadow_reg $end
   $var wire 24 #$ _GEN_18 $end
   $var wire 2 #& _GEN_30 $end
   $var wire 2 #' _GEN_24 $end
   $var wire 1 #( io_deq_last $end
   $var wire 24 #, _GEN_4 $end
   $var wire 1 #- clock $end
   $var wire 1 #3 _GEN_12 $end
   $var wire 1 #9 io_enq_ready $end
  $upscope $end
  $scope module NothingFilter_3 $end
   $var wire 1 # _GEN_35 $end
   $var wire 2 % _GEN_0 $end
   $var wire 1 ( io_enq_ready $end
   $var wire 1 . io_deq_valid $end
   $var wire 2 / _GEN_38 $end
   $var wire 2 1 _GEN_3 $end
   $var wire 24 8 _GEN_26 $end
   $var wire 1 : io_enq_user $end
   $var wire 1 = _GEN_6 $end
   $var wire 1 > reset $end
   $var wire 24 ? _GEN_32 $end
   $var wire 24 E _GEN_11 $end
   $var wire 2 F _GEN_29 $end
   $var wire 1 J _GEN_20 $end
   $var wire 2 K _GEN_14 $end
   $var wire 24 P io_deq_bits $end
   $var wire 1 k _T $end
   $var wire 1 r _GEN_5 $end
   $var wire 24 u io_enq_bits $end
   $var wire 24 w _GEN_34 $end
   $var wire 24 z _GEN_8 $end
   $var wire 1 { io_deq_ready $end
   $var wire 24 "( _GEN_16 $end
   $var wire 2 ". _GEN_25 $end
   $var wire 1 "2 io_enq_valid $end
   $var wire 1 ": _GEN_19 $end
   $var wire 24 "> dataReg $end
   $var wire 1 "@ _GEN_13 $end
   $var wire 2 "A stateReg $end
   $var wire 2 "I io_state_reg $end
   $var wire 1 "Q io_shadow_user $end
   $var wire 1 "R io_shadow_last $end
   $var wire 1 "S clock $end
   $var wire 2 "V _GEN_30 $end
   $var wire 2 "W _GEN_24 $end
   $var wire 24 "X _GEN_4 $end
   $var wire 2 "c _GEN_7 $end
   $var wire 1 "e shadowLastReg $end
   $var wire 1 "f _GEN_12 $end
   $var wire 24 "j io_shadow_reg $end
   $var wire 1 "p _GEN_36 $end
   $var wire 24 "q _GEN_1 $end
   $var wire 24 "t _GEN_21 $end
   $var wire 24 "} _GEN_18 $end
   $var wire 1 #* shadowUserReg $end
   $var wire 24 #+ shadowReg $end
   $var wire 1 #. io_enq_last $end
   $var wire 1 #7 io_deq_user $end
   $var wire 1 #; io_deq_last $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0X
0"L
0"7
0""
0#-
b00 ".
b00 '
b000000000000000000000000 "U
b000000000000000000000000 #6
0o
b000000000000000000000000 Z
b000000000000000000000000 "#
0=
0"1
b000000000000000000000000 7
0"|
0V
0"J
b00 "A
b000000000000000000000000 "}
b000000000000000000000000 "h
b00 %
0m
b000000000000000000000000 "K
b000000000000000000000000 #,
b000000000000000000000000 P
b000000000000000000000000 3
b00 "C
b000000000000000000000000 "j
b000000000000000000000000 "M
0"x
0g
b00 "Z
0"F
0"[
b000000000000000000000000 -
05
b00 "=
0#<
b000000000000000000000000 "d
0~
0"r
b000000000000000000000000 "G
0a
0"@
b00 M
b00 y
0[
0":
b00 G
0)
b000000000000000000000000 "X
b000000000000000000000000 #$
0"n
0r
0]
b000000000000000000000000 "&
0"Q
0#2
b00 I
b000000000000000000000000 H
b000000000000000000000000 "o
b000000000000000000000000 t
b000000000000000000000000 "(
0W
b00 C
0v
b00 "a
0"8
b000000000000000000000000 "s
0"l
b00 "c
0#0
b000000000000000000000000 "$
b00 #'
0"2
0>
0!
b00 "z
0"f
b000000000000000000000000 8
0"`
0O
0:
b00 "W
b00 ;
b000000000000000000000000 "i
0{
0f
0#;
0Q
b00 R
b000000000000000000000000 `
0"*
b00 L
0b
0#7
b00 c
00
b00 F
b00 1
b000000000000000000000000 "t
0(
b000000000000000000000000 "%
b00 +
b00 "I
b00 "4
b000000000000000000000000 u
b000000000000000000000000 ">
0#5
0"T
b000000000000000000000000 ")
b000000000000000000000000 "!
b000000000000000000000000 &
b00 "6
b00 x
b00 "w
0#/
0"9
b00 #&
b000000000000000000000000 q
b000000000000000000000000 #8
b000000000000000000000000 ?
0"e
0i
0T
0"H
0#)
0"
b000000000000000000000000 N
0k
b00 l
09
0"~
b00 "u
0e
0"D
0"/
b00 ";
0"'
b000000000000000000000000 |
b00 4
0J
b00 K
0"]
b000000000000000000000000 D
b00 "?
0"+
b00 "k
b00 "V
0"B
0##
b00 "N
b000000000000000000000000 z
0#:
b000000000000000000000000 @
b00 #1
0"p
b000000000000000000000000 "E
0_
0"S
0#4
b00 "g
0B
b000000000000000000000000 "q
0n
0Y
0#.
0<
b000000000000000000000000 p
0S
b000000000000000000000000 6
b000000000000000000000000 "m
0"{
b000000000000000000000000 U
b000000000000000000000000 "P
0j
b000000000000000000000000 "3
0#*
b00 #!
0",
0#
b000000000000000000000000 d
b000000000000000000000000 #+
b000000000000000000000000 "5
02
0"b
0"0
b00 "<
0"y
0}
0h
0"\
0#(
0.
b000000000000000000000000 w
b00 /
0"^
b000000000000000000000000 E
0#"
b000000000000000000000000 "_
0#9
b000000000000000000000000 "-
0\
b00 "O
b000000000000000000000000 "v
0*
b000000000000000000000000 s
b000000000000000000000000 ^
b000000000000000000000000 "Y
b000000000000000000000000 #%
0"R
0#3
0A
0,
0$
$end
#0
1"^
1Q
1v
1##
1#2
1#9
1o
1"J
1(
b01 L
1j
1>
1b
b01 "=
1\
1"b
1k
b01 #'
1"]
1"+
#1
1#-
1"S
1"B
1Y
1$
#6
0#-
0"S
0"B
0Y
0$
#11
1#-
1"S
1"B
1Y
1$
#16
0#-
0"S
0"B
0Y
0$
#21
1#-
1"S
1"B
1Y
1$
#26
0#-
0"S
0"B
0Y
0$
#31
1#-
1"S
1"B
1Y
1$
#36
0#-
0"S
0"B
0Y
0$
#41
1#-
1"S
1"B
1Y
1$
#46
0"B
0##
