{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504134493315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504134493321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:08:13 2017 " "Processing started: Wed Aug 30 16:08:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504134493321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134493321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TinyCPU -c TinyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TinyCPU -c TinyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134493321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504134494618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504134494619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tinycpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tinycpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TinyCPU " "Found entity 1: TinyCPU" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussplit.v 1 1 " "Found 1 design units, including 1 entities, in source file bussplit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusSplit " "Found entity 1: BusSplit" {  } { { "BusSplit.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BusSplit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8To1 " "Found entity 1: MUX8To1" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2To1 " "Found entity 1: MUX2To1" {  } { { "MUX2To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX2To1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/ShiftRight.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/ShiftLeft.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "Register8bit.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/Register8bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseand.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseAND " "Found entity 1: BitwiseAND" {  } { { "BitwiseAND.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseAND.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseOR " "Found entity 1: BitwiseOR" {  } { { "BitwiseOR.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseOR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisexor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwisexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseXOR " "Found entity 1: BitwiseXOR" {  } { { "BitwiseXOR.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseXOR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwisenand.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNAND " "Found entity 1: BitwiseNAND" {  } { { "BitwiseNAND.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/BitwiseNAND.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504134503973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134503973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TinyCPU " "Elaborating entity \"TinyCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504134504005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:decoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:decoder\"" {  } { { "TinyCPU.v" "decoder" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504007 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EN_A InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"EN_A\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EN_B InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"EN_B\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EN_OUT InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"EN_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S1 InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"S1\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S2 InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"S2\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S3 InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"S3\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S0 InstructionDecoder.v(49) " "Verilog HDL Always Construct warning at InstructionDecoder.v(49): inferring latch(es) for variable \"S0\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 InstructionDecoder.v(49) " "Inferred latch for \"S0\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3 InstructionDecoder.v(49) " "Inferred latch for \"S3\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 InstructionDecoder.v(49) " "Inferred latch for \"S2\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 InstructionDecoder.v(49) " "Inferred latch for \"S1\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_OUT InstructionDecoder.v(49) " "Inferred latch for \"EN_OUT\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_B InstructionDecoder.v(49) " "Inferred latch for \"EN_B\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_A InstructionDecoder.v(49) " "Inferred latch for \"EN_A\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR InstructionDecoder.v(49) " "Inferred latch for \"CLR\" at InstructionDecoder.v(49)" {  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134504008 "|TinyCPU|InstructionDecoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSplit BusSplit:parsing " "Elaborating entity \"BusSplit\" for hierarchy \"BusSplit:parsing\"" {  } { { "TinyCPU.v" "parsing" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Register8bit:RegisterA " "Elaborating entity \"Register8bit\" for hierarchy \"Register8bit:RegisterA\"" {  } { { "TinyCPU.v" "RegisterA" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TinyCPU.v" "alu" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:wire_ADD " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:wire_ADD\"" {  } { { "alu.v" "wire_ADD" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:alu\|ShiftLeft:wire_SL " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:alu\|ShiftLeft:wire_SL\"" {  } { { "alu.v" "wire_SL" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:alu\|ShiftRight:wire_SR " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:alu\|ShiftRight:wire_SR\"" {  } { { "alu.v" "wire_SR" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseAND ALU:alu\|BitwiseAND:wire_AND " "Elaborating entity \"BitwiseAND\" for hierarchy \"ALU:alu\|BitwiseAND:wire_AND\"" {  } { { "alu.v" "wire_AND" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseOR ALU:alu\|BitwiseOR:wire_OR " "Elaborating entity \"BitwiseOR\" for hierarchy \"ALU:alu\|BitwiseOR:wire_OR\"" {  } { { "alu.v" "wire_OR" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseXOR ALU:alu\|BitwiseXOR:wire_XOR " "Elaborating entity \"BitwiseXOR\" for hierarchy \"ALU:alu\|BitwiseXOR:wire_XOR\"" {  } { { "alu.v" "wire_XOR" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseNAND ALU:alu\|BitwiseNAND:wire_NAND " "Elaborating entity \"BitwiseNAND\" for hierarchy \"ALU:alu\|BitwiseNAND:wire_NAND\"" {  } { { "alu.v" "wire_NAND" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ALU:alu\|Comparator:wire_Comp " "Elaborating entity \"Comparator\" for hierarchy \"ALU:alu\|Comparator:wire_Comp\"" {  } { { "alu.v" "wire_Comp" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2To1 MUX2To1:wire_RegB_D " "Elaborating entity \"MUX2To1\" for hierarchy \"MUX2To1:wire_RegB_D\"" {  } { { "TinyCPU.v" "wire_RegB_D" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8To1 MUX8To1:wire_RegOut_D " "Elaborating entity \"MUX8To1\" for hierarchy \"MUX8To1:wire_RegOut_D\"" {  } { { "TinyCPU.v" "wire_RegOut_D" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134504020 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX8To1.v(28) " "Verilog HDL Always Construct warning at MUX8To1.v(28): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX8To1.v(29) " "Verilog HDL Always Construct warning at MUX8To1.v(29): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MUX8To1.v(30) " "Verilog HDL Always Construct warning at MUX8To1.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MUX8To1.v(31) " "Verilog HDL Always Construct warning at MUX8To1.v(31): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MUX8To1.v(32) " "Verilog HDL Always Construct warning at MUX8To1.v(32): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MUX8To1.v(33) " "Verilog HDL Always Construct warning at MUX8To1.v(33): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G MUX8To1.v(34) " "Verilog HDL Always Construct warning at MUX8To1.v(34): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H MUX8To1.v(35) " "Verilog HDL Always Construct warning at MUX8To1.v(35): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX8To1.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/MUX8To1.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1504134504021 "|TinyCPU|MUX8To1:wire_RegOut_D"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|S1 " "Latch InstructionDecoder:decoder\|S1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[10\] " "Ports D and ENA on the latch are fed by the same signal In\[10\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504406 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|CLR " "Latch InstructionDecoder:decoder\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[10\] " "Ports D and ENA on the latch are fed by the same signal In\[10\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504406 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|EN_OUT " "Latch InstructionDecoder:decoder\|EN_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[10\] " "Ports D and ENA on the latch are fed by the same signal In\[10\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504407 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|EN_A " "Latch InstructionDecoder:decoder\|EN_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[10\] " "Ports D and ENA on the latch are fed by the same signal In\[10\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504407 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|S0 " "Latch InstructionDecoder:decoder\|S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[9\] " "Ports D and ENA on the latch are fed by the same signal In\[9\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504407 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InstructionDecoder:decoder\|EN_B " "Latch InstructionDecoder:decoder\|EN_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA In\[10\] " "Ports D and ENA on the latch are fed by the same signal In\[10\]" {  } { { "TinyCPU.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/TinyCPU.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504134504407 ""}  } { { "InstructionDecoder.v" "" { Text "C:/Users/anda0/Documents/CSE 140L Projects/HW4/InstructionDecoder.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504134504407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1504134504526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504134505702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504134505702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504134506522 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504134506522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504134506522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504134506522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504134506537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:08:26 2017 " "Processing ended: Wed Aug 30 16:08:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504134506537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504134506537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504134506537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504134506537 ""}
