-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0) );
end;


architecture behav of alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_read_5_reg_743 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_read_6_reg_749 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_7_reg_755 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read16_reg_761 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_8_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_fu_130_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_8_reg_773 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range1_all_ones_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_779 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_784 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_210_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_10_reg_790 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range1_all_ones_4_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_reg_796 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_reg_801 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_290_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_12_reg_807 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range1_all_ones_5_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_reg_813 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_reg_818 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_370_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_14_reg_824 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range1_all_ones_6_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_reg_830 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_reg_835 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_fu_450_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_16_reg_841 : STD_LOGIC_VECTOR (5 downto 0);
    signal Range1_all_ones_7_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_reg_852 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal trunc_ln828_fu_104_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_fu_114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_fu_96_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_78_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_fu_126_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_136_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln828_4_fu_184_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_20_fu_168_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_4_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_fu_176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_4_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_158_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_4_fu_206_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_216_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln828_5_fu_264_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_23_fu_248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_5_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_34_fu_256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_5_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_238_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_5_fu_286_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_296_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln828_6_fu_344_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_26_fu_328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_6_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_fu_336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_6_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_318_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_6_fu_366_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_376_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln828_7_fu_424_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_29_fu_408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_7_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_38_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_7_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_398_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_7_fu_446_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_456_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_fu_483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_fu_497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_fu_510_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_33_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_4_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_4_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_4_fu_557_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_35_fu_577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_5_fu_591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_5_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_5_fu_604_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_37_fu_624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_6_fu_638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_6_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_6_fu_651_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_fu_678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_39_fu_671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_7_fu_685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_7_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_7_fu_698_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_fu_517_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_4_fu_564_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_5_fu_611_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_6_fu_658_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_7_fu_705_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv6_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_0_preg <= select_ln1649_fu_517_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv6_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_1_preg <= select_ln1649_4_fu_564_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv6_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_2_preg <= select_ln1649_5_fu_611_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv6_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_3_preg <= select_ln1649_6_fu_658_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv6_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_4_preg <= select_ln1649_7_fu_705_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                Range1_all_ones_4_reg_796 <= Range1_all_ones_4_fu_226_p2;
                Range1_all_ones_5_reg_813 <= Range1_all_ones_5_fu_306_p2;
                Range1_all_ones_6_reg_830 <= Range1_all_ones_6_fu_386_p2;
                Range1_all_ones_7_reg_847 <= Range1_all_ones_7_fu_466_p2;
                Range1_all_ones_reg_779 <= Range1_all_ones_fu_146_p2;
                Range1_all_zeros_4_reg_801 <= Range1_all_zeros_4_fu_232_p2;
                Range1_all_zeros_5_reg_818 <= Range1_all_zeros_5_fu_312_p2;
                Range1_all_zeros_6_reg_835 <= Range1_all_zeros_6_fu_392_p2;
                Range1_all_zeros_7_reg_852 <= Range1_all_zeros_7_fu_472_p2;
                Range1_all_zeros_reg_784 <= Range1_all_zeros_fu_152_p2;
                p_Val2_10_reg_790 <= p_Val2_10_fu_210_p2;
                p_Val2_12_reg_807 <= p_Val2_12_fu_290_p2;
                p_Val2_14_reg_824 <= p_Val2_14_fu_370_p2;
                p_Val2_16_reg_841 <= p_Val2_16_fu_450_p2;
                p_Val2_8_reg_773 <= p_Val2_8_fu_130_p2;
                p_read16_reg_761 <= p_read1;
                p_read_5_reg_743 <= p_read4;
                p_read_6_reg_749 <= p_read3;
                p_read_7_reg_755 <= p_read2;
                p_read_8_reg_767 <= p_read;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Range1_all_ones_4_fu_226_p2 <= "1" when (tmp_4_fu_216_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_5_fu_306_p2 <= "1" when (tmp_5_fu_296_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_6_fu_386_p2 <= "1" when (tmp_6_fu_376_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_7_fu_466_p2 <= "1" when (tmp_7_fu_456_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_fu_146_p2 <= "1" when (tmp_s_fu_136_p4 = ap_const_lv6_3F) else "0";
    Range1_all_zeros_4_fu_232_p2 <= "1" when (tmp_4_fu_216_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_5_fu_312_p2 <= "1" when (tmp_5_fu_296_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_6_fu_392_p2 <= "1" when (tmp_6_fu_376_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_7_fu_472_p2 <= "1" when (tmp_7_fu_456_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_fu_152_p2 <= "1" when (tmp_s_fu_136_p4 = ap_const_lv6_0) else "0";
    and_ln374_4_fu_200_p2 <= (p_Result_32_fu_176_p3 and or_ln374_4_fu_194_p2);
    and_ln374_5_fu_280_p2 <= (p_Result_34_fu_256_p3 and or_ln374_5_fu_274_p2);
    and_ln374_6_fu_360_p2 <= (p_Result_36_fu_336_p3 and or_ln374_6_fu_354_p2);
    and_ln374_7_fu_440_p2 <= (p_Result_38_fu_416_p3 and or_ln374_7_fu_434_p2);
    and_ln374_fu_120_p2 <= (p_Result_30_fu_96_p3 and or_ln374_fu_114_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, select_ln1649_fu_517_p3, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_0 <= select_ln1649_fu_517_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, select_ln1649_4_fu_564_p3, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_1 <= select_ln1649_4_fu_564_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, select_ln1649_5_fu_611_p3, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_2 <= select_ln1649_5_fu_611_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, select_ln1649_6_fu_658_p3, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_3 <= select_ln1649_6_fu_658_p3;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, select_ln1649_7_fu_705_p3, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_4 <= select_ln1649_7_fu_705_p3;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;

    deleted_zeros_4_fu_550_p3 <= 
        select_ln888_4_fu_544_p3 when (p_Result_33_fu_530_p3(0) = '1') else 
        Range1_all_zeros_4_reg_801;
    deleted_zeros_5_fu_597_p3 <= 
        select_ln888_5_fu_591_p3 when (p_Result_35_fu_577_p3(0) = '1') else 
        Range1_all_zeros_5_reg_818;
    deleted_zeros_6_fu_644_p3 <= 
        select_ln888_6_fu_638_p3 when (p_Result_37_fu_624_p3(0) = '1') else 
        Range1_all_zeros_6_reg_835;
    deleted_zeros_7_fu_691_p3 <= 
        select_ln888_7_fu_685_p3 when (p_Result_39_fu_671_p3(0) = '1') else 
        Range1_all_zeros_7_reg_852;
    deleted_zeros_fu_503_p3 <= 
        select_ln888_fu_497_p3 when (p_Result_31_fu_483_p3(0) = '1') else 
        Range1_all_zeros_reg_784;
    icmp_ln1649_4_fu_525_p2 <= "1" when (signed(p_read16_reg_761) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_5_fu_572_p2 <= "1" when (signed(p_read_7_reg_755) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_6_fu_619_p2 <= "1" when (signed(p_read_6_reg_749) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_7_fu_666_p2 <= "1" when (signed(p_read_5_reg_743) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_fu_478_p2 <= "1" when (signed(p_read_8_reg_767) > signed(ap_const_lv16_0)) else "0";
    or_ln374_4_fu_194_p2 <= (r_4_fu_188_p2 or p_Result_20_fu_168_p3);
    or_ln374_5_fu_274_p2 <= (r_5_fu_268_p2 or p_Result_23_fu_248_p3);
    or_ln374_6_fu_354_p2 <= (r_6_fu_348_p2 or p_Result_26_fu_328_p3);
    or_ln374_7_fu_434_p2 <= (r_7_fu_428_p2 or p_Result_29_fu_408_p3);
    or_ln374_fu_114_p2 <= (r_fu_108_p2 or p_Result_s_fu_88_p3);
    p_Result_20_fu_168_p3 <= p_read1(4 downto 4);
    p_Result_23_fu_248_p3 <= p_read2(4 downto 4);
    p_Result_26_fu_328_p3 <= p_read3(4 downto 4);
    p_Result_29_fu_408_p3 <= p_read4(4 downto 4);
    p_Result_30_fu_96_p3 <= p_read(3 downto 3);
    p_Result_31_fu_483_p3 <= p_read_8_reg_767(9 downto 9);
    p_Result_32_fu_176_p3 <= p_read1(3 downto 3);
    p_Result_33_fu_530_p3 <= p_read16_reg_761(9 downto 9);
    p_Result_34_fu_256_p3 <= p_read2(3 downto 3);
    p_Result_35_fu_577_p3 <= p_read_7_reg_755(9 downto 9);
    p_Result_36_fu_336_p3 <= p_read3(3 downto 3);
    p_Result_37_fu_624_p3 <= p_read_6_reg_749(9 downto 9);
    p_Result_38_fu_416_p3 <= p_read4(3 downto 3);
    p_Result_39_fu_671_p3 <= p_read_5_reg_743(9 downto 9);
    p_Result_s_fu_88_p3 <= p_read(4 downto 4);
    p_Val2_10_fu_210_p2 <= std_logic_vector(unsigned(p_Val2_9_fu_158_p4) + unsigned(zext_ln377_4_fu_206_p1));
    p_Val2_11_fu_238_p4 <= p_read2(9 downto 4);
    p_Val2_12_fu_290_p2 <= std_logic_vector(unsigned(p_Val2_11_fu_238_p4) + unsigned(zext_ln377_5_fu_286_p1));
    p_Val2_13_fu_318_p4 <= p_read3(9 downto 4);
    p_Val2_14_fu_370_p2 <= std_logic_vector(unsigned(p_Val2_13_fu_318_p4) + unsigned(zext_ln377_6_fu_366_p1));
    p_Val2_15_fu_398_p4 <= p_read4(9 downto 4);
    p_Val2_16_fu_450_p2 <= std_logic_vector(unsigned(p_Val2_15_fu_398_p4) + unsigned(zext_ln377_7_fu_446_p1));
    p_Val2_8_fu_130_p2 <= std_logic_vector(unsigned(p_Val2_s_fu_78_p4) + unsigned(zext_ln377_fu_126_p1));
    p_Val2_9_fu_158_p4 <= p_read1(9 downto 4);
    p_Val2_s_fu_78_p4 <= p_read(9 downto 4);
    r_4_fu_188_p2 <= "0" when (trunc_ln828_4_fu_184_p1 = ap_const_lv3_0) else "1";
    r_5_fu_268_p2 <= "0" when (trunc_ln828_5_fu_264_p1 = ap_const_lv3_0) else "1";
    r_6_fu_348_p2 <= "0" when (trunc_ln828_6_fu_344_p1 = ap_const_lv3_0) else "1";
    r_7_fu_428_p2 <= "0" when (trunc_ln828_7_fu_424_p1 = ap_const_lv3_0) else "1";
    r_fu_108_p2 <= "0" when (trunc_ln828_fu_104_p1 = ap_const_lv3_0) else "1";
    select_ln1649_4_fu_564_p3 <= 
        select_ln302_4_fu_557_p3 when (icmp_ln1649_4_fu_525_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_5_fu_611_p3 <= 
        select_ln302_5_fu_604_p3 when (icmp_ln1649_5_fu_572_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_6_fu_658_p3 <= 
        select_ln302_6_fu_651_p3 when (icmp_ln1649_6_fu_619_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_7_fu_705_p3 <= 
        select_ln302_7_fu_698_p3 when (icmp_ln1649_7_fu_666_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_fu_517_p3 <= 
        select_ln302_fu_510_p3 when (icmp_ln1649_fu_478_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln302_4_fu_557_p3 <= 
        p_Val2_10_reg_790 when (deleted_zeros_4_fu_550_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_5_fu_604_p3 <= 
        p_Val2_12_reg_807 when (deleted_zeros_5_fu_597_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_6_fu_651_p3 <= 
        p_Val2_14_reg_824 when (deleted_zeros_6_fu_644_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_7_fu_698_p3 <= 
        p_Val2_16_reg_841 when (deleted_zeros_7_fu_691_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_fu_510_p3 <= 
        p_Val2_8_reg_773 when (deleted_zeros_fu_503_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln888_4_fu_544_p3 <= 
        Range1_all_zeros_4_reg_801 when (tmp_20_fu_537_p3(0) = '1') else 
        Range1_all_ones_4_reg_796;
    select_ln888_5_fu_591_p3 <= 
        Range1_all_zeros_5_reg_818 when (tmp_24_fu_584_p3(0) = '1') else 
        Range1_all_ones_5_reg_813;
    select_ln888_6_fu_638_p3 <= 
        Range1_all_zeros_6_reg_835 when (tmp_28_fu_631_p3(0) = '1') else 
        Range1_all_ones_6_reg_830;
    select_ln888_7_fu_685_p3 <= 
        Range1_all_zeros_7_reg_852 when (tmp_32_fu_678_p3(0) = '1') else 
        Range1_all_ones_7_reg_847;
    select_ln888_fu_497_p3 <= 
        Range1_all_zeros_reg_784 when (tmp_fu_490_p3(0) = '1') else 
        Range1_all_ones_reg_779;
    tmp_20_fu_537_p3 <= p_Val2_10_reg_790(5 downto 5);
    tmp_24_fu_584_p3 <= p_Val2_12_reg_807(5 downto 5);
    tmp_28_fu_631_p3 <= p_Val2_14_reg_824(5 downto 5);
    tmp_32_fu_678_p3 <= p_Val2_16_reg_841(5 downto 5);
    tmp_4_fu_216_p4 <= p_read1(15 downto 10);
    tmp_5_fu_296_p4 <= p_read2(15 downto 10);
    tmp_6_fu_376_p4 <= p_read3(15 downto 10);
    tmp_7_fu_456_p4 <= p_read4(15 downto 10);
    tmp_fu_490_p3 <= p_Val2_8_reg_773(5 downto 5);
    tmp_s_fu_136_p4 <= p_read(15 downto 10);
    trunc_ln828_4_fu_184_p1 <= p_read1(3 - 1 downto 0);
    trunc_ln828_5_fu_264_p1 <= p_read2(3 - 1 downto 0);
    trunc_ln828_6_fu_344_p1 <= p_read3(3 - 1 downto 0);
    trunc_ln828_7_fu_424_p1 <= p_read4(3 - 1 downto 0);
    trunc_ln828_fu_104_p1 <= p_read(3 - 1 downto 0);
    zext_ln377_4_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_4_fu_200_p2),6));
    zext_ln377_5_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_5_fu_280_p2),6));
    zext_ln377_6_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_6_fu_360_p2),6));
    zext_ln377_7_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_7_fu_440_p2),6));
    zext_ln377_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_fu_120_p2),6));
end behav;
