[2025-09-17 21:45:04] START suite=gap trace=605.mcf_s-484B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5022591 heartbeat IPC: 1.991 cumulative IPC: 1.991 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9582597 heartbeat IPC: 2.193 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 50 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9582597 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 50 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9582597 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 26949273 heartbeat IPC: 0.5758 cumulative IPC: 0.5758 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 46516835 heartbeat IPC: 0.511 cumulative IPC: 0.5415 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 66448089 heartbeat IPC: 0.5017 cumulative IPC: 0.5276 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 85464645 heartbeat IPC: 0.5259 cumulative IPC: 0.5271 (Simulation time: 00 hr 12 min 06 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 108007583 heartbeat IPC: 0.4436 cumulative IPC: 0.508 (Simulation time: 00 hr 15 min 06 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 132955704 heartbeat IPC: 0.4008 cumulative IPC: 0.4863 (Simulation time: 00 hr 18 min 14 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 153097648 heartbeat IPC: 0.4965 cumulative IPC: 0.4878 (Simulation time: 00 hr 20 min 58 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 171216654 heartbeat IPC: 0.5519 cumulative IPC: 0.4949 (Simulation time: 00 hr 23 min 19 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 189621339 heartbeat IPC: 0.5433 cumulative IPC: 0.4999 (Simulation time: 00 hr 25 min 52 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 196625023 cumulative IPC: 0.5086 (Simulation time: 00 hr 27 min 21 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 196625023 cumulative IPC: 0.5086 (Simulation time: 00 hr 27 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5086 instructions: 100000002 cycles: 196625023
CPU 0 Branch Prediction Accuracy: 98.16% MPKI: 1.82 Average ROB Occupancy at Mispredict: 146.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.82
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 17896938
LQ_STALL: 1919999
SQ_STALL: 51445698


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 77.85637
REPLAY_LOAD: 94.79797
NON_REPLAY_LOAD: 74.69029

== Total ==
ADDR_TRANS: 215740
REPLAY_LOAD: 1103164
NON_REPLAY_LOAD: 16578034

== Counts ==
ADDR_TRANS: 2771
REPLAY_LOAD: 11637
NON_REPLAY_LOAD: 221957

cpu0->cpu0_STLB TOTAL        ACCESS:     217524 HIT:     143271 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217524 HIT:     143271 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 339.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4852982 HIT:    1302711 MISS:    3550271 MSHR_MERGE:     292003
cpu0->cpu0_L2C LOAD         ACCESS:    2239559 HIT:     418542 MISS:    1821017 MSHR_MERGE:      50156
cpu0->cpu0_L2C RFO          ACCESS:     249795 HIT:       9242 MISS:     240553 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1626438 HIT:     225621 MISS:    1400817 MSHR_MERGE:     241847
cpu0->cpu0_L2C WRITE        ACCESS:     646406 HIT:     644567 MISS:       1839 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90784 HIT:       4739 MISS:      86045 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     966646 ISSUED:     966646 USEFUL:     446419 USELESS:     135845
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 152.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15964378 HIT:   15964378 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   15964378 HIT:   15964378 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   51199345 HIT:   46768533 MISS:    4430812 MSHR_MERGE:    1190772
cpu0->cpu0_L1D LOAD         ACCESS:   23775423 HIT:   21167696 MISS:    2607727 MSHR_MERGE:     368168
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     780521 HIT:      81875 MISS:     698646 MSHR_MERGE:      38759
cpu0->cpu0_L1D WRITE        ACCESS:   26494761 HIT:   25461129 MISS:    1033632 MSHR_MERGE:     783822
cpu0->cpu0_L1D TRANSLATION  ACCESS:     148640 HIT:      57833 MISS:      90807 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:     780537 ISSUED:     780521 USEFUL:     207543 USELESS:     194287
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 138.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14352299 HIT:   14352299 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14352299 HIT:   14352299 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46704800 HIT:   46278424 MISS:     426376 MSHR_MERGE:     208852
cpu0->cpu0_DTLB LOAD         ACCESS:   46704800 HIT:   46278424 MISS:     426376 MSHR_MERGE:     208852
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 120 cycles
cpu0->LLC TOTAL        ACCESS:    3857558 HIT:     661965 MISS:    3195593 MSHR_MERGE:      23709
cpu0->LLC LOAD         ACCESS:    1770861 HIT:      40374 MISS:    1730487 MSHR_MERGE:       8217
cpu0->LLC RFO          ACCESS:     240553 HIT:         60 MISS:     240493 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1158969 HIT:      21316 MISS:    1137653 MSHR_MERGE:      15492
cpu0->LLC WRITE        ACCESS:     601130 HIT:     599856 MISS:       1274 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      86045 HIT:        359 MISS:      85686 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 127.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      91246
  ROW_BUFFER_MISS:    3079349
  AVG DBUS CONGESTED CYCLE: 5.064
Channel 0 WQ ROW_BUFFER_HIT:     102187
  ROW_BUFFER_MISS:     497448
  FULL:          0
Channel 0 REFRESHES ISSUED:      16385

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       110124         8939          830       146740
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22           11            5       110900
  STLB miss resolved @ L2C                0            0            2            2         7674
  STLB miss resolved @ LLC                0            3            0            1          540
  STLB miss resolved @ MEM                0          107           32           22        81334

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:12:26] END   suite=gap trace=605.mcf_s-484B (rc=0)
