// Seed: 2214426888
module module_0 #(
    parameter id_4 = 32'd80
) (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  wire id_3, _id_4, id_5;
  wire [id_4 : id_4] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_3 = 32'd37,
    parameter id_4 = 32'd59
) (
    _id_1,
    id_2,
    _id_3,
    _id_4[{1&-1, id_4}^-1 :-1],
    id_5,
    id_6[id_1 : id_3?-1 : 1]
);
  input logic [7:0] id_6;
  inout wand id_5;
  input logic [7:0] _id_4;
  input wire _id_3;
  input logic [7:0] id_2;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  inout wire _id_1;
  wire id_7, id_8;
  assign id_5 = -1;
endmodule
