# Reading pref.tcl
# do RiscV_Processor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/genImm32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:12 on Apr 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/genImm32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity genImm32
# -- Compiling architecture bdf_type of genImm32
# End time: 23:09:12 on Apr 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux_32bit_5in.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:12 on Apr 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/mux_32bit_5in.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity mux_32bit_5in
# -- Compiling architecture SYN of mux_32bit_5in
# End time: 23:09:12 on Apr 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl -range 31 0 /genimm32/instr
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# genimm32
wave create -pattern none -portmode out -language vhdl -range 31 0 /genimm32/result_imm
# genimm32
wave modify -driver freeze -pattern repeater -initialvalue 00000000000000000000000000000000 -period 50ns -sequence { 00000000010100101000000000100011 11111110000000101100111011100011 00000000000000110000000011100111 00000000000000000001001010110111 00000000010100000000001010010011  } -repeat never -range 31 0 -starttime 0ns -endtime 1000ns NewSig:/genimm32/instr
# genimm32
wave export -file testbench -starttime 0 -endtime 250 -format vhdl -designunit genimm32
# File "testbench.vhd" already exists. Use -f to overwrite the file.
wave export -file testbench2 -starttime 0 -endtime 250 -format vhdl -designunit genimm32
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
