
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ip-172-31-21-244.ec2.internal' (Linux_x86_64 version 5.11.0-1028-aws) on Tue May 09 20:41:57 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/tmp/run-hls-Module1Func-wpx8cel6'
Sourcing Tcl script '/tmp/run-hls-Module1Func-wpx8cel6/commands.tcl'
INFO: [HLS 200-1510] Running: open_project project 
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-Module1Func-wpx8cel6/project'.
INFO: [HLS 200-1510] Running: set_top Module1Func 
INFO: [HLS 200-1510] Running: add_files /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp -cflags -std=c++17 -std=c++17 -isystem /tools/Xilinx/Vitis_HLS/2022.1/include/../tps/lnx64/gcc-6.2.0/include/c++/6.2.0 -DTAPA_TARGET_=XILINX_HLS 
INFO: [HLS 200-10] Adding design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution Module1Func 
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-Module1Func-wpx8cel6/project/Module1Func'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.333333 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 253 
INFO: [XFORM 203-1161] The maximum of name length is set to 253.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -module_auto_prefix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tapa::istream<float>::empty() const' into 'tapa::istream<float>::try_eot(bool&) const' (/usr/local/include/tapa/xilinx/hls/stream.h:27:30)
INFO: [HLS 214-131] Inlining function 'tapa::istream<float>::try_eot(bool&) const' into 'tapa::istream<float>::eot(bool&) const' (/usr/local/include/tapa/xilinx/hls/stream.h:35:18)
INFO: [HLS 214-131] Inlining function 'tapa::ostream<float>::close()' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:41:13)
INFO: [HLS 214-131] Inlining function 'tapa::ostream<float>::close()' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:40:13)
INFO: [HLS 214-131] Inlining function 'tapa::ostream<float>::write(float const&)' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'tapa::ostream<float>::write(float const&)' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'tapa::istream<float>::read(std::nullptr_t)' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'tapa::istream<float>::eot(bool&) const' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:35:46)
INFO: [HLS 214-210] Disaggregating variable 'fifo_st_0' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-210] Disaggregating variable 'fifo_st_1' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-210] Disaggregating variable 'fifo_ld_0' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_st_0' with compact=bit mode in 33-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_st_1' with compact=bit mode in 33-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_ld_0__' with compact=bit mode in 33-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'fifo_ld_0__peek' with compact=bit mode in 33-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:15:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_f32i1s' into '_llvm.fpga.unpack.bits.s_struct.tapa::internal::elem_t<float>s.i33.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_i1i33s' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i33.s_struct.tapa::internal::elem_t<float>s.1' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.tapa::internal::elem_t<float>s.i33.1' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.tapa::internal::elem_t<float>s' into 'Module1Func(tapa::ostream<float>&, tapa::ostream<float>&, tapa::istream<float>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.61 seconds; current allocated memory: 461.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 462.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.254 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 483.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 483.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Module1Func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Module1Func_Pipeline_module_1_epoch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'module_1_epoch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'module_1_epoch'
WARNING: [HLS 200-871] Estimated clock period (2.94209ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Module1Func_Pipeline_module_1_epoch' consists of the following:	fifo read operation ('fifo_ld_0_peek_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) on port 'fifo_ld_0_peek' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [16]  (1.22 ns)
	multiplexor before 'phi' operation ('elem.eot') with incoming values : ('elem.eot', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [22]  (0.387 ns)
	'phi' operation ('elem.eot') with incoming values : ('elem.eot', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [22]  (0 ns)
	'and' operation ('and_ln35', /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Module1Func.cpp:35) [24]  (0.122 ns)
	blocking operation 1.22 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 484.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Module1Func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 484.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Module1Func_Pipeline_module_1_epoch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Module1Func_Pipeline_module_1_epoch' pipeline 'module_1_epoch' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Module1Func_Pipeline_module_1_epoch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Module1Func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Module1Func/fifo_st_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Module1Func/fifo_st_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Module1Func/fifo_ld_0_s' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Module1Func/fifo_ld_0_peek' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Module1Func' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Module1Func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 484.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 489.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 489.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Module1Func.
INFO: [VLOG 209-307] Generating Verilog RTL for Module1Func.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 339.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.78 seconds. CPU system time: 1.29 seconds. Elapsed time: 10.23 seconds; current allocated memory: -1002.977 MB.
INFO: [HLS 200-112] Total CPU user time: 15.87 seconds. Total CPU system time: 2.47 seconds. Total elapsed time: 14.32 seconds; peak allocated memory: 1.458 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  9 20:42:11 2023...
