Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: pulser.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pulser.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pulser"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : pulser
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\ram_pulser.vhd" into library work
Parsing entity <ram_pulser>.
Parsing architecture <ram_pulser_a> of entity <ram_pulser>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\fifo_sdram_wr_w32_1024_r64_512.vhd" into library work
Parsing entity <fifo_sdram_wr_w32_1024_r64_512>.
Parsing architecture <fifo_sdram_wr_w32_1024_r64_512_a> of entity <fifo_sdram_wr_w32_1024_r64_512>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\fifo_sdram_rd_w64_512_r16_2048.vhd" into library work
Parsing entity <fifo_sdram_rd_w64_512_r16_2048>.
Parsing architecture <fifo_sdram_rd_w64_512_r16_2048_a> of entity <fifo_sdram_rd_w64_512_r16_2048>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\fifo_pulse_seq_w16_1024_r64_256.vhd" into library work
Parsing entity <fifo_pulse_seq_w16_1024_r64_256>.
Parsing architecture <fifo_pulse_seq_w16_1024_r64_256_a> of entity <fifo_pulse_seq_w16_1024_r64_256>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\fifo_pmt_w32_1024_r16_2048.vhd" into library work
Parsing entity <fifo_pmt_w32_1024_r16_2048>.
Parsing architecture <fifo_pmt_w32_1024_r16_2048_a> of entity <fifo_pmt_w32_1024_r16_2048>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\fifo_dds_w16_2048_r16_2048.vhd" into library work
Parsing entity <fifo_dds_w16_2048_r16_2048>.
Parsing architecture <fifo_dds_w16_2048_r16_2048_a> of entity <fifo_dds_w16_2048_r16_2048>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\clk_pll.vhd" into library work
Parsing entity <clk_pll>.
Parsing architecture <xilinx> of entity <clk_pll>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" into library work
Parsing entity <ddr2_test>.
INFO:HDLCompiler:1676 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 25. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 35. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 36. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <ddr2_test>.
Parsing VHDL file "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" into library work
Parsing entity <pulser>.
Parsing architecture <arch> of entity <pulser>.
WARNING:HDLCompiler:946 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 767: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pulser> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 751: Assignment to c3_sys_clk ignored, since the identifier is never used
WARNING:HDLCompiler:439 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 318: Formal port ob_we of mode buffer cannot be associated with actual port ob_we of mode out
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 25. ob_we is declared here
WARNING:HDLCompiler:439 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 327: Formal port p0_cmd_en of mode buffer cannot be associated with actual port p0_cmd_en of mode out
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 35. p0_cmd_en is declared here
WARNING:HDLCompiler:439 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 328: Formal port p0_cmd_instr of mode buffer cannot be associated with actual port p0_cmd_instr of mode out
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 36. p0_cmd_instr is declared here

Elaborating entity <ddr2_test> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 25. ob_we is declared here
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 35. p0_cmd_en is declared here
INFO:HDLCompiler:1408 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd" Line 36. p0_cmd_instr is declared here

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <fifo_sdram_wr_w32_1024_r64_512> (architecture <fifo_sdram_wr_w32_1024_r64_512_a>) from library <work>.

Elaborating entity <fifo_sdram_rd_w64_512_r16_2048> (architecture <fifo_sdram_rd_w64_512_r16_2048_a>) from library <work>.

Elaborating entity <fifo_dds_w16_2048_r16_2048> (architecture <fifo_dds_w16_2048_r16_2048_a>) from library <work>.

Elaborating entity <clk_pll> (architecture <xilinx>) from library <work>.

Elaborating entity <fifo_pulse_seq_w16_1024_r64_256> (architecture <fifo_pulse_seq_w16_1024_r64_256_a>) from library <work>.

Elaborating entity <ram_pulser> (architecture <ram_pulser_a>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 1482: Assignment to fifo_photon_wr_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 1486: Assignment to time_resolved_pipe_out_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 1488: Assignment to fifo_photon_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 1524: Assignment to normal_pmt_block_aval ignored, since the identifier is never used

Elaborating entity <fifo_pmt_w32_1024_r16_2048> (architecture <fifo_pmt_w32_1024_r16_2048_a>) from library <work>.

Elaborating entity <okHost> (architecture <archHost>) from library <work>.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 567: Net <ep23wire[14]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" Line 697: Net <pulser_flag_register[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pulser>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 3200
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:647 - Input <bnc_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <logic_in<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <p0_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 830: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 970: Output port <wr_data_count> of the instance <fifo_sdram_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 970: Output port <full> of the instance <fifo_sdram_wr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 985: Output port <rd_data_count> of the instance <fifo_sdram_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 985: Output port <full> of the instance <fifo_sdram_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 985: Output port <empty> of the instance <fifo_sdram_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 985: Output port <valid> of the instance <fifo_sdram_rd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1003: Output port <wr_data_count> of the instance <fifo_dds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1003: Output port <full> of the instance <fifo_dds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1070: Output port <rd_data_count> of the instance <fifo_pulse_seq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1070: Output port <full> of the instance <fifo_pulse_seq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1528: Output port <full> of the instance <fifo_normal_pmt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1528: Output port <empty> of the instance <fifo_normal_pmt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1605: Output port <full> of the instance <fifo_readout> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1605: Output port <empty> of the instance <fifo_readout> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1676: Output port <ep_blockstrobe> of the instance <ep80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1678: Output port <ep_blockstrobe> of the instance <ep81> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1684: Output port <ep_blockstrobe> of the instance <epA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\pulser.vhd" line 1687: Output port <ep_blockstrobe> of the instance <epA2> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'ep23wire<14>', unconnected in block 'pulser', is tied to its initial value (0).
WARNING:Xst:653 - Signal <pulser_flag_register<15:1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <fifo_photon_wr_clk> equivalent to <pmt_synced> has been removed
    Found 1-bit register for signal <line_triggering_conditioned>.
    Found 1-bit register for signal <line_triggering_pulse>.
    Found 14-bit register for signal <write_ram_address>.
    Found 4-bit register for signal <_v17>.
    Found 4-bit register for signal <_v5>.
    Found 4-bit register for signal <_v10>.
    Found 16-bit register for signal <duration_count>.
    Found 16-bit register for signal <delay_count>.
    Found 4-bit register for signal <ram_process_count>.
    Found 14-bit register for signal <ram_read_address>.
    Found 2-bit register for signal <count1>.
    Found 32-bit register for signal <time_count>.
    Found 32-bit register for signal <time_stamp>.
    Found 32-bit register for signal <master_logic>.
    Found 16-bit register for signal <seq_count>.
    Found 31-bit register for signal <_v40>.
    Found 31-bit register for signal <pmt_count>.
    Found 31-bit register for signal <pmt_readout_count>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <pulser_sequence_done>.
    Found 1-bit register for signal <fifo_pulser_rd_clk>.
    Found 1-bit register for signal <fifo_pulser_rd_en>.
    Found 1-bit register for signal <pulser_ram_wea>.
    Found 1-bit register for signal <pulser_ram_clka>.
    Found 14-bit register for signal <pulser_ram_addra>.
    Found 64-bit register for signal <pulser_ram_dina>.
    Found 5-bit register for signal <_v33>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <pulser_ram_clkb>.
    Found 64-bit register for signal <ram_data_out_2>.
    Found 64-bit register for signal <ram_data_out_1>.
    Found 14-bit register for signal <pulser_ram_addrb>.
    Found 32-bit register for signal <photon_time_tag>.
    Found 16-bit register for signal <seq_count_bit>.
    Found 1-bit register for signal <pmt_synced>.
    Found 32-bit register for signal <fifo_photon_din>.
    Found 1-bit register for signal <pmt_sampled>.
    Found 16-bit register for signal <ep21wire>.
    Found 1-bit register for signal <normal_pmt_auto_count_clk>.
    Found 3-bit register for signal <_v52>.
    Found 1-bit register for signal <wr_en_var>.
    Found 32-bit register for signal <_v56>.
    Found 1-bit register for signal <pmt_count_reset_var>.
    Found 1-bit register for signal <normal_pmt_wr_en>.
    Found 32-bit register for signal <normal_pmt_fifo_data>.
    Found 1-bit register for signal <pmt_count_reset>.
    Found 32-bit register for signal <fifo_data_var>.
    Found 1-bit register for signal <readout_count_wr_en>.
    Found 32-bit register for signal <readout_count_fifo_data>.
    Found 1-bit register for signal <fifo_dds_rd_clk>.
    Found 1-bit register for signal <pmt_readout_count_var<30>>.
    Found 1-bit register for signal <pmt_readout_count_var<29>>.
    Found 1-bit register for signal <pmt_readout_count_var<28>>.
    Found 1-bit register for signal <pmt_readout_count_var<27>>.
    Found 1-bit register for signal <pmt_readout_count_var<26>>.
    Found 1-bit register for signal <pmt_readout_count_var<25>>.
    Found 1-bit register for signal <pmt_readout_count_var<24>>.
    Found 1-bit register for signal <pmt_readout_count_var<23>>.
    Found 1-bit register for signal <pmt_readout_count_var<22>>.
    Found 1-bit register for signal <pmt_readout_count_var<21>>.
    Found 1-bit register for signal <pmt_readout_count_var<20>>.
    Found 1-bit register for signal <pmt_readout_count_var<19>>.
    Found 1-bit register for signal <pmt_readout_count_var<18>>.
    Found 1-bit register for signal <pmt_readout_count_var<17>>.
    Found 1-bit register for signal <pmt_readout_count_var<16>>.
    Found 1-bit register for signal <pmt_readout_count_var<15>>.
    Found 1-bit register for signal <pmt_readout_count_var<14>>.
    Found 1-bit register for signal <pmt_readout_count_var<13>>.
    Found 1-bit register for signal <pmt_readout_count_var<12>>.
    Found 1-bit register for signal <pmt_readout_count_var<11>>.
    Found 1-bit register for signal <pmt_readout_count_var<10>>.
    Found 1-bit register for signal <pmt_readout_count_var<9>>.
    Found 1-bit register for signal <pmt_readout_count_var<8>>.
    Found 1-bit register for signal <pmt_readout_count_var<7>>.
    Found 1-bit register for signal <pmt_readout_count_var<6>>.
    Found 1-bit register for signal <pmt_readout_count_var<5>>.
    Found 1-bit register for signal <pmt_readout_count_var<4>>.
    Found 1-bit register for signal <pmt_readout_count_var<3>>.
    Found 1-bit register for signal <pmt_readout_count_var<2>>.
    Found 1-bit register for signal <pmt_readout_count_var<1>>.
    Found 1-bit register for signal <pmt_readout_count_var<0>>.
    Found finite state machine <FSM_0> for signal <_i000171>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_ram_reset (positive)                    |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <count1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Reset              | pulser_counter_reset (positive)                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <write_ram_address[13]_GND_8_o_add_7_OUT> created at line 1140.
    Found 5-bit adder for signal <count[4]_GND_8_o_add_23_OUT> created at line 1160.
    Found 4-bit adder for signal <delay_count[3]_GND_8_o_add_33_OUT> created at line 1187.
    Found 4-bit adder for signal <duration_count[3]_GND_8_o_add_36_OUT> created at line 1190.
    Found 16-bit adder for signal <delay_count[15]_GND_8_o_add_45_OUT> created at line 1211.
    Found 16-bit adder for signal <duration_count[15]_GND_8_o_add_48_OUT> created at line 1214.
    Found 32-bit adder for signal <time_count[31]_GND_8_o_add_64_OUT> created at line 1275.
    Found 14-bit adder for signal <ram_read_address[13]_GND_8_o_add_71_OUT> created at line 1290.
    Found 16-bit adder for signal <seq_count[15]_GND_8_o_add_73_OUT> created at line 1300.
    Found 4-bit adder for signal <ram_process_count[3]_GND_8_o_add_80_OUT> created at line 1310.
    Found 31-bit adder for signal <count[30]_GND_8_o_add_200_OUT> created at line 1511.
    Found 3-bit adder for signal <count[2]_GND_8_o_add_217_OUT> created at line 1579.
    Found 31-bit adder for signal <pmt_count[30]_GND_8_o_add_228_OUT> created at line 1595.
    Found 31-bit adder for signal <pmt_readout_count[30]_GND_8_o_add_230_OUT> created at line 1624.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_233_OUT> created at line 1650.
    Found 16x16-bit multiplier for signal <normal_pmt_count_period[15]_PWR_8_o_MuLt_202_OUT> created at line 1514.
    Found 16x17-bit multiplier for signal <n0714> created at line 1516.
    Found 16-bit 7-to-1 multiplexer for signal <GND_8_o_pulser_flag_register[15]_mux_197_OUT> created at line 1467.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 1490
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 1491
    Found 5-bit comparator greater for signal <n0046> created at line 1161
    Found 5-bit comparator greater for signal <n0048> created at line 1163
    Found 4-bit comparator greater for signal <delay_count[3]_GND_8_o_LessThan_33_o> created at line 1186
    Found 4-bit comparator greater for signal <duration_count[3]_GND_8_o_LessThan_36_o> created at line 1189
    Found 16-bit comparator greater for signal <delay_count[15]_ep06wire[15]_LessThan_45_o> created at line 1210
    Found 16-bit comparator greater for signal <duration_count[15]_GND_8_o_LessThan_48_o> created at line 1213
    Found 32-bit comparator equal for signal <time_stamp[31]_time_count[31]_equal_66_o> created at line 1275
    Found 16-bit comparator equal for signal <ep05wire[15]_seq_count[15]_equal_76_o> created at line 1302
    Found 32-bit comparator equal for signal <normal_pmt_count_period[15]_GND_8_o_equal_204_o> created at line 1514
    Found 32-bit comparator greater for signal <normal_pmt_count_period[15]_GND_8_o_LessThan_206_o> created at line 1516
    Summary:
	inferred   2 Multiplier(s).
	inferred  15 Adder/Subtractor(s).
	inferred 780 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  81 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <pulser> synthesized.

Synthesizing Unit <ddr2_test>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ddr2_test.vhd".
WARNING:Xst:647 - Input <ib_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <burst_cnt>.
    Found 11-bit register for signal <reads_queued>.
    Found 11-bit register for signal <ob_used>.
    Found 30-bit register for signal <cmd_byte_addr_wr>.
    Found 30-bit register for signal <cmd_byte_addr_rd>.
    Found 30-bit register for signal <p0_cmd_byte_addr>.
    Found 3-bit register for signal <p0_cmd_instr>.
    Found 1-bit register for signal <ram_full>.
    Found 1-bit register for signal <read_mode>.
    Found 1-bit register for signal <reset_d>.
    Found 1-bit register for signal <p0_cmd_en>.
    Found 1-bit register for signal <p0_wr_en>.
    Found 1-bit register for signal <ib_re>.
    Found 1-bit register for signal <p0_rd_en_o>.
    Found 1-bit register for signal <ob_we>.
    Found 32-bit register for signal <p0_wr_data>.
    Found 64-bit register for signal <ob_data>.
    Found 1-bit register for signal <write_mode>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_d (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <reads_queued[10]_GND_9_o_add_3_OUT> created at line 97.
    Found 11-bit adder for signal <n0126> created at line 102.
    Found 30-bit adder for signal <cmd_byte_addr_wr[29]_GND_9_o_add_20_OUT> created at line 144.
    Found 30-bit adder for signal <cmd_byte_addr_rd[29]_GND_9_o_add_21_OUT> created at line 150.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_6_OUT<10:0>> created at line 100.
    Found 6-bit subtractor for signal <GND_9_o_GND_9_o_sub_25_OUT<5:0>> created at line 171.
    Found 9-bit comparator greater for signal <n0011> created at line 109
    Found 11-bit comparator greater for signal <ob_used[10]_GND_9_o_LessThan_12_o> created at line 116
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 226 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ddr2_test> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 10000
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 4
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 25
        C_DIVCLK_DIVIDE = 4
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 3200
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000"
        C_ARB_TIME_SLOT_1 = "000"
        C_ARB_TIME_SLOT_2 = "000"
        C_ARB_TIME_SLOT_3 = "000"
        C_ARB_TIME_SLOT_4 = "000"
        C_ARB_TIME_SLOT_5 = "000"
        C_ARB_TIME_SLOT_6 = "000"
        C_ARB_TIME_SLOT_7 = "000"
        C_ARB_TIME_SLOT_8 = "000"
        C_ARB_TIME_SLOT_9 = "000"
        C_ARB_TIME_SLOT_10 = "000"
        C_ARB_TIME_SLOT_11 = "000"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\memc3_wrapper.vhd" line 607: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 3200
        C_PORT_ENABLE = "000001"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000000000"
        C_ARB_TIME_SLOT_1 = "000000000000000000"
        C_ARB_TIME_SLOT_2 = "000000000000000000"
        C_ARB_TIME_SLOT_3 = "000000000000000000"
        C_ARB_TIME_SLOT_4 = "000000000000000000"
        C_ARB_TIME_SLOT_5 = "000000000000000000"
        C_ARB_TIME_SLOT_6 = "000000000000000000"
        C_ARB_TIME_SLOT_7 = "000000000000000000"
        C_ARB_TIME_SLOT_8 = "000000000000000000"
        C_ARB_TIME_SLOT_9 = "000000000000000000"
        C_ARB_TIME_SLOT_10 = "000000000000000000"
        C_ARB_TIME_SLOT_11 = "000000000000000000"
        C_PORT_CONFIG = "B32_B32_R32_R32_R32_R32"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_3> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 138                                            |
    | Inputs             | 23                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_42_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_42_o_add_18_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_42_o_add_24_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_42_o_add_33_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_42_o_add_41_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_42_o_add_55_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_42_o_add_86_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_42_o_add_332_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_42_o_add_335_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_42_o_add_345_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_42_o_GND_42_o_sub_73_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_42_o_GND_42_o_sub_180_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_42_o_GND_42_o_sub_349_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <_n0876> created at line 501.
    Found 15-bit adder for signal <n0491[14:0]> created at line 501.
    Found 15-bit adder for signal <n0493> created at line 501.
    Found 15-bit adder for signal <_n0885> created at line 501.
    Found 15-bit adder for signal <n0483> created at line 501.
    Found 15-bit adder for signal <n0554> created at line 501.
    Found 15-bit adder for signal <_n0894> created at line 501.
    Found 15-bit adder for signal <n0754> created at line 501.
    Found 15-bit adder for signal <n0502> created at line 501.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 982.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_42_o_LessThan_18_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 6-bit comparator equal for signal <n0171> created at line 1205
    Found 7-bit comparator equal for signal <n0180> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_19_o_LessThan_308_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_314_o> created at line 1675
    Found 8-bit comparator greater for signal <n0261> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_319_o> created at line 1679
    Found 8-bit comparator greater for signal <n0265> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_334_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0279> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_347_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0293> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_43_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_45_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <clk_pll>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\ipcore_dir\clk_pll.vhd".
    Summary:
	no macro.
Unit <clk_pll> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\okLibrary.vhd".
    Found 16-bit register for signal <hi_dataout_reg>.
    Found 16-bit register for signal <hi_datain>.
    Found 1-bit register for signal <hi_drive>.
    Found 1-bit tristate buffer for signal <hi_inout<15>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<14>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<13>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<12>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<11>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<10>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<9>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<8>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<7>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<6>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<5>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<4>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<3>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<2>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<1>> created at line 77
    Found 1-bit tristate buffer for signal <hi_inout<0>> created at line 77
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "C:\Users\lattice\Desktop\LabRAD\lattice\FPGA_firmware\Pulser2_2013_02_28\pulser2\okLibrary.vhd".
        N = 8
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 45
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 11-bit addsub                                         : 1
 14-bit adder                                          : 2
 15-bit adder                                          : 9
 16-bit adder                                          : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 3
 30-bit adder                                          : 2
 31-bit adder                                          : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 188
 1-bit register                                        : 111
 10-bit register                                       : 1
 11-bit register                                       : 2
 14-bit register                                       : 4
 16-bit register                                       : 8
 2-bit register                                        : 2
 25-bit register                                       : 1
 3-bit register                                        : 4
 30-bit register                                       : 3
 31-bit register                                       : 3
 32-bit register                                       : 10
 4-bit register                                        : 5
 5-bit register                                        : 2
 6-bit register                                        : 6
 64-bit register                                       : 4
 7-bit register                                        : 4
 8-bit register                                        : 18
# Comparators                                          : 26
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 146
 1-bit 2-to-1 multiplexer                              : 59
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 3
 31-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 7
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 26
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_dds_w16_2048_r16_2048.ngc>.
Reading core <okWireIn.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okBTPipeIn.ngc>.
Reading core <okPipeOut.ngc>.
Reading core <okBTPipeOut.ngc>.
Reading core <ipcore_dir/fifo_sdram_rd_w64_512_r16_2048.ngc>.
Reading core <ipcore_dir/fifo_pulse_seq_w16_1024_r64_256.ngc>.
Reading core <ipcore_dir/fifo_pmt_w32_1024_r16_2048.ngc>.
Reading core <ipcore_dir/fifo_sdram_wr_w32_1024_r64_512.ngc>.
Reading core <ipcore_dir/ram_pulser.ngc>.
Reading core <okCoreHarness.ngc>.
Reading core <TFIFO64x8a_64x8b.ngc>.
Loading core <fifo_dds_w16_2048_r16_2048> for timing and area information for instance <fifo_dds>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireIn> for timing and area information for instance <wi01>.
Loading core <okWireIn> for timing and area information for instance <wi02>.
Loading core <okWireIn> for timing and area information for instance <wi03>.
Loading core <okWireIn> for timing and area information for instance <wi04>.
Loading core <okWireIn> for timing and area information for instance <wi05>.
Loading core <okWireIn> for timing and area information for instance <wi06>.
Loading core <okWireIn> for timing and area information for instance <wi07>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okWireOut> for timing and area information for instance <wo22>.
Loading core <okWireOut> for timing and area information for instance <wo23>.
Loading core <okBTPipeIn> for timing and area information for instance <ep80>.
Loading core <okBTPipeIn> for timing and area information for instance <ep81>.
Loading core <okPipeOut> for timing and area information for instance <epA0>.
Loading core <okBTPipeOut> for timing and area information for instance <epA1>.
Loading core <okBTPipeOut> for timing and area information for instance <epA2>.
Loading core <fifo_sdram_rd_w64_512_r16_2048> for timing and area information for instance <fifo_sdram_rd>.
Loading core <fifo_pulse_seq_w16_1024_r64_256> for timing and area information for instance <fifo_pulse_seq>.
Loading core <fifo_pmt_w32_1024_r16_2048> for timing and area information for instance <fifo_normal_pmt>.
Loading core <fifo_pmt_w32_1024_r16_2048> for timing and area information for instance <fifo_readout>.
Loading core <fifo_sdram_wr_w32_1024_r64_512> for timing and area information for instance <fifo_sdram_wr>.
Loading core <ram_pulser> for timing and area information for instance <ram>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
INFO:Xst:2261 - The FF/Latch <p0_cmd_instr_1> in Unit <ddr2> is equivalent to the following FF/Latch, which will be removed : <p0_cmd_instr_2> 
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p0_cmd_instr_1> (without init value) has a constant value of 0 in block <ddr2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_21> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_22> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_23> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_24> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_25> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_26> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_27> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_28> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_29> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_30> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_31> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2404 -  FFs/Latches <p0_cmd_instr<2:1>> (without init value) have a constant value of 0 in block <ddr2_test>.

Synthesizing (advanced) Unit <ddr2_test>.
The following registers are absorbed into accumulator <reads_queued>: 1 register on signal <reads_queued>.
The following registers are absorbed into accumulator <cmd_byte_addr_wr>: 1 register on signal <cmd_byte_addr_wr>.
The following registers are absorbed into accumulator <cmd_byte_addr_rd>: 1 register on signal <cmd_byte_addr_rd>.
Unit <ddr2_test> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <pulser>.
The following registers are absorbed into counter <_i000211>: 1 register on signal <_i000211>.
The following registers are absorbed into counter <_i000056>: 1 register on signal <_i000056>.
The following registers are absorbed into counter <_i000058>: 1 register on signal <_i000058>.
The following registers are absorbed into counter <write_ram_address>: 1 register on signal <write_ram_address>.
The following registers are absorbed into counter <duration_count>: 1 register on signal <duration_count>.
The following registers are absorbed into counter <delay_count>: 1 register on signal <delay_count>.
The following registers are absorbed into counter <pmt_count>: 1 register on signal <pmt_count>.
The following registers are absorbed into counter <pmt_readout_count>: 1 register on signal <pmt_readout_count>.
Unit <pulser> synthesized (advanced).
WARNING:Xst:2677 - Node <ram_data_out_2_62> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_63> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_32> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_33> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_34> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_35> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_36> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_37> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_38> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_39> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_40> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_41> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_42> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_43> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_44> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_45> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_46> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_47> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_48> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_49> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_50> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_51> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_52> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_53> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_54> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_55> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_56> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_57> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_58> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_59> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_60> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_61> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_62> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_63> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_21> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_22> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_23> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_24> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_25> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_26> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_27> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_28> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_29> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_30> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <master_logic_31> of sequential type is unconnected in block <pulser>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 17x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 18
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 16-bit up counter                                     : 3
 3-bit up counter                                      : 2
 31-bit up counter                                     : 2
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Accumulators                                         : 3
 11-bit updown accumulator                             : 1
 30-bit up accumulator                                 : 2
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 26
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
 5-bit comparator greater                              : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 183
 1-bit 2-to-1 multiplexer                              : 105
 1-bit 3-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 3
 31-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 21
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <_i000242_9> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_9> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_1> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_1> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_2> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_2> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_3> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_3> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_4> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_4> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_5> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_5> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_6> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_6> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_7> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_7> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_8> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_8> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_9> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_9> 
INFO:Xst:2261 - The FF/Latch <wr_en_var> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_wr_en> 
INFO:Xst:2261 - The FF/Latch <_i000242_10> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_10> 
INFO:Xst:2261 - The FF/Latch <_i000242_11> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_11> 
INFO:Xst:2261 - The FF/Latch <_i000242_12> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_12> 
INFO:Xst:2261 - The FF/Latch <_i000242_13> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_13> 
INFO:Xst:2261 - The FF/Latch <_i000242_14> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_14> 
INFO:Xst:2261 - The FF/Latch <_i000242_20> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_20> 
INFO:Xst:2261 - The FF/Latch <_i000242_15> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_15> 
INFO:Xst:2261 - The FF/Latch <_i000242_21> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_21> 
INFO:Xst:2261 - The FF/Latch <_i000242_16> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_16> 
INFO:Xst:2261 - The FF/Latch <_i000242_22> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_22> 
INFO:Xst:2261 - The FF/Latch <_i000242_17> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_17> 
INFO:Xst:2261 - The FF/Latch <_i000242_23> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_23> 
INFO:Xst:2261 - The FF/Latch <_i000242_18> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_18> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_10> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_10> 
INFO:Xst:2261 - The FF/Latch <_i000242_24> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_24> 
INFO:Xst:2261 - The FF/Latch <_i000242_19> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_19> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_11> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_11> 
INFO:Xst:2261 - The FF/Latch <_i000242_30> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_30> 
INFO:Xst:2261 - The FF/Latch <_i000242_25> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_25> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_12> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_12> 
INFO:Xst:2261 - The FF/Latch <_i000242_31> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_31> 
INFO:Xst:2261 - The FF/Latch <_i000242_26> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_26> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_13> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_13> 
INFO:Xst:2261 - The FF/Latch <_i000242_27> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_27> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_14> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_14> 
INFO:Xst:2261 - The FF/Latch <_i000242_28> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_28> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_20> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_20> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_15> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_15> 
INFO:Xst:2261 - The FF/Latch <_i000242_29> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_29> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_21> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_21> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_16> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_16> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_17> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_17> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_22> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_22> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_18> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_18> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_23> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_23> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_19> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_19> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_24> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_24> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_25> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_25> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_30> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_30> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_26> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_26> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_31> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_31> 
INFO:Xst:2261 - The FF/Latch <_i000242_0> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_0> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_27> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_27> 
INFO:Xst:2261 - The FF/Latch <_i000242_1> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_1> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_28> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_28> 
INFO:Xst:2261 - The FF/Latch <_i000242_2> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_2> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_29> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_29> 
INFO:Xst:2261 - The FF/Latch <pmt_count_reset_var> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <pmt_count_reset> 
INFO:Xst:2261 - The FF/Latch <_i000242_3> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_3> 
INFO:Xst:2261 - The FF/Latch <_i000242_4> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_4> 
INFO:Xst:2261 - The FF/Latch <_i000242_5> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_5> 
INFO:Xst:2261 - The FF/Latch <_i000242_6> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_6> 
INFO:Xst:2261 - The FF/Latch <_i000242_7> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_7> 
INFO:Xst:2261 - The FF/Latch <_i000242_8> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <normal_pmt_fifo_data_8> 
INFO:Xst:2261 - The FF/Latch <fifo_data_var_0> in Unit <pulser> is equivalent to the following FF/Latch, which will be removed : <readout_count_fifo_data_0> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <_i000171[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <count1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ddr2/FSM_2> on signal <state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 s_idle   | 0000
 s_write1 | 0001
 s_write2 | 0010
 s_write3 | 0011
 s_write4 | 0100
 s_read1  | 0101
 s_read2  | 0110
 s_read3  | 0111
 s_read4  | 1000
 s_read5  | 1001
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_3> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_4> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_5> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
WARNING:Xst:1710 - FF/Latch <p0_cmd_byte_addr_0> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_2> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_cnt_0> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_0> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_1> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_wr_2> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_0> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_1> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_byte_addr_rd_2> (without init value) has a constant value of 0 in block <ddr2_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ob_used_0> of sequential type is unconnected in block <ddr2_test>.
WARNING:Xst:2677 - Node <ob_used_1> of sequential type is unconnected in block <ddr2_test>.
WARNING:Xst:2677 - Node <ob_used_2> of sequential type is unconnected in block <ddr2_test>.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <time_stamp_30> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <time_stamp_31> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fifo_data_var_31> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ram_data_out_2_21> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_22> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_23> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_24> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_25> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_26> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_27> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_28> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_29> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_30> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_2_31> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_21> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_22> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_23> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_24> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_25> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_26> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_27> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_28> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_29> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_30> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <ram_data_out_1_31> of sequential type is unconnected in block <pulser>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    pmt_readout_count_var_0 in unit <pulser>
    pmt_readout_count_var_1 in unit <pulser>
    pmt_readout_count_var_2 in unit <pulser>
    pmt_readout_count_var_3 in unit <pulser>
    pmt_readout_count_var_4 in unit <pulser>
    pmt_readout_count_var_6 in unit <pulser>
    pmt_readout_count_var_7 in unit <pulser>
    pmt_readout_count_var_5 in unit <pulser>
    pmt_readout_count_var_8 in unit <pulser>
    pmt_readout_count_var_9 in unit <pulser>
    pmt_readout_count_var_10 in unit <pulser>
    pmt_readout_count_var_11 in unit <pulser>
    pmt_readout_count_var_13 in unit <pulser>
    pmt_readout_count_var_14 in unit <pulser>
    pmt_readout_count_var_12 in unit <pulser>
    pmt_readout_count_var_16 in unit <pulser>
    pmt_readout_count_var_17 in unit <pulser>
    pmt_readout_count_var_15 in unit <pulser>
    pmt_readout_count_var_19 in unit <pulser>
    pmt_readout_count_var_20 in unit <pulser>
    pmt_readout_count_var_18 in unit <pulser>
    pmt_readout_count_var_21 in unit <pulser>
    pmt_readout_count_var_22 in unit <pulser>
    pmt_readout_count_var_23 in unit <pulser>
    pmt_readout_count_var_24 in unit <pulser>
    pmt_readout_count_var_26 in unit <pulser>
    pmt_readout_count_var_27 in unit <pulser>
    pmt_readout_count_var_25 in unit <pulser>
    pmt_readout_count_var_28 in unit <pulser>
    pmt_readout_count_var_29 in unit <pulser>
    pmt_readout_count_var_30 in unit <pulser>


  List of register instances with asynchronous set or reset and opposite initialization value:
    _i000240_2 in unit <pulser>
    _i000240_1 in unit <pulser>
    count_1 in unit <pulser>


Optimizing unit <pulser> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <ddr2_test> ...
WARNING:Xst:2677 - Node <reads_queued_0> of sequential type is unconnected in block <ddr2_test>.

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <pulser>.
WARNING:Xst:2677 - Node <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <pulser>.
WARNING:Xst:1293 - FF/Latch <ram_process_count_3> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memc3_infrastructure_inst/rst0_sync_r_0> (without init value) has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr2/reads_queued_0> (without init value) has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <pulser>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pulser, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_dds> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_sdram_rd> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_pulse_seq> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_readout> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_normal_pmt> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_sdram_wr> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_dds> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_dds> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_sdram_rd> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_sdram_rd> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_pulse_seq> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_pulse_seq> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_readout> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_readout> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_normal_pmt> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_normal_pmt> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_sdram_wr> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_sdram_wr> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop ddr2/reset_d has been replicated 2 time(s)
FlipFlop ddr2/state_FSM_FFd1 has been replicated 5 time(s)
FlipFlop ddr2/state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop ddr2/state_FSM_FFd3 has been replicated 5 time(s)
FlipFlop ddr2/state_FSM_FFd4 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1290
 Flip-Flops                                            : 1290

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pulser.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4486
#      GND                         : 21
#      INV                         : 105
#      LUT1                        : 304
#      LUT2                        : 637
#      LUT3                        : 341
#      LUT4                        : 444
#      LUT5                        : 364
#      LUT6                        : 988
#      LUT6_2                      : 50
#      MULT_AND                    : 7
#      MUXCY                       : 650
#      MUXF7                       : 71
#      VCC                         : 9
#      XORCY                       : 495
# FlipFlops/Latches                : 3166
#      FD                          : 273
#      FDC                         : 854
#      FDCE                        : 622
#      FDE                         : 523
#      FDP                         : 151
#      FDPE                        : 18
#      FDR                         : 190
#      FDRE                        : 490
#      FDS                         : 10
#      FDSE                        : 2
#      LD                          : 2
#      LDC                         : 31
# RAMS                             : 86
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 70
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 133
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 35
#      IOBUFDS                     : 2
#      OBUF                        : 56
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# DCMs                             : 2
#      DCM_SP                      : 2
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 92
#      BUFPLL_MCB                  : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 16
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3165  out of  54576     5%  
 Number of Slice LUTs:                 3278  out of  27288    12%  
    Number used as Logic:              3233  out of  27288    11%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4810
   Number with an unused Flip Flop:    1645  out of   4810    34%  
   Number with an unused LUT:          1532  out of   4810    31%  
   Number of fully used LUT-FF pairs:  1633  out of   4810    33%  
   Number of unique control sets:       315

IO Utilization: 
 Number of IOs:                         142
 Number of bonded IOBs:                 136  out of    316    43%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               70  out of    116    60%  
    Number using Block RAM only:         70
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      2  out of     58     3%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                 | Clock buffer(FF name)                                                                                                           | Load  |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
clk_in1                                                                                                      | DCM_SP:CLK2X                                                                                                                    | 34    |
clk_in1                                                                                                      | DCM_SP:CLKFX                                                                                                                    | 16    |
clk_in1                                                                                                      | DCM_SP:CLK0                                                                                                                     | 686   |
hi_in<0>                                                                                                     | DCM_SP:CLK0                                                                                                                     | 1331  |
clk_1                                                                                                        | BUFG                                                                                                                            | 81    |
pmt_synced                                                                                                   | BUFG                                                                                                                            | 149   |
clk_in2                                                                                                      | PLL_ADV:CLKOUT2                                                                                                                 | 417   |
clk_in2                                                                                                      | PLL_ADV:CLKOUT3                                                                                                                 | 314   |
fifo_dds_rd_clk                                                                                              | NONE(fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i)                         | 75    |
fifo_pulser_rd_clk                                                                                           | NONE(fifo_pulse_seq/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i)                   | 69    |
pulser_ram_clka                                                                                              | NONE(ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 57    |
pulser_ram_clkb                                                                                              | NONE(ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 60    |
okHI/core0/okCH<1>                                                                                           | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)                                                                     | 1     |
readout_should_count_pmt_readout_count[30]_AND_639_o(readout_should_count_pmt_readout_count[30]_AND_639_o1:O)| NONE(*)(pmt_readout_count_var_30_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[29]_AND_641_o(readout_should_count_pmt_readout_count[29]_AND_641_o1:O)| NONE(*)(pmt_readout_count_var_29_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[28]_AND_643_o(readout_should_count_pmt_readout_count[28]_AND_643_o1:O)| NONE(*)(pmt_readout_count_var_28_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[25]_AND_649_o(readout_should_count_pmt_readout_count[25]_AND_649_o1:O)| NONE(*)(pmt_readout_count_var_25_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[27]_AND_645_o(readout_should_count_pmt_readout_count[27]_AND_645_o1:O)| NONE(*)(pmt_readout_count_var_27_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[26]_AND_647_o(readout_should_count_pmt_readout_count[26]_AND_647_o1:O)| NONE(*)(pmt_readout_count_var_26_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[24]_AND_651_o(readout_should_count_pmt_readout_count[24]_AND_651_o1:O)| NONE(*)(pmt_readout_count_var_24_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[23]_AND_653_o(readout_should_count_pmt_readout_count[23]_AND_653_o1:O)| NONE(*)(pmt_readout_count_var_23_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[22]_AND_655_o(readout_should_count_pmt_readout_count[22]_AND_655_o1:O)| NONE(*)(pmt_readout_count_var_22_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[21]_AND_657_o(readout_should_count_pmt_readout_count[21]_AND_657_o1:O)| NONE(*)(pmt_readout_count_var_21_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[18]_AND_663_o(readout_should_count_pmt_readout_count[18]_AND_663_o1:O)| NONE(*)(pmt_readout_count_var_18_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[20]_AND_659_o(readout_should_count_pmt_readout_count[20]_AND_659_o1:O)| NONE(*)(pmt_readout_count_var_20_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[19]_AND_661_o(readout_should_count_pmt_readout_count[19]_AND_661_o1:O)| NONE(*)(pmt_readout_count_var_19_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[15]_AND_669_o(readout_should_count_pmt_readout_count[15]_AND_669_o1:O)| NONE(*)(pmt_readout_count_var_15_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[17]_AND_665_o(readout_should_count_pmt_readout_count[17]_AND_665_o1:O)| NONE(*)(pmt_readout_count_var_17_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[16]_AND_667_o(readout_should_count_pmt_readout_count[16]_AND_667_o1:O)| NONE(*)(pmt_readout_count_var_16_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[12]_AND_675_o(readout_should_count_pmt_readout_count[12]_AND_675_o1:O)| NONE(*)(pmt_readout_count_var_12_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[14]_AND_671_o(readout_should_count_pmt_readout_count[14]_AND_671_o1:O)| NONE(*)(pmt_readout_count_var_14_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[13]_AND_673_o(readout_should_count_pmt_readout_count[13]_AND_673_o1:O)| NONE(*)(pmt_readout_count_var_13_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[11]_AND_677_o(readout_should_count_pmt_readout_count[11]_AND_677_o1:O)| NONE(*)(pmt_readout_count_var_11_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[10]_AND_679_o(readout_should_count_pmt_readout_count[10]_AND_679_o1:O)| NONE(*)(pmt_readout_count_var_10_LDC)                                                                                           | 1     |
readout_should_count_pmt_readout_count[9]_AND_681_o(readout_should_count_pmt_readout_count[9]_AND_681_o1:O)  | NONE(*)(pmt_readout_count_var_9_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[8]_AND_683_o(readout_should_count_pmt_readout_count[8]_AND_683_o1:O)  | NONE(*)(pmt_readout_count_var_8_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[5]_AND_689_o(readout_should_count_pmt_readout_count[5]_AND_689_o1:O)  | NONE(*)(pmt_readout_count_var_5_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[7]_AND_685_o(readout_should_count_pmt_readout_count[7]_AND_685_o1:O)  | NONE(*)(pmt_readout_count_var_7_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[6]_AND_687_o(readout_should_count_pmt_readout_count[6]_AND_687_o1:O)  | NONE(*)(pmt_readout_count_var_6_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[4]_AND_691_o(readout_should_count_pmt_readout_count[4]_AND_691_o1:O)  | NONE(*)(pmt_readout_count_var_4_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[3]_AND_693_o(readout_should_count_pmt_readout_count[3]_AND_693_o1:O)  | NONE(*)(pmt_readout_count_var_3_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[2]_AND_695_o(readout_should_count_pmt_readout_count[2]_AND_695_o1:O)  | NONE(*)(pmt_readout_count_var_2_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[1]_AND_697_o(readout_should_count_pmt_readout_count[1]_AND_697_o1:O)  | NONE(*)(pmt_readout_count_var_1_LDC)                                                                                            | 1     |
readout_should_count_pmt_readout_count[0]_AND_699_o(readout_should_count_pmt_readout_count[0]_AND_699_o1:O)  | NONE(*)(pmt_readout_count_var_0_LDC)                                                                                            | 1     |
master_logic_20                                                                                              | NONE(count_1_LD)                                                                                                                | 1     |
normal_pmt_count_trigger_inv(normal_pmt_count_trigger_inv1:O)                                                | NONE(*)(_i000240_1_LD)                                                                                                          | 1     |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.406ns (Maximum Frequency: 36.488MHz)
   Minimum input arrival time before clock: 7.073ns
   Maximum output required time after clock: 5.693ns
   Maximum combinational path delay: 6.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in1'
  Clock period: 9.297ns (frequency: 107.561MHz)
  Total number of paths / destination ports: 214125 / 1314
-------------------------------------------------------------------------
Delay:               9.297ns (Levels of Logic = 34)
  Source:            time_count_0 (FF)
  Destination:       master_logic_0 (FF)
  Source Clock:      clk_in1 rising
  Destination Clock: clk_in1 rising

  Data Path: time_count_0 to master_logic_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  time_count_0 (time_count_0)
     INV:I->O              1   0.255   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_lut<0>_INV_0 (Madd_time_count[31]_GND_8_o_add_64_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<0> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<1> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<2> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<3> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<4> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<5> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<6> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<7> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<8> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<9> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<10> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<11> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<12> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<13> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<14> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<15> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<16> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<17> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<18> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<19> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<20> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<21> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<22> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<23> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<24> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<25> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_time_count[31]_GND_8_o_add_64_OUT_cy<26> (Madd_time_count[31]_GND_8_o_add_64_OUT_cy<26>)
     XORCY:CI->O           2   0.206   1.156  Madd_time_count[31]_GND_8_o_add_64_OUT_xor<27> (time_count[31]_GND_8_o_add_64_OUT<27>)
     LUT6:I1->O            1   0.254   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_66_o_lut<9> (Mcompar_time_stamp[31]_time_count[31]_equal_66_o_lut<9>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_time_stamp[31]_time_count[31]_equal_66_o_cy<9> (Mcompar_time_stamp[31]_time_count[31]_equal_66_o_cy<9>)
     MUXCY:CI->O          10   0.235   1.284  Mcompar_time_stamp[31]_time_count[31]_equal_66_o_cy<10> (time_stamp[31]_time_count[31]_equal_66_o)
     LUT6:I2->O           31   0.254   1.503  _n1010_inv11 (_n1010_inv1)
     LUT5:I4->O           21   0.254   1.309  _n1010_inv1 (_n1010_inv)
     FDCE:CE                   0.302          master_logic_0
    ----------------------------------------
    Total                      9.297ns (3.320ns logic, 5.977ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 8.865ns (frequency: 112.803MHz)
  Total number of paths / destination ports: 23883 / 3120
-------------------------------------------------------------------------
Delay:               8.865ns (Levels of Logic = 9)
  Source:            okHI/core0/core0/ti_addr_1 (FF)
  Destination:       okHI/hi_dataout_reg_11 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/core0/ti_addr_1 to okHI/hi_dataout_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             23   0.525   1.788  core0/ti_addr_1 (ok1<17>)
     end scope: 'okHI/core0:ok1<17>'
     begin scope: 'wo23:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_2_o81 (ti_addr[7]_ep_addr[7]_equal_2_o8)
     LUT6:I0->O           16   0.254   1.290  ti_addr[7]_ep_addr[7]_equal_2_o83 (ti_addr[7]_ep_addr[7]_equal_2_o)
     LUT2:I0->O            1   0.250   0.910  Mmux_ok2<15:0>161 (ok2<9>)
     end scope: 'wo23:ok2<9>'
     LUT3:I0->O            1   0.235   0.682  okWO/ok2_int<94>_SW0 (N36)
     LUT6:I5->O            1   0.254   0.958  okWO/ok2_int<94> (ok2<9>)
     begin scope: 'okHI/core0:ok2<9>'
     LUT4:I0->O            1   0.254   0.000  core0/Mmux_hi_dataout711 (okCH<12>)
     end scope: 'okHI/core0:okCH<12>'
     FD:D                      0.074          okHI/hi_dataout_reg_9
    ----------------------------------------
    Total                      8.865ns (2.100ns logic, 6.765ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 6.244ns (frequency: 160.154MHz)
  Total number of paths / destination ports: 1582 / 98
-------------------------------------------------------------------------
Delay:               6.244ns (Levels of Logic = 3)
  Source:            duration_count_9 (FF)
  Destination:       duration_count_0 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: duration_count_9 to duration_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  duration_count_9 (duration_count_9)
     LUT6:I0->O            1   0.254   1.112  line_triggering_pulse_PWR_8_o_MUX_446_o21 (line_triggering_pulse_PWR_8_o_MUX_446_o2)
     LUT6:I1->O            2   0.254   1.181  line_triggering_pulse_PWR_8_o_MUX_446_o23 (line_triggering_pulse_PWR_8_o_MUX_446_o)
     LUT6:I0->O           16   0.254   1.181  _n0905_inv1 (_n0905_inv)
     FDCE:CE                   0.302          duration_count_0
    ----------------------------------------
    Total                      6.244ns (1.589ns logic, 4.655ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pmt_synced'
  Clock period: 3.482ns (frequency: 287.191MHz)
  Total number of paths / destination ports: 1489 / 269
-------------------------------------------------------------------------
Delay:               3.482ns (Levels of Logic = 7)
  Source:            fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:       fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      pmt_synced rising
  Destination Clock: pmt_synced rising

  Data Path: fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to fifo_sdram_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             12   0.525   1.069  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>)
     LUT3:I2->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_263_o_MUX_23_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_263_o_MUX_23_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.482ns (1.623ns logic, 1.859ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in2'
  Clock period: 27.406ns (frequency: 36.488MHz)
  Total number of paths / destination ports: 24221 / 1739
-------------------------------------------------------------------------
Delay:               4.385ns (Levels of Logic = 3)
  Source:            ddr2/burst_cnt_5 (FF)
  Destination:       ddr2/state_FSM_FFd4 (FF)
  Source Clock:      clk_in2 rising 6.3X
  Destination Clock: clk_in2 rising 6.3X

  Data Path: ddr2/burst_cnt_5 to ddr2/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.196  ddr2/burst_cnt_5 (ddr2/burst_cnt_5)
     LUT5:I0->O            3   0.254   0.874  ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT6311 (ddr2/Mmux_state[3]_X_9_o_wide_mux_27_OUT631)
     LUT5:I3->O            1   0.250   0.958  ddr2/state_FSM_FFd4-In_SW0 (N62)
     LUT6:I2->O            4   0.254   0.000  ddr2/state_FSM_FFd4-In (ddr2/state_FSM_FFd4-In)
     FDC:D                     0.074          ddr2/state_FSM_FFd4
    ----------------------------------------
    Total                      4.385ns (1.357ns logic, 3.028ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_dds_rd_clk'
  Clock period: 3.505ns (frequency: 285.286MHz)
  Total number of paths / destination ports: 390 / 176
-------------------------------------------------------------------------
Delay:               3.505ns (Levels of Logic = 8)
  Source:            fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Source Clock:      fifo_dds_rd_clk rising
  Destination Clock: fifo_dds_rd_clk rising

  Data Path: fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT4:I2->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.505ns (1.646ns logic, 1.859ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_pulser_rd_clk'
  Clock period: 4.050ns (frequency: 246.914MHz)
  Total number of paths / destination ports: 386 / 153
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 3)
  Source:            fifo_pulse_seq/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9 (FF)
  Destination:       fifo_pulse_seq/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Source Clock:      fifo_pulser_rd_clk rising
  Destination Clock: fifo_pulser_rd_clk rising

  Data Path: fifo_pulse_seq/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9 to fifo_pulse_seq/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>)
     LUT6:I0->O            1   0.254   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1)
     LUT6:I4->O            1   0.250   0.682  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4)
     LUT6:I5->O            2   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.050ns (1.357ns logic, 2.693ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okCH<1>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okCH<1> rising
  Destination Clock: okHI/core0/okCH<1> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.730ns (Levels of Logic = 2)
  Source:            logic_in<0> (PAD)
  Destination:       line_triggering_conditioned (FF)
  Destination Clock: clk_in1 rising 0.2X

  Data Path: logic_in<0> to line_triggering_conditioned
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  logic_in_0_IBUF (logic_in_0_IBUF)
     INV:I->O             10   0.255   1.007  led<0>1_INV_0 (led_0_OBUF)
     FDCE:CLR                  0.459          line_triggering_conditioned
    ----------------------------------------
    Total                      3.730ns (2.042ns logic, 1.688ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 1092 / 278
-------------------------------------------------------------------------
Offset:              7.073ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/core0/ti_dataout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:okHC<7>'
     LUT4:I0->O            2   0.254   0.726  core0/hi_addr[3]_hi_addr[3]_OR_157_o1 (core0/hi_addr[3]_hi_addr[3]_OR_157_o)
     LUT4:I3->O            1   0.254   0.682  core0/state[31]_ti_dataout[15]_select_93_OUT<0>13 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>13)
     LUT5:I4->O           16   0.254   1.637  core0/state[31]_ti_dataout[15]_select_93_OUT<0>14 (core0/state[31]_ti_dataout[15]_select_93_OUT<0>1)
     LUT6:I0->O            1   0.254   0.000  core0/state[31]_ti_dataout[15]_select_93_OUT<3>1 (core0/state[31]_ti_dataout[15]_select_93_OUT<3>)
     FDE:D                     0.074          core0/ti_dataout_3
    ----------------------------------------
    Total                      7.073ns (2.418ns logic, 4.655ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in2'
  Total number of paths / destination ports: 207 / 187
-------------------------------------------------------------------------
Offset:              5.241ns (Levels of Logic = 4)
  Source:            memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination Clock: clk_in2 rising 3.1X

  Data Path: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      12   0.000   1.297  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23)
     LUT3:I0->O            1   0.235   0.790  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0 (N258)
     LUT6:I4->O           11   0.250   1.039  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1702_inv321 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1702_inv32)
     LUT4:I3->O            8   0.254   1.052  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT4:I2->O            1   0.250   0.000  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot)
     FD:D                      0.074          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    ----------------------------------------
    Total                      5.241ns (1.063ns logic, 4.178ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fifo_dds_rd_clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 3)
  Source:            dds_logic_fifo_rd_en (PAD)
  Destination:       fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 (FF)
  Destination Clock: fifo_dds_rd_clk rising

  Data Path: dds_logic_fifo_rd_en to fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  dds_logic_fifo_rd_en_IBUF (dds_logic_fifo_rd_en_IBUF)
     begin scope: 'fifo_dds:rd_en'
     LUT2:I0->O           21   0.250   1.309  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     FDCE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    ----------------------------------------
    Total                      4.063ns (1.880ns logic, 2.183ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 70 / 41
-------------------------------------------------------------------------
Offset:              5.263ns (Levels of Logic = 3)
  Source:            wi03/ep_dataout_11 (FF)
  Destination:       logic_out<11> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: wi03/ep_dataout_11 to logic_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.910  ep_dataout_11 (ep_dataout<11>)
     end scope: 'wi03:ep_dataout<11>'
     LUT3:I0->O            1   0.235   0.681  Mmux_logic_out<11>11 (logic_out_11_OBUF)
     OBUF:I->O                 2.912          logic_out_11_OBUF (logic_out<11>)
    ----------------------------------------
    Total                      5.263ns (3.672ns logic, 1.591ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in1'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.158ns (Levels of Logic = 2)
  Source:            master_logic_19 (FF)
  Destination:       dds_logic_ram_reset (PAD)
  Source Clock:      clk_in1 rising

  Data Path: master_logic_19 to dds_logic_ram_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.790  master_logic_19 (master_logic_19)
     LUT2:I0->O            1   0.250   0.681  dds_logic_ram_reset1 (dds_logic_ram_reset_OBUF)
     OBUF:I->O                 2.912          dds_logic_ram_reset_OBUF (dds_logic_ram_reset)
    ----------------------------------------
    Total                      5.158ns (3.687ns logic, 1.471ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fifo_dds_rd_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       dds_logic_data_out<15> (PAD)
  Source Clock:      fifo_dds_rd_clk rising

  Data Path: fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dds_logic_data_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB6    1   2.100   0.681  ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (DOUTB<15>)
     end scope: 'fifo_dds/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<15>'
     end scope: 'fifo_dds:dout<15>'
     OBUF:I->O                 2.912          dds_logic_data_out_15_OBUF (dds_logic_data_out<15>)
    ----------------------------------------
    Total                      5.693ns (5.012ns logic, 0.681ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.282ns (Levels of Logic = 3)
  Source:            ep40/ep_trigger_4 (FF)
  Destination:       dds_logic_ram_reset (PAD)
  Source Clock:      clk_1 rising

  Data Path: ep40/ep_trigger_4 to dds_logic_ram_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.910  ep_trigger_4 (ep_trigger<4>)
     end scope: 'ep40:ep_trigger<4>'
     LUT2:I1->O            1   0.254   0.681  dds_logic_ram_reset1 (dds_logic_ram_reset_OBUF)
     OBUF:I->O                 2.912          dds_logic_ram_reset_OBUF (dds_logic_ram_reset)
    ----------------------------------------
    Total                      5.282ns (3.691ns logic, 1.591ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in2'
  Total number of paths / destination ports: 184 / 131
-------------------------------------------------------------------------
Offset:              4.031ns (Levels of Logic = 2)
  Source:            memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      clk_in2 rising 3.1X

  Data Path: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.994  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window)
     LUT3:I0->O           76   0.235   2.022  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.031ns (1.015ns logic, 3.016ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 772 / 723
-------------------------------------------------------------------------
Delay:               6.183ns (Levels of Logic = 3)
  Source:            logic_in<0> (PAD)
  Destination:       led<0> (PAD)

  Data Path: logic_in<0> to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  logic_in_0_IBUF (logic_in_0_IBUF)
     INV:I->O             10   0.255   1.007  led<0>1_INV_0 (led_0_OBUF)
     OBUF:I->O                 2.912          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.183ns (4.495ns logic, 1.688ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    6.244|         |         |         |
clk_in1        |    2.520|         |         |         |
hi_in<0>       |    4.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in1
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
clk_1                                               |    6.555|         |         |         |
clk_in1                                             |    9.297|         |         |         |
fifo_pulser_rd_clk                                  |    2.855|         |         |         |
hi_in<0>                                            |    9.465|         |         |         |
master_logic_20                                     |         |    4.482|         |         |
normal_pmt_count_trigger_inv                        |         |    4.333|         |         |
pmt_synced                                          |    2.729|         |         |         |
pulser_ram_clkb                                     |    4.856|         |         |         |
readout_should_count_pmt_readout_count[0]_AND_699_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[10]_AND_679_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[11]_AND_677_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[12]_AND_675_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[13]_AND_673_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[14]_AND_671_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[15]_AND_669_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[16]_AND_667_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[17]_AND_665_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[18]_AND_663_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[19]_AND_661_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[1]_AND_697_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[20]_AND_659_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[21]_AND_657_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[22]_AND_655_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[23]_AND_653_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[24]_AND_651_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[25]_AND_649_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[26]_AND_647_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[27]_AND_645_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[28]_AND_643_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[29]_AND_641_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[2]_AND_695_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[30]_AND_639_o|         |    2.065|         |         |
readout_should_count_pmt_readout_count[3]_AND_693_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[4]_AND_691_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[5]_AND_689_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[6]_AND_687_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[7]_AND_685_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[8]_AND_683_o |         |    2.065|         |         |
readout_should_count_pmt_readout_count[9]_AND_681_o |         |    2.065|         |         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in2        |    8.003|         |         |         |
hi_in<0>       |    2.081|         |         |         |
pmt_synced     |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_dds_rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    1.859|         |         |         |
fifo_dds_rd_clk|    3.505|         |         |         |
hi_in<0>       |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_pulser_rd_clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk_in1           |    4.168|         |         |         |
fifo_pulser_rd_clk|    4.050|         |         |         |
hi_in<0>          |    1.280|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk_1             |    2.603|         |         |         |
clk_in1           |    2.679|         |         |         |
clk_in2           |    1.324|         |         |         |
fifo_dds_rd_clk   |    1.280|         |         |         |
fifo_pulser_rd_clk|    1.280|         |         |         |
hi_in<0>          |    8.865|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okCH<1>
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
okHI/core0/okCH<1>|    3.081|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pmt_synced
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |    5.104|         |         |         |
clk_in2        |    1.280|         |         |         |
hi_in<0>       |    2.081|         |         |         |
pmt_synced     |    3.482|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |    3.279|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulser_ram_clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |    3.155|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[0]_AND_699_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[10]_AND_679_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[11]_AND_677_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[12]_AND_675_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[13]_AND_673_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[14]_AND_671_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[15]_AND_669_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[16]_AND_667_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[17]_AND_665_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[18]_AND_663_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[19]_AND_661_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[1]_AND_697_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[20]_AND_659_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[21]_AND_657_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[22]_AND_655_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[23]_AND_653_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[24]_AND_651_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[25]_AND_649_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[26]_AND_647_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[27]_AND_645_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[28]_AND_643_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[29]_AND_641_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[2]_AND_695_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[30]_AND_639_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[3]_AND_693_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[4]_AND_691_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[5]_AND_689_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[6]_AND_687_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[7]_AND_685_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[8]_AND_683_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock readout_should_count_pmt_readout_count[9]_AND_681_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in1        |         |         |    4.012|         |
pmt_synced     |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 67.50 secs
 
--> 

Total memory usage is 342856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  335 (   0 filtered)
Number of infos    :  239 (   0 filtered)

