{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/dma_controller_0/inst/ILA_1",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "260B8B018CBD56889C9A0792ED1EA002",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/next_state",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/next_state[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/next_state[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 3,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/state",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/state[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/state[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 8,
                                "rightIndex": 8,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 9,
                                "rightIndex": 9,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 10,
                                "rightIndex": 10,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 11,
                                "rightIndex": 11,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 12,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_wrdata_b[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 8,
                                "rightIndex": 12,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/src_addr_start",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_start[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_start[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_start[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_start[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_start[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 13,
                                "rightIndex": 17,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_dest_addr_start[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 22,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_end[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 30,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_src_addr_start[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/bram_en_b",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/bram_we_b",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_we_b[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_we_b[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_we_b[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/bram_we_b[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/done",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_done",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_done[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_done[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_done[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_done[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/start",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 11,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_start_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 19,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/dest_addr_start",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/dest_addr_start[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 27,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/src_addr_end",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/src_addr_end[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 30,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reg_start",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start[30]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start[29]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/reg_start[28]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/<const0>",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/addrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[31]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[30]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[29]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[28]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[27]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[26]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[25]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[24]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[23]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[22]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[21]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[20]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[19]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[18]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[17]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[16]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[15]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[14]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[13]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[12]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[11]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[10]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[9]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[8]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/addrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/doutb_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[31]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[30]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[29]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[28]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[27]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[26]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[25]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[24]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[23]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[22]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[21]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[20]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[19]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[18]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[17]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[16]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[15]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[14]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[13]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[12]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[11]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[10]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[9]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[8]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/doutb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[31]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[30]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[29]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[28]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[27]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[26]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[25]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[24]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[23]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[22]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[21]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[20]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[19]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[18]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[17]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[16]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[15]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[14]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[13]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[12]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[11]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[10]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[9]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[8]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[7]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[6]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[5]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[4]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/doutb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/enb",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/reset",
                                        "isBus": false,
                                        "parentNetId": 122
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/dma_controller_0/inst/web",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/web[3]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/web[2]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/web[1]"
                                            },
                                            {
                                                "name": "design_1_i/dma_controller_0/inst/web[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "design_1_i/jtag_axi_0",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "jtag_axi",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "53E5F1C310B952D3BB10986C3375587A"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "CD4C83C823A6596D99AD09BE1335C6B0",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 12,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 12,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 47,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 48,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 49,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 50,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 51,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 52,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 53,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 54,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 55,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 56,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 57,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 58,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 59,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 60,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 61,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 62,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "axi_smc_M01_AXI",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 13
                                        }
                                    },
                                    {
                                        "logical_port": "ARBURST",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "ARCACHE",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 37,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARLOCK",
                                        "physical_pin": {
                                            "id": 38,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARQOS",
                                        "physical_pin": {
                                            "id": 40,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 61,
                                            "name": "probe28",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 41,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 61,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 43,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 13
                                        }
                                    },
                                    {
                                        "logical_port": "AWBURST",
                                        "physical_pin": {
                                            "id": 44,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "AWCACHE",
                                        "physical_pin": {
                                            "id": 45,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 46,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWLOCK",
                                        "physical_pin": {
                                            "id": 47,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 48,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWQOS",
                                        "physical_pin": {
                                            "id": 49,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 58,
                                            "name": "probe25",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 50,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 58,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 60,
                                            "name": "probe27",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 52,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 60,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 54,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 62,
                                            "name": "probe29",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 62,
                                            "name": "probe29",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 55,
                                            "name": "probe22",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 62,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 56,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 59,
                                            "name": "probe26",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 59,
                                            "name": "probe26",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 57,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 59,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "design_1_i/vio_0",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "01A4B5947C445FA6BD66F70F5F031273",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 63,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 64,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/vio_0_probe_out0",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 122,
                        "name": "design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]",
                        "state_reg": [
                            {
                                "name": "design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs_reg[0]",
                                "states": [
                                    {
                                        "name": "wr_data",
                                        "val": "01"
                                    },
                                    {
                                        "name": "idle",
                                        "val": "00"
                                    },
                                    {
                                        "name": "rd_data",
                                        "val": "10"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}