 module mux_4x1_tb;
   reg [3:0] in;
   reg [1:0] sel;
   wire out;
   mux_4x1 uut(
     .in(in),
     .sel(sel),
     .out(out)
   );
   initial begin
     $dumpfile("mux_4x1.vcd");
     $dumpvars;
   end
   initial begin
     integer i;
     integer j;
     for(i=0;i<16;i=i+1) begin
       in=i[3:0];
     
     for(j=0;j<4;j=j+1) begin
       sel=j[1:0];
       #10;
      end
     end
   $finish;
   end
 endmodule