
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.693443                       # Number of seconds simulated
sim_ticks                                1693442565500                       # Number of ticks simulated
final_tick                               1693442565500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 540845                       # Simulator instruction rate (inst/s)
host_op_rate                                   947900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1831780895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821560                       # Number of bytes of host memory used
host_seconds                                   924.48                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       427031488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427083200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73778048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73778048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6672367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6673175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1152782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1152782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              30537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          252167683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252198220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         30537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            30537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43566903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43566903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43566903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             30537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         252167683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            295765123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6673175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1152782                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6673175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1152782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425401216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1681984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73758912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427083200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73778048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  26281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   279                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5503608                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            438702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            406849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            420606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            406695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            406177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           426468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           420220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           423564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72781                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1693442264500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6673175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1152782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6646894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5921800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.291949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.093973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.969577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5382320     90.89%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       396807      6.70%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32448      0.55%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15175      0.26%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10357      0.17%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10114      0.17%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12615      0.21%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9228      0.16%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52736      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5921800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.361563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.951121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.614391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59773     88.45%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7150     10.58%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          359      0.53%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          150      0.22%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           84      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           21      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67576                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.054620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.025324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31646     46.83%     46.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              815      1.21%     48.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34894     51.64%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              220      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67576                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 152193897250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            276823159750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33234470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22896.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41646.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       251.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1340100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  537476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     216387.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22411136160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12228298500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25901155800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3805308720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110607222960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         891363922065                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234165549750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1300482593955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.953363                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 384170969500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56547660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1252723574500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22357671840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12199126500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25944609600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3662781120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110607222960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         881442644850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         242868424500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1299082481370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.126577                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 398368524750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56547660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1238523374000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3386885131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3386885131                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          14626645                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.966206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           279150570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14627157                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.084404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         365882500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.966206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2364848973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2364848973                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    207329045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207329045                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71821525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71821525                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     279150570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        279150570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    279150570                       # number of overall hits
system.cpu.dcache.overall_hits::total       279150570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     13970124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13970124                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       657033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       657033                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14627157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14627157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14627157                       # number of overall misses
system.cpu.dcache.overall_misses::total      14627157                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 706842868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 706842868500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23936315000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23936315000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 730779183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 730779183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 730779183500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 730779183500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063128                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009065                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049790                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50596.749785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50596.749785                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36430.917473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36430.917473                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49960.438895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49960.438895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49960.438895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49960.438895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4015092                       # number of writebacks
system.cpu.dcache.writebacks::total           4015092                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     13970124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13970124                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       657033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657033                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14627157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14627157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14627157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14627157                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 692872744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 692872744500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23279282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23279282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 716152026500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 716152026500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 716152026500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 716152026500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.049790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.049790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049790                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49596.749785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49596.749785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35430.917473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35430.917473                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48960.438895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48960.438895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48960.438895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48960.438895                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            511518                       # number of replacements
system.cpu.icache.tags.tagsinuse           384.098395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676806032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            511914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1322.108854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   384.098395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.750192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677829860                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677829860                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    676806032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676806032                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676806032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676806032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676806032                       # number of overall hits
system.cpu.icache.overall_hits::total       676806032                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       511914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        511914                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       511914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         511914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       511914                       # number of overall misses
system.cpu.icache.overall_misses::total        511914                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6713846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6713846500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6713846500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6713846500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6713846500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6713846500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000756                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000756                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000756                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13115.184386                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13115.184386                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13115.184386                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13115.184386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13115.184386                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13115.184386                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       511518                       # number of writebacks
system.cpu.icache.writebacks::total            511518                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       511914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       511914                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       511914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       511914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       511914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       511914                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6201932500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6201932500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6201932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6201932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6201932500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6201932500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000756                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000756                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000756                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000756                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12115.184386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12115.184386                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12115.184386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12115.184386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12115.184386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12115.184386                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6718252                       # number of replacements
system.l2.tags.tagsinuse                 16238.272421                       # Cycle average of tags in use
system.l2.tags.total_refs                    22635213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6734586                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.361040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              336917892500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3133.840786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.595927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13101.835709                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.191274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.799673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996948                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37668852                       # Number of tag accesses
system.l2.tags.data_accesses                 37668852                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4015092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4015092                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       511517                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           511517                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             438405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                438405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          511106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             511106                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7516385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7516385                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                511106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7954790                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8465896                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               511106                       # number of overall hits
system.l2.overall_hits::cpu.data              7954790                       # number of overall hits
system.l2.overall_hits::total                 8465896                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           218628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218628                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              808                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6453739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6453739                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 808                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6672367                       # number of demand (read+write) misses
system.l2.demand_misses::total                6673175                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                808                       # number of overall misses
system.l2.overall_misses::cpu.data            6672367                       # number of overall misses
system.l2.overall_misses::total               6673175                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17687486000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17687486000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64449500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64449500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 592995513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 592995513000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  610682999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     610747448500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64449500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 610682999000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    610747448500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4015092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4015092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       511517                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       511517                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         657033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       511914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         511914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     13970124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13970124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            511914                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14627157                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15139071                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           511914                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14627157                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15139071                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.332750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332750                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001578                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461967                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001578                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.456163                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.440792                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001578                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.456163                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.440792                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80902.199169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80902.199169                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79764.232673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79764.232673                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91884.024594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91884.024594                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79764.232673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91524.192090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91522.768173                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79764.232673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91524.192090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91522.768173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1152782                       # number of writebacks
system.l2.writebacks::total                   1152782                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       249537                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        249537                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       218628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218628                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6453739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6453739                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6672367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6673175                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6672367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6673175                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15501206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15501206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 528458123000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 528458123000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56369500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 543959329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 544015698500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56369500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 543959329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 544015698500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.332750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461967                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.456163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.440792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.456163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.440792                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70902.199169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70902.199169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69764.232673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69764.232673                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81884.024594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81884.024594                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69764.232673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81524.192090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81522.768173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69764.232673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81524.192090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81522.768173                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6454547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1152782                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5503608                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218628                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6454547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20002740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20002740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20002740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    500861248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    500861248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               500861248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13329565                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13329565    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13329565                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17953075500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37218174250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     30277234                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15138163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         311399                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       311399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14482038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5167874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       511517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16177023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657033                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        511914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13970124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1535345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43880959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45416304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     65499584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1193103936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1258603520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6718252                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21857323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21545923     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 311400      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21857323                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19665227000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         767871000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21940735500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
