#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 13:29:43 2018
# Process ID: 6688
# Current directory: C:/Users/mloui/Documents/ROIC/testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13616 C:\Users\mloui\Documents\ROIC\testing\testing.xpr
# Log file: C:/Users/mloui/Documents/ROIC/testing/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/testing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/testing/testing.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
set_property name sma_clk_P_0 [get_bd_ports OBUF_DS_P_0]
set_property name sma_clk_N [get_bd_ports OBUF_DS_N_0]
set_property name sma_clk_P [get_bd_ports sma_clk_P_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_port -dir O -from 0 -to 0 -type clk fmc_clk_n
startgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
endgroup
connect_bd_net [get_bd_ports fmc_clk_n] [get_bd_pins util_vector_logic_0/Res]
create_bd_port -dir O -type clk fmc_clk_p
connect_bd_net [get_bd_ports fmc_clk_p] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property CONFIG.FREQ_HZ 15000000 [get_bd_ports /fmc_clk_n]
open_run synth_1 -name synth_1
place_ports fmc_clk_p G17
place_ports {fmc_clk_n[0]} G16
set_property IOSTANDARD LVCMOS18 [get_ports [list {fmc_clk_n[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list fmc_clk_p]]
place_ports {sma_clk_P[0]} H27
set_property IOSTANDARD TMDS_33 [get_ports [list {sma_clk_P[0]}]]
generate_target all [get_files C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
place_ports {fmc_clk_n[0]} G16
set_property IOSTANDARD LVCMOS18 [get_ports [list {fmc_clk_n[0]}]]
place_ports fmc_clk_p G17
set_property IOSTANDARD LVCMOS18 [get_ports [list fmc_clk_p]]
place_ports {sma_clk_P[0]} H27
set_property IOSTANDARD TMDS_33 [get_ports [list {sma_clk_P[0]}]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {15} CONFIG.CLKOUT2_REQUESTED_PHASE {180.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {16.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {67.000} CONFIG.MMCM_CLKOUT1_DIVIDE {67} CONFIG.MMCM_CLKOUT1_PHASE {180.000} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {205.698} CONFIG.CLKOUT1_PHASE_ERROR {116.757} CONFIG.CLKOUT2_JITTER {205.698} CONFIG.CLKOUT2_PHASE_ERROR {116.757}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports fmc_clk_n] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
reset_run design_1_clk_wiz_0_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2] [get_bd_ports fmc_clk_n]
startgroup
create_bd_port -dir O -type clk fmc_clk_n
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out2] [get_bd_ports fmc_clk_n]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
