

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2'
================================================================
* Date:           Tue May 20 14:30:09 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_2  |       18|       18|         3|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_251 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 6 'alloca' 'i_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 8 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 0, i5 %i_251" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 9 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i5 %i_251" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%icmp_ln351 = icmp_eq  i5 %i, i5 17" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 12 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%i_276 = add i5 %i, i5 1" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 13 'add' 'i_276' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %for.inc.i.split, void %for.end.i.exitStub" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 14 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i32 0, i32 %zext_ln27" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 16 'getelementptr' 's_addr' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 17 'load' 's_load' <Predicate = (!icmp_ln351)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 %i_276, i5 %i_251" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 18 'store' 'store_ln346' <Predicate = (!icmp_ln351)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %shl_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 20 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %idx_read, i32 2, i32 8" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %zext_ln27_1, i7 %trunc_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 22 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %add_ln27" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 23 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i8 %in_0, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 24 'getelementptr' 'in_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%in_0_load = load i7 %in_0_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 25 'load' 'in_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i8 %in_1, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 'in_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%in_1_load = load i7 %in_1_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 27 'load' 'in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i8 %in_2, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 28 'getelementptr' 'in_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%in_2_load = load i7 %in_2_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 29 'load' 'in_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i8 %in_3, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 30 'getelementptr' 'in_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%in_3_load = load i7 %in_3_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 31 'load' 'in_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 32 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i6 %or_ln27" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 33 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i7 %zext_ln27_3, i7 %trunc_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 34 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %add_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 35 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_0_addr_1 = getelementptr i8 %in_0, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 36 'getelementptr' 'in_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%in_0_load_1 = load i7 %in_0_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 37 'load' 'in_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%in_1_addr_1 = getelementptr i8 %in_1, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 38 'getelementptr' 'in_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%in_1_load_1 = load i7 %in_1_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 39 'load' 'in_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%in_2_addr_1 = getelementptr i8 %in_2, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 40 'getelementptr' 'in_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%in_2_load_1 = load i7 %in_2_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 41 'load' 'in_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_3_addr_1 = getelementptr i8 %in_3, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 42 'getelementptr' 'in_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%in_3_load_1 = load i7 %in_3_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 43 'load' 'in_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 44 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln351)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 45 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln346 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 47 'specloopname' 'specloopname_ln351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_0_load = load i7 %in_0_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 48 'load' 'in_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_1_load = load i7 %in_1_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 49 'load' 'in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 50 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_2_load = load i7 %in_2_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 50 'load' 'in_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_3_load = load i7 %in_3_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 51 'load' 'in_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 52 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_0_load_1 = load i7 %in_0_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 52 'load' 'in_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_1_load_1 = load i7 %in_1_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 53 'load' 'in_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 54 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_2_load_1 = load i7 %in_2_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 54 'load' 'in_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_3_load_1 = load i7 %in_3_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 55 'load' 'in_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln352_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_3_load_1, i8 %in_2_load_1, i8 %in_1_load_1, i8 %in_0_load_1, i8 %in_3_load, i8 %in_2_load, i8 %in_1_load, i8 %in_0_load" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 56 'bitconcatenate' 'or_ln352_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln352 = xor i64 %s_load, i64 %or_ln352_6" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 57 'xor' 'xor_ln352' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln352 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %xor_ln352, i8 255" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 58 'store' 'store_ln352' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln351 = br void %for.inc.i" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 59 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln346', src/sha3/fips202.c:346->src/sha3/fips202.c:545) of constant 0 on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [10]  (1.588 ns)
	'load' operation 5 bit ('i', src/sha3/fips202.c:351->src/sha3/fips202.c:545) on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln351', src/sha3/fips202.c:351->src/sha3/fips202.c:545) [14]  (1.780 ns)
	'store' operation 0 bit ('store_ln346', src/sha3/fips202.c:346->src/sha3/fips202.c:545) of variable 'i', src/sha3/fips202.c:351->src/sha3/fips202.c:545 on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [52]  (1.588 ns)

 <State 2>: 4.192ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln27', src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545) [25]  (1.870 ns)
	'getelementptr' operation 7 bit ('in_0_addr', src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545) [27]  (0.000 ns)
	'load' operation 8 bit ('in_0_load', src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545) on array 'in_0' [28]  (2.322 ns)

 <State 3>: 6.566ns
The critical path consists of the following:
	'load' operation 8 bit ('in_0_load', src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545) on array 'in_0' [28]  (2.322 ns)
	'xor' operation 64 bit ('xor_ln352', src/sha3/fips202.c:352->src/sha3/fips202.c:545) [50]  (0.990 ns)
	'store' operation 0 bit ('store_ln352', src/sha3/fips202.c:352->src/sha3/fips202.c:545) of constant <constant:_ssdm_op_Write.bram.i64> on array 's' [51]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
