#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec  8 15:12:10 2021
# Process ID: 13424
# Current directory: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1
# Command line: vivado.exe -log ARM_TopLevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ARM_TopLevel.tcl -notrace
# Log file: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel.vdi
# Journal file: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ARM_TopLevel.tcl -notrace
Command: link_design -top ARM_TopLevel -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1141.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_Processor_Basys3.xdc]
Finished Parsing XDC File [C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_Processor_Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1141.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.008 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1141.008 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ff6a3272

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1360.098 ; gain = 219.090

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff6a3272

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ff6a3272

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1557cd878

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1557cd878

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1557cd878

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 94058056

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1575.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c80988a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1575.242 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c80988a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1575.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c80988a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.242 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.242 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c80988a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1575.242 ; gain = 434.234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1575.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ARM_TopLevel_drc_opted.rpt -pb ARM_TopLevel_drc_opted.pb -rpx ARM_TopLevel_drc_opted.rpx
Command: report_drc -file ARM_TopLevel_drc_opted.rpt -pb ARM_TopLevel_drc_opted.pb -rpx ARM_TopLevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7dddb67a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1622.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8c49281

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.633 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129af5130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129af5130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 129af5130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1668f24d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 173c3c1f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 173c3c1f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 31 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 27, total 31, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 31 LUTs, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.441 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           31  |              3  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           31  |              3  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 24996c635

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 24e0d5f92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24e0d5f92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a1ce442f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d55da83b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 148607741

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 221384df2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19e17a52c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15e7a19d2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13b504496

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1147e3bf4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 150732153

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 150732153

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: abb27490

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.269 | TNS=-2212.308 |
Phase 1 Physical Synthesis Initialization | Checksum: d7463dc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 7a76f625

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: abb27490

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.615. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16cbdf387

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16cbdf387

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16cbdf387

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16cbdf387

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16cbdf387

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.441 ; gain = 0.000

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dde0cf18

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000
Ending Placer Task | Checksum: 12e438a13

Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:10 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ARM_TopLevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ARM_TopLevel_utilization_placed.rpt -pb ARM_TopLevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ARM_TopLevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1622.441 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.45s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.441 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-322.630 |
Phase 1 Physical Synthesis Initialization | Checksum: 18096d45a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-322.630 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18096d45a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.683 | TNS=-322.630 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1].  Re-placed instance i_arm/i_datapath/InstrSig_reg[1]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.671 | TNS=-322.618 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1].  Re-placed instance i_arm/i_datapath/InstrSig_reg[1]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.660 | TNS=-322.607 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[1]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/Q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0].  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/i_idmem/D[1].  Re-placed instance i_arm/i_datapath/i_idmem/InstrSig[1]_i_1
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.611 | TNS=-322.846 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[4].  Re-placed instance i_arm/i_datapath/InstrSig_reg[14]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.595 | TNS=-322.809 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[1].  Re-placed instance i_arm/i_datapath/Data_reg[1]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-322.623 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[2].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[6]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/i_idmem/D[6].  Re-placed instance i_arm/i_datapath/i_idmem/InstrSig[6]_i_1
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.580 | TNS=-322.582 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[4].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[14]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[14].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[14]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.571 | TNS=-322.214 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[6].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_3
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[6].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_6_11_i_2
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[6]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_3_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.549 | TNS=-316.317 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[1].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[1]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.541 | TNS=-315.983 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Data_reg[31]_0[29].  Did not re-place instance i_arm/i_datapath/Data_reg[29]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Data_reg[31]_0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_29_29/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_29_29/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[29].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[29]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.509 | TNS=-315.605 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[8].  Re-placed instance i_arm/i_datapath/InstrSig_reg[23]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.496 | TNS=-315.423 |
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Decoder/A[7].  Re-placed instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_2
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/A[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.492 | TNS=-311.269 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[13].  Re-placed instance i_arm/i_datapath/InstrSig_reg[28]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.488 | TNS=-311.254 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[6].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[6]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.487 | TNS=-311.234 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[15].  Re-placed instance i_arm/i_datapath/InstrSig_reg[30]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.480 | TNS=-311.075 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[11].  Re-placed instance i_arm/i_datapath/Data_reg[11]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.478 | TNS=-311.047 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[6].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[6]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[1].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_8
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[1].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_2
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[1]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_8_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-310.395 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[13].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[28]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_28_28/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_28_28/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/i_idmem/D[28].  Re-placed instance i_arm/i_datapath/i_idmem/InstrSig[28]_i_1
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.476 | TNS=-309.899 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[4].  Re-placed instance i_arm/i_datapath/Data_reg[4]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.474 | TNS=-309.884 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[3].  Re-placed instance i_arm/i_datapath/InstrSig_reg[7]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.468 | TNS=-309.743 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[21].  Re-placed instance i_arm/i_datapath/Data_reg[21]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-309.676 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[6].  Re-placed instance i_arm/i_datapath/InstrSig_reg[21]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-309.656 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Data_reg[31]_0[4].  Did not re-place instance i_arm/i_datapath/Data_reg[4]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Data_reg[31]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_4_4/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[4].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[4]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-309.128 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[3].  Re-placed instance i_arm/i_datapath/Data_reg[3]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.460 | TNS=-308.617 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Q[7].  Re-placed instance i_arm/i_datapath/InstrSig_reg[22]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-308.565 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[1].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[5]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[5].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.452 | TNS=-308.527 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Data_reg[31]_0[11].  Did not re-place instance i_arm/i_datapath/Data_reg[11]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Data_reg[31]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_11_11/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_11_11/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[11].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[11]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.447 | TNS=-308.007 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[6].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[21]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_21_21/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_21_21/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[21].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[21]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[2].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_7
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[2].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_5
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[2]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_7_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.441 | TNS=-306.338 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/Data_reg[31]_0[31].  Re-placed instance i_arm/i_datapath/Data_reg[31]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/Data_reg[31]_0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-306.123 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[7].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_2
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[7].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_6_11_i_1
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[7]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_2_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-290.581 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[5].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[0].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_9
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[0].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_3
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[0]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_9_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-288.212 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Data_reg[31]_0[15].  Did not re-place instance i_arm/i_datapath/Data_reg[15]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Data_reg[31]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_15_15/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_15_15/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[15].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[15]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[4].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[4].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_7
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[4]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_5_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-286.356 |
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-286.234 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_14_14/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_14_14/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[14].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[14]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.390 | TNS=-286.012 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_21_21/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_21_21/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[5].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_4
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[5].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_6
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[5]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_4_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.384 | TNS=-281.840 |
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[3].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/WD3[3].  Did not re-place instance i_arm/i_controller/i_Decoder/RegFile_reg_r1_0_15_0_5_i_4
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Decoder/A[3]. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/WD3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.292 | TNS=-272.752 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6_n_0.  Re-placed instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.288 | TNS=-272.748 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6_n_0.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[19]_i_4_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[19]_i_4
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[15].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[19]_i_12
INFO: [Physopt 32-710] Processed net i_arm/i_datapath/ALUOut[19]_i_4_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_datapath/ALUOut[19]_i_4_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-272.167 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[23]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[23]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[23]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Decoder/SrcB__62[18].  Re-placed instance i_arm/i_controller/i_Decoder/ALUOut[23]_i_13
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.268 | TNS=-271.608 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[11]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[11]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[6].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[11]_i_13
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/SrcB__62[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-271.005 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[15]_i_4_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[15]_i_4
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[11].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[15]_i_12
INFO: [Physopt 32-710] Processed net i_arm/i_datapath/ALUOut[15]_i_4_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_datapath/ALUOut[15]_i_4_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.263 | TNS=-270.525 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[19]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[19]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[14].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[19]_i_13
INFO: [Physopt 32-710] Processed net i_arm/i_datapath/ALUOut[19]_i_5_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_datapath/ALUOut[19]_i_5_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.251 | TNS=-269.857 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[15]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[15]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Decoder/SrcB__62[10].  Re-placed instance i_arm/i_controller/i_Decoder/ALUOut[15]_i_13
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.233 | TNS=-268.563 |
INFO: [Physopt 32-572] Net i_arm/i_datapath/Q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[12].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[27]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[15]_i_2_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[15]_i_2
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[13].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[15]_i_10
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/SrcB__62[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB__62[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_7.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[19]_i_20
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.226 | TNS=-267.426 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[23]_i_4_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[23]_i_4
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[19].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[23]_i_12
INFO: [Physopt 32-710] Processed net i_arm/i_datapath/ALUOut[23]_i_4_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_datapath/ALUOut[23]_i_4_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB__62[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.223 | TNS=-267.279 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/ALUOut[23]_i_2_n_0.  Re-placed instance i_arm/i_datapath/ALUOut[23]_i_2
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/ALUOut[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.223 | TNS=-266.386 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_10
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB[0].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_14
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/SrcB[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_11.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/InstrSig_reg[27].  Did not re-place instance i_arm/i_controller/i_Decoder/Flags[0]_i_100
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/InstrSig_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[2].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[6]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0].  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[6].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[6]_i_1
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[1].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_8_comp
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_10
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB[0].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_14
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_11.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_21
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/InstrSig_reg[27].  Did not re-place instance i_arm/i_controller/i_Decoder/Flags[0]_i_100
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/InstrSig_reg[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.201 | TNS=-266.162 |
Phase 3 Critical Path Optimization | Checksum: 18096d45a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1622.441 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.201 | TNS=-266.162 |
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net i_arm/i_controller/i_Decoder/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.186 | TNS=-256.739 |
INFO: [Physopt 32-572] Net i_arm/i_datapath/Q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[12].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[27]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.173 | TNS=-256.697 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[4].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[14]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/Q[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN.  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]_replica
INFO: [Physopt 32-81] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.156 | TNS=-261.337 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1.  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]_replica_1
INFO: [Physopt 32-601] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1. Net driver i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]_replica_1 was replaced.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.155 | TNS=-252.943 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1.  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]_replica_1
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/Q[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_14_14/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[14].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[14]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[1].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_8_comp
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_10
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB[0].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_14
INFO: [Physopt 32-710] Processed net i_arm/i_datapath/ALUOut[3]_i_10_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_datapath/ALUOut[3]_i_10_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/SrcB[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-248.915 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7
INFO: [Physopt 32-134] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_11_n_0.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_11
INFO: [Physopt 32-710] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0. Critical path length was reduced through logic transformation on cell i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_comp.
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-248.845 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[9].  Re-placed instance i_arm/i_datapath/InstrSig_reg[9]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.121 | TNS=-248.827 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[1].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[5]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/i_idmem/D[5].  Re-placed instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.109 | TNS=-248.933 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[9].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[9]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_9_9/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[9].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[9]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-248.617 |
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[5].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_idmem/D[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[3].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[0].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_13
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/SrcB__62[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB__62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_12.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_20
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[26]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_23_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_23
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.087 | TNS=-248.017 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[4].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_5_comp
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_3_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_3
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[1].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_11
INFO: [Physopt 32-572] Net i_arm/i_controller/i_Decoder/SrcB__62[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB__62[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[8]_18.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_19
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/InstrSig_reg[8]_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[8]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37
INFO: [Physopt 32-572] Net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[5].  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[1]_i_4
INFO: [Physopt 32-81] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-248.279 |
INFO: [Physopt 32-572] Net i_arm/i_datapath/sh_shamt5[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/sh_shamt5[4].  Did not re-place instance i_arm/i_datapath/Flags[0]_i_67
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/sh_shamt5[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[1].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[5]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/Q[12].  Did not re-place instance i_arm/i_datapath/InstrSig_reg[27]
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_256_511_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[5].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.076 | TNS=-248.243 |
INFO: [Physopt 32-663] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[18].  Re-placed instance i_arm/i_datapath/InstrSig_reg[18]
INFO: [Physopt 32-735] Processed net i_arm/i_datapath/InstrSig_reg_n_0_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.075 | TNS=-248.237 |
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Decoder/Q[3].  Re-placed instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[3]
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Decoder/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-246.391 |
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1.  Did not re-place instance i_arm/i_controller/i_Decoder/FSM_sequential_state_reg[0]_replica_1
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/Q[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z.  Did not re-place instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_2
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Cond_Logic/i_datapath/i_ALU/Z. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0.  Re-placed instance i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_comp
INFO: [Physopt 32-735] Processed net i_arm/i_controller/i_Cond_Logic/Flags[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-246.372 |
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_idmem/D[5].  Did not re-place instance i_arm/i_datapath/i_idmem/InstrSig[5]_i_1
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/A[3].  Did not re-place instance i_arm/i_controller/i_Decoder/Instr_MEM_reg_0_255_0_0_i_6_comp
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/out[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/ALUOut[3]_i_5_n_0.  Did not re-place instance i_arm/i_datapath/ALUOut[3]_i_5
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/ALUOut[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_controller/i_Decoder/SrcB__62[0].  Did not re-place instance i_arm/i_controller/i_Decoder/ALUOut[3]_i_13
INFO: [Physopt 32-702] Processed net i_arm/i_controller/i_Decoder/SrcB__62[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[8]_18.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[3]_i_19
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/InstrSig_reg[8]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/ALUOut[7]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0.  Did not re-place instance i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_shifter/i_/Flags[0]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net i_arm/i_datapath/sh_shamt5[4].  Did not re-place instance i_arm/i_datapath/Flags[0]_i_67
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/sh_shamt5[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_arm/i_datapath/i_idmem/Instr_MEM_reg_0_255_5_5/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.073 | TNS=-246.350 |
Phase 4 Critical Path Optimization | Checksum: 18096d45a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1622.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.073 | TNS=-246.350 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.610  |         76.280  |            7  |              0  |                    61  |           0  |           2  |  00:00:35  |
|  Total          |          0.610  |         76.280  |            7  |              0  |                    61  |           0  |           3  |  00:00:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.441 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: b5ff8cc9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
579 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1ad9f0fe ConstDB: 0 ShapeSum: 49d56df1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dabb720a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1716.031 ; gain = 81.945
Post Restoration Checksum: NetGraph: a458b9c2 NumContArr: 3662b848 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dabb720a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1716.031 ; gain = 81.945

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dabb720a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1722.074 ; gain = 87.988

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dabb720a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1722.074 ; gain = 87.988
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 132c46b15

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1727.598 ; gain = 93.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.918 | TNS=-132.484| WHS=-0.155 | THS=-6.767 |

Phase 2 Router Initialization | Checksum: 18ec9b503

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1727.598 ; gain = 93.512

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1059
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1059
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18ec9b503

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1732.172 ; gain = 98.086
Phase 3 Initial Routing | Checksum: 1c7fa646b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1732.828 ; gain = 98.742
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                            i_arm/i_controller/i_Cond_Logic/Flags_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.846 | TNS=-1870.463| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23fc30986

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1732.828 ; gain = 98.742

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 376
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.364 | TNS=-1274.146| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22c377b8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1732.828 ; gain = 98.742

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.201 | TNS=-853.061| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13a4a56e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1732.828 ; gain = 98.742

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.998 | TNS=-762.945| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 17cfc8365

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1732.828 ; gain = 98.742

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.033 | TNS=-612.017| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18f6579cb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 1732.828 ; gain = 98.742
Phase 4 Rip-up And Reroute | Checksum: 18f6579cb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 1732.828 ; gain = 98.742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d3c2ebb4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1732.828 ; gain = 98.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.919 | TNS=-669.277| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14fd40e70

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14fd40e70

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785
Phase 5 Delay and Skew Optimization | Checksum: 14fd40e70

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d30b3ca

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.897 | TNS=-640.720| WHS=0.108  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12d30b3ca

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785
Phase 6 Post Hold Fix | Checksum: 12d30b3ca

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.651439 %
  Global Horizontal Routing Utilization  = 0.791124 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1997f81fe

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1997f81fe

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1641e2a0d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.897 | TNS=-640.720| WHS=0.108  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1641e2a0d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1734.871 ; gain = 100.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
601 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 1734.871 ; gain = 112.430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1742.703 ; gain = 7.832
INFO: [Common 17-1381] The checkpoint 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ARM_TopLevel_drc_routed.rpt -pb ARM_TopLevel_drc_routed.pb -rpx ARM_TopLevel_drc_routed.rpx
Command: report_drc -file ARM_TopLevel_drc_routed.rpt -pb ARM_TopLevel_drc_routed.pb -rpx ARM_TopLevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ARM_TopLevel_methodology_drc_routed.rpt -pb ARM_TopLevel_methodology_drc_routed.pb -rpx ARM_TopLevel_methodology_drc_routed.rpx
Command: report_methodology -file ARM_TopLevel_methodology_drc_routed.rpt -pb ARM_TopLevel_methodology_drc_routed.pb -rpx ARM_TopLevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ARM_TopLevel_power_routed.rpt -pb ARM_TopLevel_power_summary_routed.pb -rpx ARM_TopLevel_power_routed.rpx
Command: report_power -file ARM_TopLevel_power_routed.rpt -pb ARM_TopLevel_power_summary_routed.pb -rpx ARM_TopLevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
613 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ARM_TopLevel_route_status.rpt -pb ARM_TopLevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ARM_TopLevel_timing_summary_routed.rpt -pb ARM_TopLevel_timing_summary_routed.pb -rpx ARM_TopLevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ARM_TopLevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ARM_TopLevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ARM_TopLevel_bus_skew_routed.rpt -pb ARM_TopLevel_bus_skew_routed.pb -rpx ARM_TopLevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 15:15:47 2021...
#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec  8 15:16:18 2021
# Process ID: 11760
# Current directory: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1
# Command line: vivado.exe -log ARM_TopLevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ARM_TopLevel.tcl -notrace
# Log file: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel.vdi
# Journal file: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ARM_TopLevel.tcl -notrace
Command: open_checkpoint ARM_TopLevel_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1130.895 ; gain = 3.895
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1133.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1356.629 ; gain = 6.230
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1356.629 ; gain = 6.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1356.629 ; gain = 238.348
Command: write_bitstream -force ARM_TopLevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ARM_TopLevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  8 15:17:00 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1845.082 ; gain = 488.453
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 15:17:00 2021...
