$date
	Thu Apr 14 17:35:58 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#18
0"
#24
1"
0!
#30
0"
#36
1"
1!
#42
0"
#48
1"
0!
#54
0"
#60
1"
1!
#66
0"
#72
1"
0!
#78
0"
#84
1"
1!
#90
0"
#96
1"
0!
#102
0"
#108
1"
1!
#114
0"
#120
1"
0!
