<stg><name>Conv</name>


<trans_list>

<trans id="396" from="1" to="2">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="2" to="3">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="3" to="4">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="4" to="5">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="5" to="6">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="6" to="7">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="7" to="8">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="8" to="9">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="10">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="10" to="11">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="11" to="12">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="12" to="13">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="13" to="14">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="15">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="15" to="16">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="16" to="17">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="18">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="20" to="21">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="24">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="24" to="25">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="25" to="26">
<condition id="121">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="25">
<condition id="123">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="26" to="27">
<condition id="124">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="27" to="28">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="28" to="29">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="29" to="30">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="30" to="26">
<condition id="131">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="30" to="31">
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="31" to="32">
<condition id="135">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="31" to="57">
<condition id="134">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="32" to="33">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="33" to="34">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="34" to="35">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="35" to="31">
<condition id="142">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="35" to="35">
<condition id="144">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="35" to="36">
<condition id="145">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="36" to="37">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="37" to="38">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="38" to="35">
<condition id="153">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="38" to="39">
<condition id="154">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="39" to="40">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="40" to="41">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="41" to="42">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="42" to="43">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="43" to="44">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="44" to="45">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="45" to="46">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="46" to="47">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="47" to="48">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="48" to="49">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="49" to="50">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="50" to="51">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="51" to="52">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="52" to="53">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="53" to="54">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="54" to="55">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="55" to="56">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="56" to="38">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="57" to="58">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="58" to="59">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="59" to="60">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="60" to="61">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="61" to="62">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="62" to="63">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="63" to="64">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="64" to="65">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="65" to="66">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="66" to="67">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="67" to="68">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="68" to="69">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="69" to="70">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="70" to="71">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="71" to="72">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="72" to="73">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="73" to="74">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="74" to="75">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="75" to="30">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

]]></node>
<StgValue><ssdm name="feature_out_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)

]]></node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)

]]></node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

]]></node>
<StgValue><ssdm name="feature_in_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4  %relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)

]]></node>
<StgValue><ssdm name="relu_en_V_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5  %mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)

]]></node>
<StgValue><ssdm name="mode_V_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)

]]></node>
<StgValue><ssdm name="Sy_V_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

]]></node>
<StgValue><ssdm name="Sx_V_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

]]></node>
<StgValue><ssdm name="Ky_V_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

]]></node>
<StgValue><ssdm name="Kx_V_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:10  %CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)

]]></node>
<StgValue><ssdm name="CHout_V_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

]]></node>
<StgValue><ssdm name="Win_V_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:12  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

]]></node>
<StgValue><ssdm name="Hin_V_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:13  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

]]></node>
<StgValue><ssdm name="CHin_V_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:50  %lhs_V_cast = zext i8 %Kx_V_read to i9

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:51  %r_V = add i9 -1, %lhs_V_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:52  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:53  %p_neg4 = sub i9 1, %lhs_V_cast

]]></node>
<StgValue><ssdm name="p_neg4"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:54  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg4, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:55  %tmp_3 = sub i8 0, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:56  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:57  %pad_x_V = select i1 %tmp_18, i8 %tmp_3, i8 %tmp_6

]]></node>
<StgValue><ssdm name="pad_x_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:58  %lhs_V_1_cast = zext i8 %Ky_V_read to i9

]]></node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:59  %r_V_1 = add i9 -1, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:61  %p_neg = sub i9 1, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:63  %tmp_8 = sub i8 0, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:64  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_1, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65  %pad_y_V = select i1 %tmp_21, i8 %tmp_8, i8 %tmp_12

]]></node>
<StgValue><ssdm name="pad_y_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66  %p_1 = select i1 %mode_V_read, i8 %pad_x_V, i8 0

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67  %p_2 = select i1 %mode_V_read, i8 %pad_y_V, i8 0

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:68  %r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="17" op_0_bw="9">
<![CDATA[
_ifconv:69  %r_V_2_cast = zext i9 %r_V_2 to i17

]]></node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:70  %lhs_V_2_cast = zext i16 %Win_V_read to i17

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:71  %r_V_3 = add i17 %lhs_V_2_cast, %r_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:80  %r_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_2, i1 false)

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="17" op_0_bw="9">
<![CDATA[
_ifconv:81  %r_V_6_cast = zext i9 %r_V_6 to i17

]]></node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:82  %lhs_V_4_cast = zext i16 %Hin_V_read to i17

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:83  %r_V_7 = add i17 %lhs_V_4_cast, %r_V_6_cast

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:72  %r_V_3_cast = zext i17 %r_V_3 to i18

]]></node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="18" op_0_bw="8">
<![CDATA[
_ifconv:73  %rhs_V_2_cast = zext i8 %Kx_V_read to i18

]]></node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:74  %r_V_4 = sub i18 %r_V_3_cast, %rhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:75  %r_V_4_cast = sext i18 %r_V_4 to i19

]]></node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="19" op_0_bw="8">
<![CDATA[
_ifconv:76  %tmp_tr = zext i8 %Sx_V_read to i19

]]></node>
<StgValue><ssdm name="tmp_tr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:84  %r_V_7_cast = zext i17 %r_V_7 to i18

]]></node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="18" op_0_bw="8">
<![CDATA[
_ifconv:85  %rhs_V_5_cast = zext i8 %Ky_V_read to i18

]]></node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:86  %r_V_8 = sub i18 %r_V_7_cast, %rhs_V_5_cast

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:87  %r_V_8_cast = sext i18 %r_V_8 to i19

]]></node>
<StgValue><ssdm name="r_V_8_cast"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="19" op_0_bw="8">
<![CDATA[
_ifconv:88  %tmp_2_tr = zext i8 %Sy_V_read to i19

]]></node>
<StgValue><ssdm name="tmp_2_tr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="132" st_id="3" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="134" st_id="4" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="140" st_id="7" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="156" st_id="15" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="160" st_id="17" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="162" st_id="18" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="164" st_id="19" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="168" st_id="21" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="172" st_id="23" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="49" op_0_bw="30">
<![CDATA[
_ifconv:15  %tmp_29_cast = zext i30 %tmp_1 to i49

]]></node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="31" op_0_bw="30">
<![CDATA[
_ifconv:17  %tmp_30_cast = zext i30 %tmp_5 to i31

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="49" op_0_bw="30">
<![CDATA[
_ifconv:19  %tmp_33_cast = zext i30 %tmp_15 to i49

]]></node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="48" op_0_bw="30">
<![CDATA[
_ifconv:21  %tmp_35_cast = zext i30 %tmp_16 to i48

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:27  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:28  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:29  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:30  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:31  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:32  call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:33  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:34  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:35  call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:36  call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:37  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:38  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:39  call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:40  call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:41  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:42  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:43  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:44  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:45  call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:46  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:47  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:48  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ifconv:49  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:77  %tmp_13 = sdiv i19 %r_V_4_cast, %tmp_tr

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="19">
<![CDATA[
_ifconv:78  %tmp_29 = trunc i19 %tmp_13 to i16

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:79  %Wout_V = add i16 1, %tmp_29

]]></node>
<StgValue><ssdm name="Wout_V"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:89  %tmp_14 = sdiv i19 %r_V_8_cast, %tmp_2_tr

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="16" op_0_bw="19">
<![CDATA[
_ifconv:90  %tmp_30 = trunc i19 %tmp_14 to i16

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:91  %tmp_7 = add i16 1, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:92  %tmp_9 = zext i8 %Sy_V_read to i16

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:93  %tmp_s = zext i8 %p_2 to i16

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:94  %tmp_10 = zext i8 %Sx_V_read to i16

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:95  %tmp_11 = zext i8 %p_1 to i16

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:96  %rhs_V_1 = zext i16 %CHin_V_read to i32

]]></node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="48" op_0_bw="16">
<![CDATA[
_ifconv:97  %rhs_V_2 = zext i16 %Win_V_read to i48

]]></node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:98  %rhs_V_1_cast = zext i8 %Kx_V_read to i16

]]></node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="48" op_0_bw="16">
<![CDATA[
_ifconv:99  %rhs_V_8_cast = zext i16 %CHout_V_read to i48

]]></node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="24" op_0_bw="16">
<![CDATA[
_ifconv:100  %rhs_V_10_cast = zext i16 %CHin_V_read to i24

]]></node>
<StgValue><ssdm name="rhs_V_10_cast"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:101  %rhs_V_9_cast = zext i16 %CHout_V_read to i32

]]></node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:102  %rhs_V_7_cast = zext i16 %Wout_V to i32

]]></node>
<StgValue><ssdm name="rhs_V_7_cast"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:103  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %i_op_assign_s = phi i16 [ 0, %_ifconv ], [ %cout, %.preheader1153 ]

]]></node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i16 %i_op_assign_s, %CHout_V_read

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:3  %cout = add i16 %i_op_assign_s, 1

]]></node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %4, label %.preheader1153.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="31" op_0_bw="16">
<![CDATA[
.preheader1153.preheader:0  %tmp_15_cast = zext i16 %i_op_assign_s to i31

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="16">
<![CDATA[
.preheader1153.preheader:1  %tmp_17_cast = zext i16 %i_op_assign_s to i32

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader1153.preheader:2  %bias6_sum = add i31 %tmp_15_cast, %tmp_30_cast

]]></node>
<StgValue><ssdm name="bias6_sum"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="31">
<![CDATA[
.preheader1153.preheader:3  %bias6_sum_cast = zext i31 %bias6_sum to i64

]]></node>
<StgValue><ssdm name="bias6_sum_cast"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader1153.preheader:4  %gmem_addr = getelementptr inbounds float* %gmem, i64 %bias6_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader1153.preheader:5  br label %.preheader1153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1153:0  %i_op_assign_1 = phi i16 [ 0, %.preheader1153.preheader ], [ %i, %.preheader1152 ]

]]></node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1153:1  %phi_mul1 = phi i16 [ 0, %.preheader1153.preheader ], [ %next_mul1, %.preheader1152 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1153:2  %next_mul1 = add i16 %phi_mul1, %tmp_9

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="16">
<![CDATA[
.preheader1153:3  %i_op_assign_10_cast8 = zext i16 %i_op_assign_1 to i32

]]></node>
<StgValue><ssdm name="i_op_assign_10_cast8"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1153:4  %exitcond2 = icmp eq i16 %i_op_assign_1, %tmp_7

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1153:5  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1153:6  %i = add i16 %i_op_assign_1, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1153:7  br i1 %exitcond2, label %.loopexit, label %.preheader1152.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1152.preheader:0  %tmp_17 = sub i16 %phi_mul1, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1152.preheader:1  %r_V_10 = mul i32 %i_op_assign_10_cast8, %rhs_V_7_cast

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="48" op_0_bw="32">
<![CDATA[
.preheader1152.preheader:2  %r_V_10_cast = zext i32 %r_V_10 to i48

]]></node>
<StgValue><ssdm name="r_V_10_cast"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="248" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="249" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1152.preheader:3  %r_V_5 = mul i48 %r_V_10_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader1152.preheader:4  br label %.preheader1152

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1152:0  %i_op_assign_2 = phi i16 [ %j, %3 ], [ 0, %.preheader1152.preheader ]

]]></node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1152:1  %r_V_11 = phi i32 [ %next_mul3, %3 ], [ 0, %.preheader1152.preheader ]

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1152:2  %phi_mul3 = phi i16 [ %next_mul2, %3 ], [ 0, %.preheader1152.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1152:3  %next_mul2 = add i16 %phi_mul3, %tmp_10

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1152:4  %next_mul3 = add i32 %r_V_11, %rhs_V_9_cast

]]></node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1152:5  %exitcond = icmp eq i16 %i_op_assign_2, %Wout_V

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1152:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1152:7  %j = add i16 %i_op_assign_2, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1152:8  br i1 %exitcond, label %.preheader1153, label %.preheader1151.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1151.preheader:0  %tmp_19 = sub i16 %phi_mul3, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader1151.preheader:1  br label %.preheader1151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1151:0  %sum = phi float [ 0.000000e+00, %.preheader1151.preheader ], [ %sum_1, %.preheader1150 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="263" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader1151:1  %i_op_assign_3 = phi i8 [ 0, %.preheader1151.preheader ], [ %ii, %.preheader1150 ]

]]></node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="264" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1151:2  %r_V_18 = phi i16 [ 0, %.preheader1151.preheader ], [ %next_mul4, %.preheader1150 ]

]]></node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1151:3  %next_mul4 = add i16 %r_V_18, %rhs_V_1_cast

]]></node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1151:4  %exitcond3 = icmp eq i8 %i_op_assign_3, %Ky_V_read

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1151:5  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1151:6  %ii = add i8 %i_op_assign_3, 1

]]></node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1151:7  br i1 %exitcond3, label %3, label %.preheader1150.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="16" op_0_bw="8">
<![CDATA[
.preheader1150.preheader:0  %tmp_25 = zext i8 %i_op_assign_3 to i16

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1150.preheader:1  %h_V = add i16 %tmp_17, %tmp_25

]]></node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="16">
<![CDATA[
.preheader1150.preheader:2  %lhs_V = sext i16 %h_V to i32

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="17" op_0_bw="16">
<![CDATA[
.preheader1150.preheader:3  %lhs_V_15_cast = sext i16 %h_V to i17

]]></node>
<StgValue><ssdm name="lhs_V_15_cast"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1150.preheader:4  %r_V_16 = mul nsw i32 %rhs_V_1, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1150.preheader:9  %slt = icmp slt i17 %lhs_V_15_cast, %lhs_V_4_cast

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp3 = add i32 %tmp_17_cast, %r_V_11

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="48" op_0_bw="32">
<![CDATA[
:14  %tmp3_cast = zext i32 %tmp3 to i48

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="279" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:15  %tmp_24 = add i48 %r_V_5, %tmp3_cast

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="49" op_0_bw="48">
<![CDATA[
:16  %tmp_26_cast_cast = zext i48 %tmp_24 to i49

]]></node>
<StgValue><ssdm name="tmp_26_cast_cast"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:17  %feature_out8_sum = add i49 %tmp_29_cast, %tmp_26_cast_cast

]]></node>
<StgValue><ssdm name="feature_out8_sum"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="49">
<![CDATA[
:18  %feature_out8_sum_cast = zext i49 %feature_out8_sum to i64

]]></node>
<StgValue><ssdm name="feature_out8_sum_cast"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_out8_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="48" op_0_bw="32">
<![CDATA[
.preheader1150.preheader:5  %lhs_V_2 = sext i32 %r_V_16 to i48

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="287" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1150.preheader:6  %r_V_12 = mul nsw i48 %lhs_V_2, %rhs_V_2

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="16">
<![CDATA[
.preheader1150.preheader:7  %lhs_V_10_cast = zext i16 %r_V_18 to i32

]]></node>
<StgValue><ssdm name="lhs_V_10_cast"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1150.preheader:8  %r_V_13 = mul i32 %lhs_V_10_cast, %rhs_V_1

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1150.preheader:10  %rev = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
.preheader1150.preheader:11  br label %.preheader1150

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1150:0  %sum_1 = phi float [ %sum, %.preheader1150.preheader ], [ %sum_1, %0 ], [ %sum_1, %1 ], [ %sum_2, %.preheader ]

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1150:1  %i_op_assign_5 = phi i8 [ 0, %.preheader1150.preheader ], [ %jj, %.preheader ], [ %jj, %1 ], [ %jj, %0 ]

]]></node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader1150:2  %r_V_19 = phi i24 [ 0, %.preheader1150.preheader ], [ %next_mul5, %.preheader ], [ %next_mul5, %1 ], [ %next_mul5, %0 ]

]]></node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1150:3  %next_mul5 = add i24 %r_V_19, %rhs_V_10_cast

]]></node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1150:4  %exitcond4 = icmp eq i8 %i_op_assign_5, %Kx_V_read

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1150:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1150:6  %jj = add i8 %i_op_assign_5, 1

]]></node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1150:7  br i1 %exitcond4, label %.preheader1151, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="16" op_0_bw="8">
<![CDATA[
:0  %tmp_26 = zext i8 %i_op_assign_5 to i16

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %w_V = add i16 %tmp_26, %tmp_19

]]></node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_27 = or i16 %w_V, %h_V

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:3  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27, i32 15)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %brmerge = or i1 %tmp_32, %rev

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %brmerge, label %.preheader1150, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V_1 = sext i16 %w_V to i32

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="17" op_0_bw="16">
<![CDATA[
:1  %lhs_V_11_cast = sext i16 %w_V to i17

]]></node>
<StgValue><ssdm name="lhs_V_11_cast"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_28 = icmp slt i17 %lhs_V_11_cast, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_28, label %.preheader.preheader, label %.preheader1150

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %r_V_14 = mul nsw i32 %rhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %rhs_V_12_cast = sext i32 %r_V_14 to i48

]]></node>
<StgValue><ssdm name="rhs_V_12_cast"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:2  %r_V_15 = add i48 %r_V_12, %rhs_V_12_cast

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="24">
<![CDATA[
.preheader.preheader:3  %lhs_V_14_cast = zext i24 %r_V_19 to i32

]]></node>
<StgValue><ssdm name="lhs_V_14_cast"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp = add i32 %r_V_13, %lhs_V_14_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_cast = zext i32 %tmp to i48

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="brmerge" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="317" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="318" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:6  %tmp1 = mul i48 %tmp_cast, %rhs_V_8_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum_2 = phi float [ %sum_4, %2 ], [ %sum_1, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:1  %i_op_assign = phi i16 [ %cin, %2 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %r_V_20 = phi i32 [ %next_mul, %2 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:3  %exitcond5 = icmp eq i16 %i_op_assign, %CHin_V_read

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:5  %cin = add i16 %i_op_assign, 1

]]></node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond5, label %.preheader1150, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="48" op_0_bw="16">
<![CDATA[
:0  %rhs_V_14_cast = zext i16 %i_op_assign to i48

]]></node>
<StgValue><ssdm name="rhs_V_14_cast"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %r_V_17 = add i48 %rhs_V_14_cast, %r_V_15

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:2  %feature_in2_sum9 = add i48 %r_V_17, %tmp_35_cast

]]></node>
<StgValue><ssdm name="feature_in2_sum9"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="48">
<![CDATA[
:3  %feature_in2_sum9_cast = sext i48 %feature_in2_sum9 to i64

]]></node>
<StgValue><ssdm name="feature_in2_sum9_cast"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum9_cast

]]></node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %next_mul = add i32 %rhs_V_9_cast, %r_V_20

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp2 = add i32 %tmp_17_cast, %r_V_20

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="48" op_0_bw="32">
<![CDATA[
:9  %tmp2_cast = zext i32 %tmp2 to i48

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:10  %tmp_33 = add i48 %tmp1, %tmp2_cast

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="49" op_0_bw="48">
<![CDATA[
:11  %tmp_36_cast_cast = zext i48 %tmp_33 to i49

]]></node>
<StgValue><ssdm name="tmp_36_cast_cast"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:12  %W4_sum = add i49 %tmp_36_cast_cast, %tmp_33_cast

]]></node>
<StgValue><ssdm name="W4_sum"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="49">
<![CDATA[
:13  %W4_sum_cast = zext i49 %W4_sum to i64

]]></node>
<StgValue><ssdm name="W4_sum_cast"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %W4_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="340" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="341" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="343" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="344" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="345" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="347" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="348" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="349" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="350" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="351" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="352" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="353" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

]]></node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="354" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="355" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="356" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="357" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="358" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="359" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="360" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_4 = fadd float %sum_2, %tp

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="361" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_4 = fadd float %sum_2, %tp

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="362" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_4 = fadd float %sum_2, %tp

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="363" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_4 = fadd float %sum_2, %tp

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="364" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_4 = fadd float %sum_2, %tp

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="366" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="367" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="368" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="369" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="370" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="371" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="372" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="373" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum, %gmem_addr_read

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="374" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum, %gmem_addr_read

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="375" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum, %gmem_addr_read

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="376" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum, %gmem_addr_read

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="377" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sum_3 = fadd float %sum, %gmem_addr_read

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="378" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32">
<![CDATA[
:3  %sum_4_to_int = bitcast float %sum_3 to i32

]]></node>
<StgValue><ssdm name="sum_4_to_int"/></StgValue>
</operation>

<operation id="379" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="380" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_31 = trunc i32 %sum_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="381" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %notlhs = icmp ne i8 %tmp_20, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="382" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %notrhs = icmp eq i23 %tmp_31, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="383" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_22 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="384" st_id="69" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_23 = fcmp olt float %sum_3, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="385" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %rhs_V = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="386" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %r_V_9 = and i1 %rhs_V, %relu_en_V_read

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="387" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %p_s = select i1 %r_V_9, float 0.000000e+00, float %sum_3

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="388" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="389" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %p_s, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="390" st_id="71" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="391" st_id="72" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="392" st_id="73" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="393" st_id="74" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="394" st_id="75" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="395" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader1152

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
