

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Wed Aug 24 16:18:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.473 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      762|      762|  7.902 us|  7.902 us|  762|  762|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolution2_fix_Pipeline_Initialization_Conv2_Loop_fu_402  |convolution2_fix_Pipeline_Initialization_Conv2_Loop  |       18|       18|  0.187 us|  0.187 us|   18|   18|       no|
        |grp_convolution2_fix_Pipeline_Convolution2_loop_fu_474          |convolution2_fix_Pipeline_Convolution2_loop          |      721|      721|  7.477 us|  7.477 us|  721|  721|       no|
        |grp_convolution2_fix_Pipeline_VITIS_LOOP_247_2_fu_628           |convolution2_fix_Pipeline_VITIS_LOOP_247_2           |       18|       18|  0.187 us|  0.187 us|   18|   18|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       90|  160|   29618|  18657|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       90|  160|   29627|  18857|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       32|   72|      27|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+-------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution2_fix_Pipeline_Convolution2_loop_fu_474          |convolution2_fix_Pipeline_Convolution2_loop          |       90|  160|  27254|  14447|    0|
    |grp_convolution2_fix_Pipeline_Initialization_Conv2_Loop_fu_402  |convolution2_fix_Pipeline_Initialization_Conv2_Loop  |        0|    0|   2357|   4060|    0|
    |grp_convolution2_fix_Pipeline_VITIS_LOOP_247_2_fu_628           |convolution2_fix_Pipeline_VITIS_LOOP_247_2           |        0|    0|      7|    150|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                           |                                                     |       90|  160|  29618|  18657|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  37|          7|    1|          7|
    |m_0_address0  |  14|          3|    9|         27|
    |m_0_ce0       |  14|          3|    1|          3|
    |m_0_ce1       |   9|          2|    1|          2|
    |m_0_ce10      |   9|          2|    1|          2|
    |m_0_ce11      |   9|          2|    1|          2|
    |m_0_ce12      |   9|          2|    1|          2|
    |m_0_ce13      |   9|          2|    1|          2|
    |m_0_ce14      |   9|          2|    1|          2|
    |m_0_ce15      |   9|          2|    1|          2|
    |m_0_ce2       |   9|          2|    1|          2|
    |m_0_ce3       |   9|          2|    1|          2|
    |m_0_ce4       |   9|          2|    1|          2|
    |m_0_ce5       |   9|          2|    1|          2|
    |m_0_ce6       |   9|          2|    1|          2|
    |m_0_ce7       |   9|          2|    1|          2|
    |m_0_ce8       |   9|          2|    1|          2|
    |m_0_ce9       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 200|         43|   26|         67|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |grp_convolution2_fix_Pipeline_Convolution2_loop_fu_474_ap_start_reg          |  1|   0|    1|          0|
    |grp_convolution2_fix_Pipeline_Initialization_Conv2_Loop_fu_402_ap_start_reg  |  1|   0|    1|          0|
    |grp_convolution2_fix_Pipeline_VITIS_LOOP_247_2_fu_628_ap_start_reg           |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        |  9|   0|    9|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|m_0_address0    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce0         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q0          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address1    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce1         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q1          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address2    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce2         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q2          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address3    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce3         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q3          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address4    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce4         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q4          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address5    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce5         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q5          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address6    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce6         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q6          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address7    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce7         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q7          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address8    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce8         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q8          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address9    |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce9         |  out|    1|   ap_memory|               m_0|         array|
|m_0_q9          |   in|   36|   ap_memory|               m_0|         array|
|m_0_address10   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce10        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q10         |   in|   36|   ap_memory|               m_0|         array|
|m_0_address11   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce11        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q11         |   in|   36|   ap_memory|               m_0|         array|
|m_0_address12   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce12        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q12         |   in|   36|   ap_memory|               m_0|         array|
|m_0_address13   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce13        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q13         |   in|   36|   ap_memory|               m_0|         array|
|m_0_address14   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce14        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q14         |   in|   36|   ap_memory|               m_0|         array|
|m_0_address15   |  out|    9|   ap_memory|               m_0|         array|
|m_0_ce15        |  out|    1|   ap_memory|               m_0|         array|
|m_0_q15         |   in|   36|   ap_memory|               m_0|         array|
|out_0_address0  |  out|    4|   ap_memory|             out_0|         array|
|out_0_ce0       |  out|    1|   ap_memory|             out_0|         array|
|out_0_we0       |  out|    1|   ap_memory|             out_0|         array|
|out_0_d0        |  out|   35|   ap_memory|             out_0|         array|
+----------------+-----+-----+------------+------------------+--------------+

