
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_be/src/v/bp_be_checker/bp_be_detector.v Cov: 97% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre style="margin:0; padding:0 ">   4:  *   bp_be_detector.v</pre>
<pre style="margin:0; padding:0 ">   5:  * </pre>
<pre style="margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="margin:0; padding:0 ">   7:  *   </pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  * Notes:</pre>
<pre style="margin:0; padding:0 ">  10:  *   We don't need the entirety of the calc_status structure here, but for simplicity </pre>
<pre style="margin:0; padding:0 ">  11:  *     we pass it all. If the compiler doesn't flatten and optimize, we can do it ourselves.</pre>
<pre style="margin:0; padding:0 ">  12:  *   We should get rid of the magic numbers here and replace with constants based on pipeline</pre>
<pre style="margin:0; padding:0 ">  13:  *     stages. However, like the calculator, this is a high risk change that should be postponed</pre>
<pre style="margin:0; padding:0 ">  14:  */</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16: module bp_be_detector </pre>
<pre style="margin:0; padding:0 ">  17:  import bp_common_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:  import bp_common_aviary_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:  import bp_common_rv64_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:  import bp_be_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:    `declare_bp_proc_params(cfg_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:    // Generated parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:    , localparam isd_status_width_lp = `bp_be_isd_status_width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:    , localparam calc_status_width_lp = `bp_be_calc_status_width(vaddr_width_p, branch_metadata_fwd_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:    )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   (input                               clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:    , input                             reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:    // Dependency information</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , input [isd_status_width_lp-1:0]   isd_status_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    , input [calc_status_width_lp-1:0]  calc_status_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    , input [vaddr_width_p-1:0]         expected_npc_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , input                             mmu_cmd_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:    , input                             credits_full_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:    , input                             credits_empty_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , input                             flush_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    // Pipeline control signals from the checker to the calculator</pre>
<pre id="id42" style="background-color: #FFB6C1; margin:0; padding:0 ">  42:    , output                            chk_dispatch_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:    , output                            chk_roll_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , output                            chk_poison_iss_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:    , output                            chk_poison_isd_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:    , output                            chk_poison_ex1_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:    , output                            chk_poison_ex2_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50: `declare_bp_be_internal_if_structs(vaddr_width_p, paddr_width_p, asid_width_p, branch_metadata_fwd_width_p); </pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52: // Casting </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53: bp_be_isd_status_s       isd_status_cast_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54: bp_be_calc_status_s      calc_status_cast_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55: bp_be_dep_status_s [4:0] dep_status_li;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57: assign isd_status_cast_i  = isd_status_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58: assign calc_status_cast_i = calc_status_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59: assign dep_status_li      = calc_status_cast_i.dep_status;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60: </pre>
<pre id="id61" style="background-color: #FFB6C1; margin:0; padding:0 ">  61: // Suppress unused inputs</pre>
<pre style="margin:0; padding:0 ">  62: wire unused = &{clk_i, reset_i};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63: </pre>
<pre style="margin:0; padding:0 ">  64: // Declare intermediate signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65: // Integer data hazards</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66: logic [2:0] irs1_data_haz_v , irs2_data_haz_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67: // Floating point data hazards</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68: logic [2:0] frs1_data_haz_v , frs2_data_haz_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69: logic [2:0] rs1_match_vector, rs2_match_vector;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71: logic fence_haz_v, serial_haz_v, data_haz_v, struct_haz_v, mispredict_v, mem_in_pipe_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73: always_comb </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     // Generate matches for rs1 and rs2.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     // 3 stages because we only care about ex1, ex2, and iwb dependencies. fwb dependencies</pre>
<pre style="margin:0; padding:0 ">  77:     //   can be handled through forwarding</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     for(integer i = 0; i < 3; i++) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:       begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:         rs1_match_vector[i] = (isd_status_cast_i.isd_rs1_addr != '0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:                               & (isd_status_cast_i.isd_rs1_addr == dep_status_li[i].rd_addr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:         rs2_match_vector[i] = (isd_status_cast_i.isd_rs2_addr != '0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:                               & (isd_status_cast_i.isd_rs2_addr == dep_status_li[i].rd_addr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:       end</pre>
<pre style="margin:0; padding:0 ">  86: </pre>
<pre style="margin:0; padding:0 ">  87:     // Detect integer and float data hazards for EX1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:     irs1_data_haz_v[0] = (isd_status_cast_i.isd_irs1_v & rs1_match_vector[0])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:                          & (dep_status_li[0].mul_iwb_v | dep_status_li[0].mem_iwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:     irs2_data_haz_v[0] = (isd_status_cast_i.isd_irs2_v & rs2_match_vector[0])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:                          & (dep_status_li[0].mul_iwb_v | dep_status_li[0].mem_iwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:     frs1_data_haz_v[0] = (isd_status_cast_i.isd_frs1_v & rs1_match_vector[0])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:                          & (dep_status_li[0].mem_fwb_v | dep_status_li[0].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     frs2_data_haz_v[0] = (isd_status_cast_i.isd_frs2_v & rs2_match_vector[0])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:                          & (dep_status_li[0].mem_fwb_v | dep_status_li[0].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     // Detect integer and float data hazards for EX2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     irs1_data_haz_v[1] = (isd_status_cast_i.isd_irs1_v & rs1_match_vector[1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:                          & (dep_status_li[1].mem_iwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     irs2_data_haz_v[1] = (isd_status_cast_i.isd_irs2_v & rs2_match_vector[1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:                          & (dep_status_li[1].mem_iwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     frs1_data_haz_v[1] = (isd_status_cast_i.isd_frs1_v & rs1_match_vector[1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:                          & (dep_status_li[1].mem_fwb_v | dep_status_li[1].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     frs2_data_haz_v[1] = (isd_status_cast_i.isd_frs2_v & rs2_match_vector[1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:                          & (dep_status_li[1].mem_fwb_v | dep_status_li[1].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112: </pre>
<pre style="margin:0; padding:0 "> 113:     // Detect float data hazards for IWB. Integer dependencies can be handled by forwarding</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:     irs1_data_haz_v[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:     irs2_data_haz_v[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:     frs1_data_haz_v[2] = (isd_status_cast_i.isd_frs1_v & rs1_match_vector[2])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:                          & (dep_status_li[2].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:     frs2_data_haz_v[2] = (isd_status_cast_i.isd_frs2_v & rs2_match_vector[2])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:                          & (dep_status_li[2].fp_fwb_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:     mem_in_pipe_v      = dep_status_li[0].mem_v | dep_status_li[1].mem_v | dep_status_li[2].mem_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:     fence_haz_v        = (isd_status_cast_i.isd_fence_v & (~credits_empty_i | mem_in_pipe_v))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:                          | (isd_status_cast_i.isd_mem_v & credits_full_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:     serial_haz_v       = dep_status_li[0].serial_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:                          | dep_status_li[1].serial_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:                          | dep_status_li[2].serial_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:                          | dep_status_li[3].serial_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:     // Combine all data hazard information</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:     // TODO: Parameterize away floating point data hazards without hardware support</pre>
<pre style="margin:0; padding:0 "> 134:     data_haz_v = (|irs1_data_haz_v) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:                  | (|irs2_data_haz_v) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:                  | (|frs1_data_haz_v) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:                  | (|frs2_data_haz_v);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:     // Combine all structural hazard information</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:     struct_haz_v = ~mmu_cmd_ready_i | fence_haz_v | serial_haz_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:     // Detect misprediction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:     mispredict_v = (calc_status_cast_i.ex1_v & (calc_status_cast_i.ex1_pc != expected_npc_i));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   end</pre>
<pre style="margin:0; padding:0 "> 145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146: // Generate calculator control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147: assign chk_dispatch_v_o = ~(data_haz_v | struct_haz_v); </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148: assign chk_roll_o       = calc_status_cast_i.mem3_miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150: assign chk_poison_iss_o = mispredict_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:                           | flush_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:                           | calc_status_cast_i.mem3_miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:                           </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154: assign chk_poison_isd_o = mispredict_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:                           | flush_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:                           | calc_status_cast_i.mem3_miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157: </pre>
<pre id="id158" style="background-color: #FFB6C1; margin:0; padding:0 "> 158: assign chk_poison_ex1_o = mispredict_v</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:                           | flush_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:                           | calc_status_cast_i.mem3_miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161: </pre>
<pre style="margin:0; padding:0 "> 162: assign chk_poison_ex2_o = flush_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:                           | calc_status_cast_i.mem3_miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164: </pre>
<pre style="margin:0; padding:0 "> 165: endmodule</pre>
<pre style="margin:0; padding:0 "> 166: </pre>
<pre style="margin:0; padding:0 "> 167: </pre>
</body>
</html>
