Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\9no Semestre\Arquitectura de Computadoras\Practicas\Arquitectura\ALU\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "G:\9no Semestre\Arquitectura de Computadoras\Practicas\Arquitectura\ALU\ALU.vhd".
    Found 1-bit register for signal <car>.
    Found 1-bit register for signal <zero>.
    Found 4-bit register for signal <total>.
    Found 4-bit adder for signal <tmpa[3]_tmpb[3]_add_2_OUT> created at line 28.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT<3:0>> created at line 57.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_20_OUT<3:0>> created at line 60.
    Found 4-bit comparator lessequal for signal <n0004> created at line 30
    Found 4-bit comparator lessequal for signal <n0006> created at line 30
    Found 4-bit comparator lessequal for signal <n0009> created at line 31
    Found 4-bit comparator lessequal for signal <n0015> created at line 35
    Found 4-bit comparator lessequal for signal <n0019> created at line 36
    Found 4-bit comparator greater for signal <tmpb[3]_INV_9_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 3
 1-bit register                                        : 2
 4-bit register                                        : 1
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 9

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.
FlipFlop total_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop total_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop total_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop total_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 27
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 12
#      LUT6                        : 7
#      MUXF7                       : 4
# FlipFlops/Latches                : 10
#      FDE_1                       : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 12
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  11440     0%  
 Number of Slice LUTs:                   23  out of   5720     0%  
    Number used as Logic:                23  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     25
   Number with an unused Flip Flop:      19  out of     25    76%  
   Number with an unused LUT:             2  out of     25     8%  
   Number of fully used LUT-FF pairs:     4  out of     25    16%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    160    11%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.811ns (Maximum Frequency: 552.181MHz)
   Minimum input arrival time before clock: 8.072ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.811ns (frequency: 552.181MHz)
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Delay:               1.811ns (Levels of Logic = 1)
  Source:            total_2 (FF)
  Destination:       zero (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: total_2 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.525   0.958  total_2 (total_2)
     LUT6:I2->O            1   0.254   0.000  Mmux__n008911 (_n0089)
     FDE_1:D                   0.074          zero
    ----------------------------------------
    Total                      1.811ns (0.853ns logic, 0.958ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 817 / 20
-------------------------------------------------------------------------
Offset:              8.072ns (Levels of Logic = 7)
  Source:            b<1> (PAD)
  Destination:       total_3 (FF)
  Destination Clock: clk falling

  Data Path: b<1> to total_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.080  b_1_IBUF (b_1_IBUF)
     LUT4:I0->O            2   0.254   0.954  tmpb[3]_INV_9_o1_SW0 (N2)
     LUT5:I2->O            7   0.235   1.138  tmpb[3]_INV_9_o1 (tmpb[3]_INV_9_o)
     LUT5:I2->O            2   0.235   1.156  Mmux__n0100_rs_lut<2>1 (Mmux__n0100_rs_lut<2>)
     LUT5:I0->O            2   0.254   0.954  Mmux__n010643_SW0 (N4)
     LUT6:I3->O            1   0.235   0.000  Mmux__n010644_G (N13)
     MUXF7:I1->O           2   0.175   0.000  Mmux__n010644 (_n0106<3>)
     FDE_1:D                   0.074          total_3
    ----------------------------------------
    Total                      8.072ns (2.790ns logic, 5.282ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            total_3_1 (FF)
  Destination:       salida<3> (PAD)
  Source Clock:      clk falling

  Data Path: total_3_1 to salida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.525   0.681  total_3_1 (total_3_1)
     OBUF:I->O                 2.912          salida_3_OBUF (salida<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.811|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 33.74 secs
 
--> 

Total memory usage is 258688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

