Circuit s344;

Node
   START,B0,B1,B2,B3,A0,A1,A2
   ,A3,CT2,CT1,CT0,ACVQN3,ACVQN2,ACVQN1,ACVQN0
   ,MRVQN3,MRVQN2,MRVQN1,MRVQN0,AX3,AX2,AX1,AX0
   ,CNTVG3VQN,CNTVG2VQN,CNTVG1VQN,P7,P6,P5,P4,P3
   ,P2,P1,P0,CNTVCON0,CT1N,ACVPCN,CNTVCO0,AMVS0N
   ,READY,BMVS0N,AMVG5VS0P,AMVG4VS0P,AMVG3VS0P,AMVG2VS0P,AD0,AD1
   ,AD2,AD3,CNTVG3VD1,CNTVG1VD1,BMVG5VS0P,BMVG4VS0P,BMVG3VS0P,BMVG2VS0P
   ,SMVS0N,MRVSHLDN,ADDVC1,SMVG5VS0P,SMVG4VS0P,SMVG3VS0P,SMVG2VS0P,CNTVG1VZ
   ,AM3,AM2,AM1,AM0,S0,BM3,BM2,BM1
   ,BM0,ADDVC2,S1,ADDVC3,S2,SM0,CO,S3
   ,SM1,SM3,SM2,AMVG5VG1VAD1NF,AMVG4VG1VAD1NF,AMVG3VG1VAD1NF,AMVG2VG1VAD1NF,BMVG5VG1VAD1NF
   ,BMVG4VG1VAD1NF,BMVG3VG1VAD1NF,BMVG2VG1VAD1NF,AMVG5VG1VAD2NF,AMVG4VG1VAD2NF,AMVG3VG1VAD2NF,AMVG2VG1VAD2NF,ADDVG2VCNVAD1NF
   ,ADDVG3VCNVAD1NF,ADDVG4VCNVAD1NF,MRVG3VDVAD1NF,MRVG2VDVAD1NF,MRVG1VDVAD1NF,BMVG5VG1VAD2NF,BMVG4VG1VAD2NF,BMVG3VG1VAD2NF
   ,BMVG2VG1VAD2NF,SMVG5VG1VAD1NF,SMVG4VG1VAD1NF,SMVG3VG1VAD1NF,SMVG2VG1VAD1NF,ADDVG2VCNVAD4NF,ADDVG2VCNVAD2NF,MRVG4VDVAD1NF
   ,MRVG4VDVAD2NF,MRVG3VDVAD2NF,MRVG2VDVAD2NF,MRVG1VDVAD2NF,ADDVG2VCNVAD3NF,ADDVG3VCNVAD4NF,ADDVG3VCNVAD2NF,ADDVG3VCNVAD3NF
   ,SMVG2VG1VAD2NF,ADDVG4VCNVAD4NF,ADDVG4VCNVAD2NF,ADDVG4VCNVAD3NF,SMVG3VG1VAD2NF,SMVG5VG1VAD2NF,SMVG4VG1VAD2NF,ADDVG1VPVOR1NF
   ,ADDVG2VCNVOR1NF,ADDVG3VCNVOR1NF,ADDVG4VCNVOR1NF,CNTVG3VG2VOR1NF,CNTVG2VG2VOR1NF,ADDVG2VCNVOR2NF,ADDVG3VCNVOR2NF,ADDVG4VCNVOR2NF
   ,READYN,AD0N,AD1N,AD2N,AD3N,CNTVCON1,CNTVCON2,ADDVG1VCN
   ,CNTVG3VZ1,CNTVG2VZ1,CNTVG1VZ1,ADDVG1VP,CNTVG3VZ,CNTVG2VZ,ACVG1VD1,ACVG2VD1
   ,ACVG4VD1,ACVG3VD1,IINIIT,CNTVCO1,CNTVCO2,ADSH,CNTVG2VD1,AMVG5VX
   ,AMVG4VX,AMVG3VX,AMVG2VX,BMVG5VX,BMVG4VX,BMVG3VX,BMVG2VX,CNTVG3VD
   ,CNTVG2VD,CNTVG1VD,ADDVG2VCN,MRVG4VD,MRVG3VD,MRVG2VD,MRVG1VD,ADDVG2VSN
   ,ADDVG3VCN,ADDVG3VSN,SMVG2VX,ADDVG4VCN,ADDVG4VSN,SMVG3VX,SMVG5VX,SMVG4VX
    : bit;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   NOT1,NOT2,NOT3,NOT4,NOT5,NOT6,NOT7,NOT8
   ,NOT9,NOT10,NOT11,NOT12,NOT13,NOT14,NOT15,NOT16
   ,NOT17,NOT18,NOT19,NOT20,NOT21,NOT22,NOT23,NOT24
   ,NOT25,NOT26,NOT27,NOT28,NOT29,NOT30,NOT31,NOT32
   ,NOT33,NOT34,NOT35,NOT36,NOT37,NOT38,NOT39,NOT40
   ,NOT41,NOT42,NOT43,NOT44,NOT45,NOT46,NOT47,NOT48
   ,NOT49,NOT50,NOT51,NOT52,NOT53,NOT54,NOT55,NOT56
   ,NOT57,NOT58,NOT59 : Inverter;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   DFF1,DFF2,DFF3,DFF4,DFF5,DFF6,DFF7,DFF8
   ,DFF9,DFF10,DFF11,DFF12,DFF13,DFF14,DFF15 : Dflipflop;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   AN2a1,AN2a2,AN2a3,AN2a4,AN2a5,AN2a6,AN2a7,AN2a8
   ,AN2a9,AN2a10,AN2a11,AN2a12,AN2a13,AN2a14,AN2a15,AN2a16
   ,AN2a17,AN2a18,AN2a19,AN2a20,AN2a21,AN2a22,AN2a23,AN2a24
   ,AN2a25,AN2a26,AN2a27,AN2a28,AN2a29,AN2a30,AN2a31,AN2a32
   ,AN2a33,AN2a34,AN2a35,AN2a36,AN2a37,AN2a38,AN2a39,AN2a40
   ,AN2a41 : And_2;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   AN3a1,AN3a2,AN3a3 : And_3;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   NA2a1,NA2a2,NA2a3,NA2a4,NA2a5,NA2a6,NA2a7,NA2a8
   ,NA2a9,NA2a10,NA2a11,NA2a12,NA2a13,NA2a14,NA2a15,NA2a16
   ,NA2a17 : Nand_2;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   NA3a1 : Nand_3;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   OR2a1,OR2a2,OR2a3,OR2a4,OR2a5,OR2a6 : Or_2;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   OR3a1,OR3a2,OR3a3 : Or_3;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   NO2a1,NO2a2,NO2a3,NO2a4,NO2a5,NO2a6,NO2a7,NO2a8
   ,NO2a9,NO2a10,NO2a11,NO2a12,NO2a13,NO2a14,NO2a15,NO2a16
   ,NO2a17,NO2a18,NO2a19,NO2a20,NO2a21,NO2a22,NO2a23,NO2a24
   ,NO2a25,NO2a26,NO2a27,NO2a28,NO2a29 : Nor_2;

Con (delay: rd = 1000; fd = 1000; rdt = 10; fdt = 10)
   NO3a1 : Nor_3;

Input
   START,B0,B1,B2,B3,A0,A1,A2
   ,A3;

Output
   P4,P5,P6,P7,P0,P1,P2,P3
   ,CNTVCON2,CNTVCO2,READY;

Strobe
 STROBEALL :
   P4,P5,P6,P7,P0,P1,P2,P3
   ,CNTVCON2,CNTVCO2,READY;

begin
   DFF1(CNTVG3VD;CT2);
   DFF2(CNTVG2VD;CT1);
   DFF3(CNTVG1VD;CT0);
   DFF4(ACVG4VD1;ACVQN3);
   DFF5(ACVG3VD1;ACVQN2);
   DFF6(ACVG2VD1;ACVQN1);
   DFF7(ACVG1VD1;ACVQN0);
   DFF8(MRVG4VD;MRVQN3);
   DFF9(MRVG3VD;MRVQN2);
   DFF10(MRVG2VD;MRVQN1);
   DFF11(MRVG1VD;MRVQN0);
   DFF12(AM3;AX3);
   DFF13(AM2;AX2);
   DFF14(AM1;AX1);
   DFF15(AM0;AX0);
   NOT1(CT2;CNTVG3VQN);
   NOT2(CT1;CNTVG2VQN);
   NOT3(CT0;CNTVG1VQN);
   NOT4(ACVQN3;P7);
   NOT5(ACVQN2;P6);
   NOT6(ACVQN1;P5);
   NOT7(ACVQN0;P4);
   NOT8(MRVQN3;P3);
   NOT9(MRVQN2;P2);
   NOT10(MRVQN1;P1);
   NOT11(MRVQN0;P0);
   NOT12(CT0;CNTVCON0);
   NOT13(CT1;CT1N);
   NOT14(START;ACVPCN);
   NOT15(CNTVG1VQN;CNTVCO0);
   NOT16(IINIIT;AMVS0N);
   NOT17(READYN;READY);
   NOT18(READYN;BMVS0N);
   NOT19(AMVS0N;AMVG5VS0P);
   NOT20(AMVS0N;AMVG4VS0P);
   NOT21(AMVS0N;AMVG3VS0P);
   NOT22(AMVS0N;AMVG2VS0P);
   NOT23(AD0N;AD0);
   NOT24(AD1N;AD1);
   NOT25(AD2N;AD2);
   NOT26(AD3N;AD3);
   NOT27(CNTVCON1;CNTVG3VD1);
   NOT28(READY;CNTVG1VD1);
   NOT29(BMVS0N;BMVG5VS0P);
   NOT30(BMVS0N;BMVG4VS0P);
   NOT31(BMVS0N;BMVG3VS0P);
   NOT32(BMVS0N;BMVG2VS0P);
   NOT33(ADSH;SMVS0N);
   NOT34(ADSH;MRVSHLDN);
   NOT35(ADDVG1VCN;ADDVC1);
   NOT36(SMVS0N;SMVG5VS0P);
   NOT37(SMVS0N;SMVG4VS0P);
   NOT38(SMVS0N;SMVG3VS0P);
   NOT39(SMVS0N;SMVG2VS0P);
   NOT40(CNTVG1VZ1;CNTVG1VZ);
   NOT41(AMVG5VX;AM3);
   NOT42(AMVG4VX;AM2);
   NOT43(AMVG3VX;AM1);
   NOT44(AMVG2VX;AM0);
   NOT45(ADDVG1VP;S0);
   NOT46(BMVG5VX;BM3);
   NOT47(BMVG4VX;BM2);
   NOT48(BMVG3VX;BM1);
   NOT49(BMVG2VX;BM0);
   NOT50(ADDVG2VCN;ADDVC2);
   NOT51(ADDVG2VSN;S1);
   NOT52(ADDVG3VCN;ADDVC3);
   NOT53(ADDVG3VSN;S2);
   NOT54(SMVG2VX;SM0);
   NOT55(ADDVG4VCN;CO);
   NOT56(ADDVG4VSN;S3);
   NOT57(SMVG3VX;SM1);
   NOT58(SMVG5VX;SM3);
   NOT59(SMVG4VX;SM2);
   AN2a1(AMVS0N,AX3;AMVG5VG1VAD1NF);
   AN2a2(AMVS0N,AX2;AMVG4VG1VAD1NF);
   AN2a3(AMVS0N,AX1;AMVG3VG1VAD1NF);
   AN2a4(AMVS0N,AX0;AMVG2VG1VAD1NF);
   AN2a5(BMVS0N,P3;BMVG5VG1VAD1NF);
   AN2a6(BMVS0N,P2;BMVG4VG1VAD1NF);
   AN2a7(BMVS0N,P1;BMVG3VG1VAD1NF);
   AN2a8(BMVS0N,P0;BMVG2VG1VAD1NF);
   AN2a9(AMVG5VS0P,A3;AMVG5VG1VAD2NF);
   AN2a10(AMVG4VS0P,A2;AMVG4VG1VAD2NF);
   AN2a11(AMVG3VS0P,A1;AMVG3VG1VAD2NF);
   AN2a12(AMVG2VS0P,A0;AMVG2VG1VAD2NF);
   AN2a13(AD1,P5;ADDVG2VCNVAD1NF);
   AN2a14(AD2,P6;ADDVG3VCNVAD1NF);
   AN2a15(AD3,P7;ADDVG4VCNVAD1NF);
   AN2a16(ADSH,P3;MRVG3VDVAD1NF);
   AN2a17(ADSH,P2;MRVG2VDVAD1NF);
   AN2a18(ADSH,P1;MRVG1VDVAD1NF);
   AN2a19(BMVG5VS0P,B3;BMVG5VG1VAD2NF);
   AN2a20(BMVG4VS0P,B2;BMVG4VG1VAD2NF);
   AN2a21(BMVG3VS0P,B1;BMVG3VG1VAD2NF);
   AN2a22(BMVG2VS0P,B0;BMVG2VG1VAD2NF);
   AN2a23(SMVS0N,P7;SMVG5VG1VAD1NF);
   AN2a24(SMVS0N,P6;SMVG4VG1VAD1NF);
   AN2a25(SMVS0N,P5;SMVG3VG1VAD1NF);
   AN2a26(SMVS0N,P4;SMVG2VG1VAD1NF);
   AN3a1(ADDVC1,AD1,P5;ADDVG2VCNVAD4NF);
   AN2a27(ADDVC1,ADDVG2VCNVOR1NF;ADDVG2VCNVAD2NF);
   AN2a28(ADSH,S0;MRVG4VDVAD1NF);
   AN2a29(MRVSHLDN,BM3;MRVG4VDVAD2NF);
   AN2a30(MRVSHLDN,BM2;MRVG3VDVAD2NF);
   AN2a31(MRVSHLDN,BM1;MRVG2VDVAD2NF);
   AN2a32(MRVSHLDN,BM0;MRVG1VDVAD2NF);
   AN2a33(ADDVG2VCNVOR2NF,ADDVG2VCN;ADDVG2VCNVAD3NF);
   AN3a2(ADDVC2,AD2,P6;ADDVG3VCNVAD4NF);
   AN2a34(ADDVC2,ADDVG3VCNVOR1NF;ADDVG3VCNVAD2NF);
   AN2a35(ADDVG3VCNVOR2NF,ADDVG3VCN;ADDVG3VCNVAD3NF);
   AN2a36(SMVG2VS0P,S1;SMVG2VG1VAD2NF);
   AN3a3(ADDVC3,AD3,P7;ADDVG4VCNVAD4NF);
   AN2a37(ADDVC3,ADDVG4VCNVOR1NF;ADDVG4VCNVAD2NF);
   AN2a38(ADDVG4VCNVOR2NF,ADDVG4VCN;ADDVG4VCNVAD3NF);
   AN2a39(SMVG3VS0P,S2;SMVG3VG1VAD2NF);
   AN2a40(SMVG5VS0P,CO;SMVG5VG1VAD2NF);
   AN2a41(SMVG4VS0P,S3;SMVG4VG1VAD2NF);
   OR2a1(AD0,P4;ADDVG1VPVOR1NF);
   OR2a2(AD1,P5;ADDVG2VCNVOR1NF);
   OR2a3(AD2,P6;ADDVG3VCNVOR1NF);
   OR2a4(AD3,P7;ADDVG4VCNVOR1NF);
   OR2a5(CT2,CNTVG3VD1;CNTVG3VG2VOR1NF);
   OR2a6(CT1,CNTVG2VD1;CNTVG2VG2VOR1NF);
   OR3a1(ADDVC1,AD1,P5;ADDVG2VCNVOR2NF);
   OR3a2(ADDVC2,AD2,P6;ADDVG3VCNVOR2NF);
   OR3a3(ADDVC3,AD3,P7;ADDVG4VCNVOR2NF);
   NA3a1(CT0,CT1N,CT2;READYN);
   NA2a1(P0,AX0;AD0N);
   NA2a2(P0,AX1;AD1N);
   NA2a3(P0,AX2;AD2N);
   NA2a4(P0,AX3;AD3N);
   NA2a5(CT1,CNTVCO0;CNTVCON1);
   NA2a6(CT2,CNTVCO1;CNTVCON2);
   NA2a7(AD0,P4;ADDVG1VCN);
   NA2a8(CT2,CNTVG3VD1;CNTVG3VZ1);
   NA2a9(CT1,CNTVG2VD1;CNTVG2VZ1);
   NA2a10(CT0,CNTVG1VD1;CNTVG1VZ1);
   NA2a11(ADDVG1VPVOR1NF,ADDVG1VCN;ADDVG1VP);
   NA2a12(CNTVG3VG2VOR1NF,CNTVG3VZ1;CNTVG3VZ);
   NA2a13(CNTVG2VG2VOR1NF,CNTVG2VZ1;CNTVG2VZ);
   NA2a14(ACVPCN,SM0;ACVG1VD1);
   NA2a15(ACVPCN,SM1;ACVG2VD1);
   NA2a16(ACVPCN,SM3;ACVG4VD1);
   NA2a17(ACVPCN,SM2;ACVG3VD1);
   NO3a1(CT0,CT1,CT2;IINIIT);
   NO2a1(CNTVG2VQN,CNTVCON0;CNTVCO1);
   NO2a2(CNTVG3VQN,CNTVCON1;CNTVCO2);
   NO2a3(READY,IINIIT;ADSH);
   NO2a4(READY,CNTVCON0;CNTVG2VD1);
   NO2a5(AMVG5VG1VAD2NF,AMVG5VG1VAD1NF;AMVG5VX);
   NO2a6(AMVG4VG1VAD2NF,AMVG4VG1VAD1NF;AMVG4VX);
   NO2a7(AMVG3VG1VAD2NF,AMVG3VG1VAD1NF;AMVG3VX);
   NO2a8(AMVG2VG1VAD2NF,AMVG2VG1VAD1NF;AMVG2VX);
   NO2a9(BMVG5VG1VAD2NF,BMVG5VG1VAD1NF;BMVG5VX);
   NO2a10(BMVG4VG1VAD2NF,BMVG4VG1VAD1NF;BMVG4VX);
   NO2a11(BMVG3VG1VAD2NF,BMVG3VG1VAD1NF;BMVG3VX);
   NO2a12(BMVG2VG1VAD2NF,BMVG2VG1VAD1NF;BMVG2VX);
   NO2a13(CNTVG3VZ,START;CNTVG3VD);
   NO2a14(CNTVG2VZ,START;CNTVG2VD);
   NO2a15(CNTVG1VZ,START;CNTVG1VD);
   NO2a16(ADDVG2VCNVAD2NF,ADDVG2VCNVAD1NF;ADDVG2VCN);
   NO2a17(MRVG4VDVAD2NF,MRVG4VDVAD1NF;MRVG4VD);
   NO2a18(MRVG3VDVAD2NF,MRVG3VDVAD1NF;MRVG3VD);
   NO2a19(MRVG2VDVAD2NF,MRVG2VDVAD1NF;MRVG2VD);
   NO2a20(MRVG1VDVAD2NF,MRVG1VDVAD1NF;MRVG1VD);
   NO2a21(ADDVG2VCNVAD4NF,ADDVG2VCNVAD3NF;ADDVG2VSN);
   NO2a22(ADDVG3VCNVAD2NF,ADDVG3VCNVAD1NF;ADDVG3VCN);
   NO2a23(ADDVG3VCNVAD4NF,ADDVG3VCNVAD3NF;ADDVG3VSN);
   NO2a24(SMVG2VG1VAD2NF,SMVG2VG1VAD1NF;SMVG2VX);
   NO2a25(ADDVG4VCNVAD2NF,ADDVG4VCNVAD1NF;ADDVG4VCN);
   NO2a26(ADDVG4VCNVAD4NF,ADDVG4VCNVAD3NF;ADDVG4VSN);
   NO2a27(SMVG3VG1VAD2NF,SMVG3VG1VAD1NF;SMVG3VX);
   NO2a28(SMVG5VG1VAD2NF,SMVG5VG1VAD1NF;SMVG5VX);
   NO2a29(SMVG4VG1VAD2NF,SMVG4VG1VAD1NF;SMVG4VX);
end.
