/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [9:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [28:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_67z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [7:0] celloutsig_0_75z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_17z;
  wire [29:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_14z ? celloutsig_0_12z[1] : celloutsig_0_6z[7];
  assign celloutsig_0_67z = celloutsig_0_16z[5] ? celloutsig_0_58z : celloutsig_0_36z;
  assign celloutsig_0_74z = celloutsig_0_16z[3] ? celloutsig_0_41z : celloutsig_0_2z[3];
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z[1];
  assign celloutsig_0_18z = celloutsig_0_9z ? celloutsig_0_2z[0] : celloutsig_0_17z[4];
  assign celloutsig_0_28z = celloutsig_0_4z[4] ? celloutsig_0_9z : celloutsig_0_15z[4];
  assign celloutsig_0_0z = ~((in_data[19] | in_data[24]) & (in_data[84] | in_data[71]));
  assign celloutsig_0_41z = ~((celloutsig_0_36z | celloutsig_0_18z) & (celloutsig_0_18z | celloutsig_0_24z[7]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z[12]) & (celloutsig_1_1z[6] | celloutsig_1_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_7z[0] | celloutsig_0_9z) & (celloutsig_0_1z[0] | celloutsig_0_6z[3]));
  assign celloutsig_0_61z = celloutsig_0_39z | ~(celloutsig_0_27z[3]);
  assign celloutsig_1_11z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_1_14z = celloutsig_1_11z | ~(celloutsig_1_10z);
  assign celloutsig_0_11z = in_data[70] | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_58z = { in_data[89:85], celloutsig_0_26z } === { celloutsig_0_19z[6:2], celloutsig_0_8z, celloutsig_0_27z };
  assign celloutsig_1_6z = celloutsig_1_1z[3:1] === { celloutsig_1_4z[2:1], celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_3z[4:1] === { celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_15z = in_data[191:188] === in_data[133:130];
  assign celloutsig_0_20z = celloutsig_0_19z[19:11] === { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_39z = celloutsig_0_26z[4:2] && celloutsig_0_4z[2:0];
  assign celloutsig_1_5z = in_data[157:155] && { celloutsig_1_1z[15:14], celloutsig_1_0z };
  assign celloutsig_1_0z = ! in_data[166:160];
  assign celloutsig_0_8z = ! { celloutsig_0_4z[5:2], celloutsig_0_3z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[7:4] };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_12z } % { 1'h1, in_data[153:127], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_13z[17:6], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_14z } % { 1'h1, celloutsig_0_4z[5:3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_2z } | { celloutsig_0_1z[4], celloutsig_0_1z };
  assign celloutsig_0_75z = { celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_61z } | { celloutsig_0_74z, celloutsig_0_67z, celloutsig_0_27z, celloutsig_0_33z };
  assign celloutsig_1_1z = { in_data[123:109], celloutsig_1_0z } | { in_data[133:119], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_12z | { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_0_16z = celloutsig_0_6z[10:2] | { celloutsig_0_13z[9:4], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[33:30] | in_data[63:60];
  assign celloutsig_0_36z = celloutsig_0_0z & celloutsig_0_28z;
  assign celloutsig_0_4z = { in_data[70:66], celloutsig_0_1z, celloutsig_0_1z } >> { in_data[76:73], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[14:8], celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_4z;
  assign celloutsig_1_19z = { in_data[166], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z } >> { in_data[162:159], celloutsig_1_17z };
  assign celloutsig_0_12z = celloutsig_0_6z[7:3] >> { celloutsig_0_3z[3:0], celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[92:81], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z } >> { celloutsig_0_6z[14:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_1z = { in_data[58:55], celloutsig_0_0z } >> in_data[35:31];
  assign celloutsig_0_19z = { celloutsig_0_15z[8:0], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z } >> { celloutsig_0_17z[16], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_4z[13:2] >> { celloutsig_0_6z[13:7], celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_26z[5:1] >> celloutsig_0_26z[5:1];
  assign celloutsig_0_5z = celloutsig_0_4z[6:3] >> celloutsig_0_3z[4:1];
  assign celloutsig_0_7z = celloutsig_0_5z[3:1] >> celloutsig_0_4z[11:9];
  assign celloutsig_1_2z = { in_data[189:169], celloutsig_1_0z } >> { in_data[141:137], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[117], celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_17z = { celloutsig_1_13z[2:1], celloutsig_1_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_15z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_15z = { celloutsig_0_6z[8:0], celloutsig_0_14z };
  assign { out_data[157:128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
