Cycle:1
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [ADD R1, R0, R0]
	Entry 1: [ADDI R2, R0, #3]
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:2
IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [ADDI R2, R0, #3]
	Entry 1:  
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0: [ADD R1, R0, R0]
	Entry 1:  
Post-ALU2 Queue:  
Cycle:3
IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0:  
	Entry 1:  
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0: [ADDI R2, R0, #3]
	Entry 1:  
Post-ALU2 Queue: [ADD R1, R0, R0]
Cycle:4
IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0:  
	Entry 1:  
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue: [ADDI R2, R0, #3]
Cycle:5
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0:  
	Entry 1:  
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:6
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2:  
	Entry 3:  
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:7
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:8
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:9
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:10
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:11
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:12
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:13
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:14
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:15
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:16
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:17
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:18
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:19
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:20
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:21
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:22
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:23
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:24
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:25
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:26
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:27
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:28
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
Cycle:29
IF Unit:
	Waiting Instruction:  
	Executed Instruction:  
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:  
	Entry 1:  
Pre-MEM Queue:  
Pre-MEM Queue:  
Pre-ALU2 Queue:
	Entry 0:  
	Entry 1:  
Post-ALU2 Queue:  
