<def f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='768' ll='1260' type='const X86EvexToVexCompressTableEntry [490]'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='271' u='r' c='_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE'/>
<doc f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='766'>// X86 EVEX encoded instructions that have a VEX 256 encoding
// (table format: &lt;EVEX opcode, VEX-256 opcode&gt;).</doc>
