<?xml version="1.0" encoding="UTF-8"?>
<!-- generated by CLiX/Wiki2XML [MPI-Inf, MMCI@UdS] $LastChangedRevision: 92 $ on 17.04.2009 01:29:47[mciao0828] -->
<!DOCTYPE article SYSTEM "../article.dtd">
<article xmlns:xlink="http://www.w3.org/1999/xlink">
<header>
<title>PowerVM</title>
<id>12797117</id>
<revision>
<id>229843964</id>
<timestamp>2008-08-04T20:32:08Z</timestamp>
<contributor>
<username>Henriok</username>
<id>455149</id>
</contributor>
</revision>
<categories>
<category>Wikipedia articles needing clarification</category>
<category>Power Architecture</category>
<category>Virtualization software</category>
</categories>
</header>
<bdy>

<table class="metadata plainlinks ambox ">
<row>
<col>

ambox-style" style=""</col>
</row>
<row>
<col class="mbox-image"><p>

<image width="40px" src="Ambox_?.svg">
</image>
</p>
</col>
<col style="" class="mbox-text">
 <b>All or part of this article may be .</b>
Please help . Suggestions may be on the . <it>(August 2007)</it></col>
</row>
</table>


<p>

PowerVM, formerly known as <b>Advanced Power Virtualization</b>, or <b>APV</b>, is the virtualization feature first made available with <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../104/1813104.xml">
POWER4</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 based <computer wordnetid="103082979" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<machine wordnetid="103699975" confidence="0.8">
<digital_computer wordnetid="103196324" confidence="0.8">
<workstation wordnetid="104603399" confidence="0.8">
<link xlink:type="simple" xlink:href="../770/39770.xml">
pSeries</link></workstation>
</digital_computer>
</machine>
</device>
</instrumentality>
</artifact>
</computer>
 computer servers from <company wordnetid="108058098" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../259/18622259.xml">
IBM</link></company>
 and enhanced with the later release of <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../416/943416.xml">
POWER5</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 and <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../354/2159354.xml">
POWER6</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 range of computers. This is an implementation of hardware and software <link xlink:type="simple" xlink:href="../356/18311356.xml">
virtualization</link> technology.  </p>
<p>

The IBM <link xlink:type="simple" xlink:href="../770/39770.xml">
System p</link> and <link xlink:type="simple" xlink:href="../769/39769.xml">
System i</link> family of products share the <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../416/943416.xml">
POWER5</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 and <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../354/2159354.xml">
POWER6</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 technology platform which is based on the <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../104/1813104.xml">
POWER4</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 hypervisor technology.</p>
<p>

In this case, virtualization means one computer running multiple operating systems (and their applications) at the same time.  Each operating systems appears to be a separate machine but it is in fact hosted on a single server and sharing resource.  When one operating system is not busy then typically its CPU time can be used by one of the others. This can be seen to either boost performance of the busy operating systems (by borrowing resources from unbusy ones) or save money (you buy less computer hardware to run a set of applications). </p>

<sec>
<st>
 Description </st>

<p>

PowerVM supports Logical Partitions (<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<link xlink:type="simple" xlink:href="../383/2301383.xml">
LPAR</link></device>
</instrumentality>
</artifact>
s) (each LPAR runs a different operating system and its applications).  A Logical Partition is defined by the resources assigned to it and can be started and stop independently.  A Logical Partition has:
<list>
<entry level="1" type="bullet">

  <link xlink:type="simple" xlink:href="../218/5218.xml">
CPU</link> resources in logical terms from scaling from 1/10th of a CPU up the whole machine. The word logical is used here because you allocate for example three CPUs and not particular physical CPUs as in CPU1, CPU15 and CPU64.</entry>
<entry level="1" type="bullet">

 Logical memory from 256MB to all the memory in the whole machine.</entry>
<entry level="1" type="bullet">

 Physical PCI slots for adapters. For example, network or disk adapters (i.e. SCSI, SAS or SAN adapters).</entry>
<entry level="1" type="bullet">

 Virtual device access to disk space or networks (explained below)</entry>
</list>
</p>
<p>

Each logical partition runs its own copy of the operating system (see below for the list) and has a high security rating for example the industry standard CAPP EAL4++ Security Certification for the <O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../ury/22nd_century.xml">
AIX</link></O>
 5.3 and the Virtual I/O Server.  The machines are configured via a <link xlink:type="simple" xlink:href="../116/4218116.xml">
Hardware Management Console</link> (HMC) which is a PC style device running special software and connected to the <link xlink:type="simple" xlink:href="../770/39770.xml">
System p</link> machine's embedded Flexible Service Processor (FSP). Systems Administrators access the HMC directly on its keyboard, mouse and screen or remotely via a web browser in the latest release or PC software called WebSM in older releases.</p>
<p>

The computers CPU and memory is allocated by size but controlled by the machines <link xlink:type="simple" xlink:href="../216/1267216.xml">
hypervisor</link> and it actually decides which CPU or chunk of memory to allocate at LPAR start up time. There are no restrictions and no barriers.  For example, there are no special rules such as that particular CPUs must be allocate along with the <link xlink:type="simple" xlink:href="../847/25847.xml">
RAM</link> in certain memory slots. For shared CPU LPARs, the hypervisor dynamically decides which CPU a LPAR will run on next depending on the demand for CPU cycles.</p>
<p>

From POWER5 onwards, CPUs are allocated as whole CPUs dedicated to a partitions logical partition or factions of a CPU can be allocated from the shared processor pool. These "<link xlink:type="simple" xlink:href="../361/2920361.xml">
micro-partitions</link>" can make use of CPU time allocated to other logical partitions and yield their CPU time if not needed. This means CPU power is moved to the logical partition that needs it with in milliseconds. CPU time is controlled by the following logical partition parameters: 
<list>
<entry level="1" type="bullet">

 Entitlement (A guaranteed minimum amount of the resource available) </entry>
<entry level="1" type="bullet">

 Capped or Uncapped (Capping determines whether the <artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<link xlink:type="simple" xlink:href="../383/2301383.xml">
LPAR</link></device>
</instrumentality>
</artifact>
 can go over entitlement)</entry>
<entry level="1" type="bullet">

 Virtual processor number (A spreading factor used to control the number of usable physical CPUs)</entry>
<entry level="1" type="bullet">

 Priority weighting (When space CPU capacity is available, this decides which LPAR gets the extra CPU resources)</entry>
</list>
</p>
<p>

Virtual disks, virtual networks and virtual optical devices are accessed via memory and the hypervisor. The underlying real resources are controls by a logical partition running a special dedicated operating system called the Virtual I/O Server, which is part of the PowerVM package.</p>
<p>

Logical partitions can have dedicated hardware resources or virtual resources with no restrictions. </p>
<p>

All <link xlink:type="simple" xlink:href="../770/39770.xml">
System p</link> or <link xlink:type="simple" xlink:href="../769/39769.xml">
System i</link> machines use PowerVM. Systems running on POWER5 technology even while configured to run a single operating system still utilize the POWER hypervisor virtualization technology.
An example of this is for <condition wordnetid="113920835" confidence="0.8">
<state wordnetid="100024720" confidence="0.8">
<problem wordnetid="114410605" confidence="0.8">
<difficulty wordnetid="114408086" confidence="0.8">
<link xlink:type="simple" xlink:href="../527/832527.xml">
High Performance Computer</link></difficulty>
</problem>
</state>
</condition>
 (HPC) environment where the user prefers to run a single system image (<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<link xlink:type="simple" xlink:href="../383/2301383.xml">
LPAR</link></device>
</instrumentality>
</artifact>
) to maximize the available memory and cpu resources, this if often referred to as SMP mode.  </p>
<p>

On the <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../416/943416.xml">
POWER5</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 platform even if the system is configured without an <link xlink:type="simple" xlink:href="../116/4218116.xml">
Hardware Management Console</link> and is running in single system mode, the hypervisor is still treats that system a single partition.  </p>

</sec>
<sec>
<st>
Editions</st>
<p>

PowerVM comes in three versions. All versions have these features:
<list>
<entry level="1" type="bullet">

 Management via browser based Integrated Virtualization Manager (IVM) software</entry>
<entry level="1" type="bullet">

 <physical_entity wordnetid="100001930" confidence="0.8">
<person wordnetid="100007846" confidence="0.8">
<copycat wordnetid="109964411" confidence="0.8">
<causal_agent wordnetid="100007347" confidence="0.8">
<link xlink:type="simple" xlink:href="../132/15546132.xml">
Lx86</link></causal_agent>
</copycat>
</person>
</physical_entity>
, <link xlink:type="simple" xlink:href="../198/34198.xml">
x86</link> <link xlink:type="simple" xlink:href="../708/218708.xml">
binary translation</link> software, allowing x86 Linux software to run unchanged</entry>
<entry level="1" type="bullet">

 Virtual I/O server, allowing virtualization and partitioning of <link xlink:type="simple" xlink:href="../558/14558.xml">
I/O</link> such as <link xlink:type="simple" xlink:href="../313/28313.xml">
SCSI</link> and <link xlink:type="simple" xlink:href="../499/9499.xml">
Ethernet</link></entry>
<entry level="1" type="bullet">

 Shared Dedicated Capacity, allowing spare cycles from underutilized dedicated CPU partitions to join the shared CPU pool. On POWER6 systems only.</entry>
<entry level="1" type="bullet">

 Partition load manager, allowing live <link xlink:type="simple" xlink:href="../118/61118.xml">
load balancing</link> of CPU and memory resources between partitions. On <link xlink:type="simple" xlink:href="../ury/22nd_century.xml">
AIX</link> systems only</entry>
<entry level="1" type="bullet">

 Support for <link xlink:type="simple" xlink:href="../005/248005.xml">
i5/OS</link>/<O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../005/248005.xml">
IBM i</link></O>
, <link xlink:type="simple" xlink:href="../ury/22nd_century.xml">
AIX</link> and <O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../297/6097297.xml">
Linux</link></O>
</entry>
</list>
</p>

<ss1>
<st>
 PowerVM Express </st>
<p>

<list>
<entry level="1" type="bullet">

 Supported on System p520 and p550</entry>
<entry level="1" type="bullet">

 3x <artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<link xlink:type="simple" xlink:href="../383/2301383.xml">
LPAR</link></device>
</instrumentality>
</artifact>
s per server</entry>
</list>
</p>

</ss1>
<ss1>
<st>
 PowerVM Standard </st>
<p>

<list>
<entry level="1" type="bullet">

 Supported on <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../416/943416.xml">
POWER5</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
, <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../354/2159354.xml">
POWER6</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
, <link xlink:type="simple" xlink:href="../862/4590862.xml#xpointer(//*[./st=%22JS21%22])">
BladeCenter JS21</link>, <link xlink:type="simple" xlink:href="../862/4590862.xml#xpointer(//*[./st=%22JS22%22])">
JS22</link>, <link xlink:type="simple" xlink:href="../862/4590862.xml#xpointer(//*[./st=%22JS12%22])">
JS12</link> systems</entry>
<entry level="1" type="bullet">

 10x LPARs per <link xlink:type="simple" xlink:href="../207/3503207.xml">
core</link></entry>
<entry level="1" type="bullet">

 Management via IVM and <link xlink:type="simple" xlink:href="../116/4218116.xml">
Hardware Management Console</link> (HMC)</entry>
<entry level="1" type="bullet">

 Multiple shared CPU pools, allowing live <link xlink:type="simple" xlink:href="../380/4213380.xml">
load balancing</link> of CPU resources between partitions. On POWER6 systems only.</entry>
</list>
</p>

</ss1>
<ss1>
<st>
 PowerVM Enterprise </st>
<p>

<list>
<entry level="1" type="bullet">

 Supported on <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../354/2159354.xml">
POWER6</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 and <link xlink:type="simple" xlink:href="../862/4590862.xml#xpointer(//*[./st=%22JS22%22])">
BladeCenter JS22</link> systems</entry>
<entry level="1" type="bullet">

 10x LPARs per core</entry>
<entry level="1" type="bullet">

 Management via <link>
IVM</link> and <link xlink:type="simple" xlink:href="../105/1243105.xml">
HMC</link></entry>
<entry level="1" type="bullet">

 <link>
Live partition mobilty</link>, allowing running virtual machines to migrate to another system. On POWER6 systems only.</entry>
<entry level="1" type="bullet">

 Multiple shared CPU pools, allowing live load balancing of CPU resources between partitions</entry>
</list>
</p>

</ss1>
</sec>
<sec>
<st>
 Operating Systems </st>
<p>

Logical partitions may run one of the following operating systems versions:
Restrictions apply depending on the POWER Hypervisor technology family. 
<list>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../ury/22nd_century.xml">
AIX</link> 5.2 to current release</entry>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../005/248005.xml">
OS/400</link> v5r1 through v5r3</entry>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../005/248005.xml">
i5/OS</link> v5r4  (previously known as OS/400)</entry>
<entry level="1" type="bullet">

 <O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../005/248005.xml">
IBM i</link></O>
 v6r1 (previously known as i5/OS)</entry>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../875/7612875.xml#xpointer(//*[./st=%22SUSE+Linux+Enterprise+Server%22])">
SUSE SLES</link> 9 or 10</entry>
<entry level="1" type="bullet">

 <O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../778/556778.xml">
Red Hat Enterprise Linux</link></O>
 4 or 5</entry>
</list>
</p>
<p>

Other <link xlink:type="simple" xlink:href="../709/620709.xml">
Linux distributions</link> work but are not supported by IBM</p>

</sec>
<sec>
<st>
 Documentation </st>

<p>

<list>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www-03.ibm.com/systems/p/apv/">
Overview of Advanced POWER Virtualization</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www.ibm.com/developerworks/aix/library/au-aix-vioserver-v2/index.html">
Hands-on type article on setting up logical partitions using the Virtual I/O Server</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://publib.boulder.ibm.com/infocenter/eserver/v1r3s/topic/iphcg/iphcg.pdf">
Virtual I/O Server Commands Reference </weblink></entry>
</list>
</p>

</sec>
<sec>
<st>
 See also </st>

<p>

<list>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../833/1582833.xml">
Comparison of virtual machines</link></entry>
<entry level="1" type="bullet">

 <O wordnetid="106832680" confidence="0.9508927676800064">
<link xlink:type="simple" xlink:href="../ury/22nd_century.xml">
IBM AIX</link></O>
</entry>
<entry level="1" type="bullet">

 <link xlink:type="simple" xlink:href="../458/1982458.xml">
Linux on Power</link></entry>
<entry level="1" type="bullet">

 The <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../416/943416.xml">
POWER5</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 processor</entry>
<entry level="1" type="bullet">

 The <chip wordnetid="103020034" confidence="0.8">
<artifact wordnetid="100021939" confidence="0.8">
<instrumentality wordnetid="103575240" confidence="0.8">
<microprocessor wordnetid="103760310" confidence="0.8">
<conductor wordnetid="103088707" confidence="0.8">
<device wordnetid="103183080" confidence="0.8">
<semiconductor_device wordnetid="104171831" confidence="0.8">
<link xlink:type="simple" xlink:href="../354/2159354.xml">
POWER6</link></semiconductor_device>
</device>
</conductor>
</microprocessor>
</instrumentality>
</artifact>
</chip>
 processor</entry>
</list>
</p>

</sec>
<sec>
<st>
 External links </st>

<p>

<list>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www.ibm.com/servers/aix/">
IBM Website on AIX</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www-03.ibm.com/systems/p/">
IBM Website on System p</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www.ibm.com/collaboration/wiki/display/WikiPtype/Home">
AIX Wiki</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www-03.ibm.com/servers/aix/6/beta.html">
AIX 6 Open Beta</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www-03.ibm.com/systems/power/software/virtualization/editions/index.html">
PowerVM Editions Formerly Advanced POWER Virtualization (APV)</weblink></entry>
<entry level="1" type="bullet">

 <weblink xlink:type="simple" xlink:href="http://www.pseriestech.org/forum/ibm-powervm-editions/">
PowerVM Editions Support</weblink></entry>
</list>
</p>


</sec>
</bdy>
</article>
