// Seed: 482825097
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input id_10
    , id_15,
    input logic id_11,
    output id_12
    , id_16,
    input id_13,
    input logic id_14
);
  always @(posedge id_3 + 1 / id_16 or posedge 1'h0) begin
    id_5 = 1;
  end
endmodule
