m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/19.1
vcache_controller
Z0 !s110 1607525512
!i10b 1
!s100 :j^NGYOILzPd2Gf7NC8eQ1
I1?C_dQmSdBk=>O]zKBI[e3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/4-2/VLSI/Lab/project/codes/cache_project
w1607517698
8C:/4-2/VLSI/Lab/project/codes/cache_project/cache_controller.v
FC:/4-2/VLSI/Lab/project/codes/cache_project/cache_controller.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1607525512.000000
!s107 C:/4-2/VLSI/Lab/project/codes/cache_project/cache_controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/4-2/VLSI/Lab/project/codes/cache_project/cache_controller.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vcache_mem
R0
!i10b 1
!s100 0@fLSGaNR7CAI=L1M6@@H3
IY@1Jh19e3WW@:kz;8fBJE0
R1
R2
w1607525508
8C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v
FC:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v
L0 8
R3
r1
!s85 0
31
R4
!s107 C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v|
!i113 1
R5
R6
vmain
R0
!i10b 1
!s100 ]VLcCADLY=ANmlM96[_O81
I62KO[JG:Ho=IPF_8b[XA]3
R1
R2
w1607524604
8C:/4-2/VLSI/Lab/project/codes/cache_project/main.v
FC:/4-2/VLSI/Lab/project/codes/cache_project/main.v
L0 5
R3
r1
!s85 0
31
R4
!s107 C:/4-2/VLSI/Lab/project/codes/cache_project/main.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/4-2/VLSI/Lab/project/codes/cache_project/main.v|
!i113 1
R5
R6
vmain_mem
R0
!i10b 1
!s100 ]^blZGH=IEOLM`PGjAI6G2
IhN80bzY?M^?;XOO1fnBgB0
R1
R2
w1607523631
8C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v
FC:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v|
!i113 1
R5
R6
vtestbench1
R0
!i10b 1
!s100 U_^_Oc1j67h5gTMn=Co4V3
I2>AR:;0_=11K_<gST?D^L3
R1
R2
w1607524541
8C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v
FC:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/4-2/VLSI/Lab/project/codes/cache_project/testbench1.v|
!i113 1
R5
R6
