5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (race1.vcd) 2 -o (race1.cdd) 2 -v (race1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 race1.v 1 16 1 
1 a 1 3 60005 1 0 0 0 1 17 1 1 0 0 0 0
3 0 foobar "main.bar" 0 race1.v 19 25 1 
1 a 2 21 6 1 0 0 0 1 17 1 1 0 0 0 0
7 5 23 23
3 1 main.u$0 "main.u$0" 0 race1.v 7 14 1 
