/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [23:0] celloutsig_0_25z;
  wire [21:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[2] & celloutsig_0_0z);
  assign celloutsig_1_12z = !(celloutsig_1_11z[7] ? celloutsig_1_1z[7] : celloutsig_1_3z[2]);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_19z : celloutsig_0_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[8] | celloutsig_1_1z[3]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_2z) & (celloutsig_1_1z[4] | celloutsig_1_4z));
  assign celloutsig_1_17z = ~((celloutsig_1_9z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_12z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_5z) & (celloutsig_0_1z[2] | _00_));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[11]) & (celloutsig_0_1z[10] | in_data[7]));
  assign celloutsig_0_11z = celloutsig_0_7z | ~(celloutsig_0_8z[3]);
  assign celloutsig_1_0z = in_data[102] | ~(in_data[172]);
  assign celloutsig_1_7z = celloutsig_1_1z[7] ^ celloutsig_1_0z;
  assign celloutsig_0_17z = celloutsig_0_15z ^ celloutsig_0_9z;
  assign celloutsig_0_0z = ~(in_data[61] ^ in_data[31]);
  reg [7:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 8'h00;
    else _16_ <= in_data[58:51];
  assign { _01_[7:3], _00_, _01_[1:0] } = _16_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 3'h0;
    else _02_ <= in_data[68:66];
  assign celloutsig_0_10z = { _01_[3], _00_, _01_[1] } & celloutsig_0_8z[6:4];
  assign celloutsig_1_13z = { in_data[132:122], celloutsig_1_0z } / { 1'h1, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_8z = { _01_[7:3], _00_, _01_[1] } / { 1'h1, in_data[41:38], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { in_data[7:3], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z } / { 1'h1, celloutsig_0_23z[7:3], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_22z, _02_, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_1z = { in_data[125:118], celloutsig_1_0z } / { 1'h1, in_data[132:125] };
  assign celloutsig_1_4z = celloutsig_1_1z[6] == celloutsig_1_1z[5];
  assign celloutsig_1_8z = { celloutsig_1_3z[2], celloutsig_1_4z } == { celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } == { in_data[111:110], celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_21z = in_data[94:90] == in_data[90:86];
  assign celloutsig_0_6z = in_data[26:9] === { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[151:134] >= { in_data[145:140], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_1z } >= { in_data[124:116], celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_1z[12:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z } >= { celloutsig_0_8z[2:1], celloutsig_0_10z, celloutsig_0_10z, _02_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_1z[11:7], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } > { celloutsig_0_1z[9:3], celloutsig_0_2z };
  assign celloutsig_0_22z = { in_data[4], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_18z } && celloutsig_0_1z[8:5];
  assign celloutsig_1_16z = { celloutsig_1_3z[2:1], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z } % { 1'h1, in_data[146:131] };
  assign celloutsig_0_26z = { celloutsig_0_23z[9:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z } * { celloutsig_0_23z[2], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[42:31] != in_data[82:71];
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_1z[10];
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_14z = | { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_8z[5:4], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_19z = ~^ { _01_[6:4], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[23:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[37:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[149:142], celloutsig_1_0z, celloutsig_1_9z } ^ { in_data[182:174], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_4z } ^ celloutsig_1_16z[5:3];
  assign celloutsig_0_23z = { celloutsig_0_10z[2], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_9z } ^ { celloutsig_0_8z[3:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[98:96], out_data[55:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
