// Seed: 469343582
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2;
  logic id_3;
  type_7(
      id_1, 1 - 1
  );
endmodule
