{"serialization_format_version":9,"netlist":{"gate_library":"/Users/eve/Uni/Projekte/hal/build/share/hal/gate_libraries/XILINX_UNISIM.hgl","id":1,"input_file":"/Users/eve/Uni/Projekte/hal/plugins/simulator/netlist_simulator_controller/test/netlists/counter/counternetlist_flattened_by_hal.vhd","design_name":"Counter2_VHDL","device_name":"","gates":[{"id":1,"name":"temp_2_i_1_inst","type":"LUT4","data":[["generic","INIT","bit_vector","5A52"]]},{"id":2,"name":"temp_reg_1_inst","type":"FDCE","data":[["generic","INIT","bit_value","0"]]},{"id":3,"name":"temp_reg_2_inst","type":"FDCE","data":[["generic","INIT","bit_value","0"]]},{"id":4,"name":"Clock_enable_B_IBUF_inst_inst","type":"IBUF"},{"id":5,"name":"Clock_IBUF_BUFG_inst_inst","type":"BUFG"},{"id":6,"name":"Clock_IBUF_inst_inst","type":"IBUF"},{"id":7,"name":"temp_reg_0_inst","type":"FDCE","data":[["generic","INIT","bit_value","0"]]},{"id":8,"name":"Output_OBUF_3_inst_inst","type":"OBUF"},{"id":9,"name":"temp_3_i_1_inst","type":"LUT1","data":[["generic","INIT","bit_vector","1"]]},{"id":10,"name":"temp_0_i_1_inst","type":"LUT1","data":[["generic","INIT","bit_vector","1"]]},{"id":11,"name":"temp_1_i_1_inst","type":"LUT3","data":[["generic","INIT","bit_vector","78"]]},{"id":12,"name":"temp_reg_3_inst","type":"FDCE","data":[["generic","INIT","bit_value","0"]]},{"id":13,"name":"Reset_IBUF_inst_inst","type":"IBUF"},{"id":14,"name":"temp_0_i_2_inst","type":"LUT4","data":[["generic","INIT","bit_vector","6CC4"]]},{"id":15,"name":"Output_OBUF_1_inst_inst","type":"OBUF"},{"id":16,"name":"Output_OBUF_0_inst_inst","type":"OBUF"},{"id":17,"name":"Output_OBUF_2_inst_inst","type":"OBUF"}],"global_vcc":[],"global_gnd":[],"nets":[{"id":3,"name":"Clock_enable_B","dsts":[{"gate_id":4,"pin_type":"I"}]},{"id":4,"name":"Output_0","srcs":[{"gate_id":16,"pin_type":"O"}]},{"id":5,"name":"Output_3","srcs":[{"gate_id":8,"pin_type":"O"}]},{"id":6,"name":"Reset","dsts":[{"gate_id":13,"pin_type":"I"}]},{"id":7,"name":"Output_1","srcs":[{"gate_id":15,"pin_type":"O"}]},{"id":8,"name":"Output_2","srcs":[{"gate_id":17,"pin_type":"O"}]},{"id":9,"name":"Clock","dsts":[{"gate_id":6,"pin_type":"I"}]},{"id":10,"name":"temp_2_i_1_n_0","srcs":[{"gate_id":1,"pin_type":"O"}],"dsts":[{"gate_id":3,"pin_type":"D"}]},{"id":11,"name":"Reset_IBUF","srcs":[{"gate_id":13,"pin_type":"O"}],"dsts":[{"gate_id":2,"pin_type":"CLR"},{"gate_id":3,"pin_type":"CLR"},{"gate_id":7,"pin_type":"CLR"},{"gate_id":12,"pin_type":"CLR"}]},{"id":12,"name":"temp_3_i_1_n_0","srcs":[{"gate_id":9,"pin_type":"O"}],"dsts":[{"gate_id":12,"pin_type":"D"}]},{"id":13,"name":"Output_OBUF_3","srcs":[{"gate_id":12,"pin_type":"Q"}],"dsts":[{"gate_id":1,"pin_type":"I0"},{"gate_id":8,"pin_type":"I"},{"gate_id":9,"pin_type":"I0"},{"gate_id":11,"pin_type":"I0"},{"gate_id":14,"pin_type":"I0"}]},{"id":14,"name":"Output_OBUF_2","srcs":[{"gate_id":3,"pin_type":"Q"}],"dsts":[{"gate_id":1,"pin_type":"I2"},{"gate_id":11,"pin_type":"I1"},{"gate_id":14,"pin_type":"I2"},{"gate_id":17,"pin_type":"I"}]},{"id":15,"name":"temp_1_i_1_n_0","srcs":[{"gate_id":11,"pin_type":"O"}],"dsts":[{"gate_id":2,"pin_type":"D"}]},{"id":16,"name":"Output_OBUF_1","srcs":[{"gate_id":2,"pin_type":"Q"}],"dsts":[{"gate_id":1,"pin_type":"I3"},{"gate_id":11,"pin_type":"I2"},{"gate_id":14,"pin_type":"I3"},{"gate_id":15,"pin_type":"I"}]},{"id":17,"name":"Output_OBUF_0","srcs":[{"gate_id":7,"pin_type":"Q"}],"dsts":[{"gate_id":1,"pin_type":"I1"},{"gate_id":14,"pin_type":"I1"},{"gate_id":16,"pin_type":"I"}]},{"id":18,"name":"Clock_enable_B_IBUF","srcs":[{"gate_id":4,"pin_type":"O"}],"dsts":[{"gate_id":10,"pin_type":"I0"}]},{"id":19,"name":"temp_0_i_2_n_0","srcs":[{"gate_id":14,"pin_type":"O"}],"dsts":[{"gate_id":7,"pin_type":"D"}]},{"id":20,"name":"sel","srcs":[{"gate_id":10,"pin_type":"O"}],"dsts":[{"gate_id":2,"pin_type":"CE"},{"gate_id":3,"pin_type":"CE"},{"gate_id":7,"pin_type":"CE"},{"gate_id":12,"pin_type":"CE"}]},{"id":21,"name":"Clock_IBUF_BUFG","srcs":[{"gate_id":5,"pin_type":"O"}],"dsts":[{"gate_id":2,"pin_type":"C"},{"gate_id":3,"pin_type":"C"},{"gate_id":7,"pin_type":"C"},{"gate_id":12,"pin_type":"C"}]},{"id":22,"name":"Clock_IBUF","srcs":[{"gate_id":6,"pin_type":"O"}],"dsts":[{"gate_id":5,"pin_type":"I"}]}],"global_in":[3,6,9],"global_out":[4,5,7,8],"modules":[{"id":1,"type":"Counter2_VHDL","name":"top_module","parent":0,"gates":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],"input_ports":[{"net_id":6,"port_name":"Reset"},{"net_id":3,"port_name":"Clock_enable_B"},{"net_id":9,"port_name":"Clock"}],"output_ports":[{"net_id":7,"port_name":"Output_1"},{"net_id":5,"port_name":"Output_3"},{"net_id":4,"port_name":"Output_0"},{"net_id":8,"port_name":"Output_2"}]}],"groupings":[]}}