// Seed: 4240656019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output supply0 id_1;
  assign id_1 = -1'h0;
endmodule
module module_1 #(
    parameter id_1  = 32'd66,
    parameter id_11 = 32'd11
) (
    _id_1,
    .id_15(id_2),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire _id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  xnor primCall (id_5, id_4, id_15, id_14, id_12, id_8, id_13, id_2, id_10, id_9);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_8,
      id_4
  );
  logic [1 'h0 +  id_11  >  -1 : id_1] id_16;
  ;
endmodule
