// Seed: 1096234073
module module_0 (
    input  wand id_0[-1 'b0 : 1],
    output tri  id_1,
    input  wire id_2,
    output tri1 id_3,
    input  tri0 id_4,
    output wire id_5,
    input  tri  id_6
);
  parameter id_8 = 1;
  tri id_9;
  assign id_9 = ~-1'b0 | id_0 && id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    input wor id_7,
    input uwire id_8[-1 : 1]
);
  logic id_10 = id_7;
  assign id_6 = -1 - id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_6,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
