When designing circuits it is an important question how to select various parameters of a MOSFET, like $W$, $L$, or the bias current $I_\mathrm{D}$. As a very practical approach we select the $g_\mathrm{m}/I_\mathrm{D}$ methodology introduced by P. Jespers and B. Murmann in [@Jespers_Murmann_2017]. A brief introduction is available [here](https://github.com/iic-jku/analog-circuit-design/blob/main/sizing/Ref_Murmann_gmID.pdf) as well.

### NMOS

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-gmid-ft-vs-vgs >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-ft-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-gmgds-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-jd-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-vdsat-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-gamma-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_nmos.ipynb#fig-nmos-fco-vs-gmid-vs-l >}}

### PMOS

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-gmid-ft-vs-vgs >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-ft-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-gmgds-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-jd-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-vdsat-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-gamma-vs-gmid-vs-l >}}

{{< embed ./sizing/techsweep_sg13_plots_pmos.ipynb#fig-pmos-fco-vs-gmid-vs-l >}}
