Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c9be953bc0de46dfa7f579575bab88e9 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_impl.sdf", for root module "tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_impl.sdf", for root module "tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.flop_r
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.RAM32M_HD4
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module xil_defaultlib.RAM32M_HD11
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.MIPS
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD12
Compiling module xil_defaultlib.RAM64X1S_HD13
Compiling module xil_defaultlib.RAM64X1S_HD14
Compiling module xil_defaultlib.RAM64X1S_HD15
Compiling module xil_defaultlib.RAM64X1S_HD16
Compiling module xil_defaultlib.RAM64X1S_HD17
Compiling module xil_defaultlib.RAM64X1S_HD18
Compiling module xil_defaultlib.RAM64X1S_HD19
Compiling module xil_defaultlib.RAM64X1S_HD20
Compiling module xil_defaultlib.RAM64X1S_HD21
Compiling module xil_defaultlib.RAM64X1S_HD22
Compiling module xil_defaultlib.RAM64X1S_HD23
Compiling module xil_defaultlib.RAM64X1S_HD24
Compiling module xil_defaultlib.RAM64X1S_HD25
Compiling module xil_defaultlib.RAM64X1S_HD26
Compiling module xil_defaultlib.RAM64X1S_HD27
Compiling module xil_defaultlib.RAM64X1S_HD28
Compiling module xil_defaultlib.RAM64X1S_HD29
Compiling module xil_defaultlib.RAM64X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_impl
