# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6_10-2.srcs/sources_1/new/my_pakage.vhd" \
"../../../../lab6_10-2.srcs/sources_1/new/task.vhd" \
"../../../../lab6_10-2.srcs/sources_1/new/tb_task.vhd" \

# Do not sort compile order
nosort
