//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:05:23 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


//* Template Version : S_09_74801   
MemoryTemplate (spsram_512x24m4s) {

      CellName        : spsram_512x24m4s;
      Algorithm       : SMarchCHKBvcd;
      logicalPorts    : 1rw;
      NumberOfWords   : 512;
      MinHold         : 0.5;
      MilliWattsPerMegaHertz : 0.004;
      TransparentMode : None; 		//User options for DFT:
      					// AsyncMux: 	for low speed scan
					// SyncMux: 	for at-speed scan
					// AsyncWriteThru: if there is AWT in this memory
      

      Port (CLK)  {
          Function: Clock;
      }
      Port (CEB)  {
                    Function: Select;
	            Polarity: ActiveLow;	

      }

      Port (WEB) {
            Function: WriteEnable; 
	    Polarity: ActiveLow;

      }

      Port (BWEB[23:0]) {
            Function: GroupWriteEnable; 
	    Polarity: ActiveLow;

      }

      Port (D[23:0]) { 
          Function: Data; 
          Direction:   Input;
      }
      Port (Q[23:0]) { 
          Function: Data; 
          Direction:   Output; 
      }
      port (A[8:0]) {
          function:    address;
      }







      Port (RTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 2'b01;
      }
      Port (WTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 2'b00;
      }


// 128 rows by 4 columns.
      AddressCounter {
          Function ( Address ) {
	      LogicalAddressMap {
                  ColumnAddress[1:0]:Address[1:0];  // number of columns
		  RowAddress[6:0]:Address[8:2];  // number of rows
	      }
	  }
	  Function ( ColumnAddress ) {
              CountRange[0:3];
	  }
	  Function  ( RowAddress ) {
              CountRange[0:127];
	  }
      }

      OperationSet : syncWR;
      bitGrouping : 1;
}
