<?xml version="1.0"?>
<configuration platform="ADL" req_pch="True">
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2021-2022, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

<!--
XML configuration file for AlderLake based platforms

http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html
https://cdrdv2.intel.com/v1/dl/getContent/655259

* 12th Generation Intel(R) Core Processor Family Datasheet
-->

<!-- #################################### -->
<!--                                      -->
<!-- Information                          -->
<!--                                      -->
<!-- #################################### -->
<info family="core" detection_value="0x90670-0x90672, 0x90674-0x90675, 0x906a0-0x906a4">
    <sku did="0x4601" name="AlderLake" code="ADL" longname="ADL-P/U15 2+8"/>
    <sku did="0x4602" name="AlderLake" code="ADL" longname="ADL-U9 2+8"/>
    <sku did="0x4609" name="AlderLake" code="ADL" longname="ADL-U15 2+4"/>
    <sku did="0x460A" name="AlderLake" code="ADL" longname="ADL-U9 2+4"/>
    <sku did="0x4610" name="AlderLake" code="ADL" longname="ADL-S LGA 2+0"/>
    <sku did="0x4619" name="AlderLake" code="ADL" longname="ADL-U15 1+4"/>
    <sku did="0x461A" name="AlderLake" code="ADL" longname="ADL-U9 1+4"/>
    <sku did="0x4621" name="AlderLake" code="ADL" longname="ADL-P/H 4+8"/>
    <sku did="0x4629" name="AlderLake" code="ADL" longname="ADL-H 4+4"/>
    <sku did="0x4630" name="AlderLake" code="ADL" longname="ADL-S LGA 4+0"/>
    <sku did="0x4641" name="AlderLake" code="ADL" longname="ADL-P/H 6+8"/>
    <sku did="0x4648" name="AlderLake" code="ADL" longname="ADL-S LGA 6+4"/>
    <sku did="0x4649" name="AlderLake" code="ADL" longname="ADL-H 6+4"/>
    <sku did="0x4650" name="AlderLake" code="ADL" longname="ADL-S LGA 6+0"/>
    <sku did="0x4660" name="AlderLake" code="ADL" longname="ADL-S LGA 8+8"/>
    <sku did="0x4668" name="AlderLake" code="ADL" longname="ADL-S LGA 8+4"/>
</info>

<!-- #################################### -->
<!--                                      -->
<!-- Memory Mapped I/O spaces (MMIO BARs) -->
<!--                                      -->
<!-- #################################### -->
<mmio>
    <bar name="MCHBAR" bus="0" dev="0" fun="0" reg="0x48" width="8" mask="0x3FFFFFE0000" size="0x8000" enable_bit="0" desc="Host Memory Mapped Register Range"/>
    <bar name="TMBAR"      register="TMBAR"      base_field="BA" size="0x20000"   desc=""/>
    <bar name="GTTMMADR"   register="GTTMMADR"   base_field="BA" size="0x1000000" desc=""/>
</mmio>

<!-- #################################### -->
<!--                                      -->
<!-- Registers                            -->
<!--                                      -->
<!-- #################################### -->
<registers>
    <!-- Host Bridge -->
    <register name="PCI0.0.0_GGC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x50" size="2" desc="Graphics Control">
        <field name="GMS"     bit="8" size="8" desc="GMS"/>
        <field name="GGMS"    bit="6" size="2" desc="GGMS"/>
        <field name="VAMEN"   bit="2" size="1" desc="VAMEN"/>
        <field name="IVD"     bit="1" size="1" desc="IVD"/>
        <field name="GGCLOCK" bit="0" size="1" desc="GGC Lock"/>
    </register>
    <register name="PCI0.0.0_PAVPC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x58" size="4" desc="Protected Audio Video Path Control">
        <field name="PCMBASE" bit="20" size="12" desc="PCMBASE"/>
        <field name="ASMFEN" bit="6" size="1" desc="ASMF Method Enable"/>
        <field name="OVTATTACK" bit="4" size="1" desc="Override Unsolicited Connection State Attack and Terminate"/>
        <field name="HVYMODSEL" bit="3" size="1" desc="HVY mode selection"/>
        <field name="PAVPLCK" bit="2" size="1" desc="PAVP Lock"/>
        <field name="PAVPE" bit="1" size="1" desc="PAVP Enable"/>
        <field name="PCME" bit="0" size="1" desc="PCM Enable"/>
    </register>
    <register name="PCI0.0.0_DPR" type="pcicfg" bus="0" dev="0" fun="0" offset="0x5C" size="4" desc="DMA Protected Range">
        <field name="TOPOFDPR" bit="20" size="12" desc="Top of DPR"/>
        <field name="DPRSIZE" bit="4" size="8" desc="DPR Size"/>
        <field name="EPM" bit="2" size="1" desc="DPR Enable"/>
        <field name="PRS" bit="1" size="1" desc="DPR Status"/>
        <field name="LOCK" bit="0" size="1" desc="DPR Lock"/>
    </register>
    <register name="PCI0.0.0_TOM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA0" size="8" desc="Top of Memory">
        <field name="LOCK" bit="0"  size="1"  desc=""/>
        <field name="TOM"  bit="20" size="22" desc=""/>
    </register>
    <register name="PCI0.0.0_TOUUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA8" size="8" desc="Top of Upper Usable DRAM">
        <field name="LOCK"  bit="0"  size="1"  desc=""/>
        <field name="TOUUD" bit="20" size="22" desc=""/>
    </register>
    <register name="PCI0.0.0_BDSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB0" size="4" desc="Base Data of Stolen Memory">
        <field name="LOCK" bit="0"  size="1"  desc=""/>
        <field name="BDSM" bit="20" size="12" desc=""/>
    </register>
    <register name="PCI0.0.0_BGSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB4" size="4" desc="Base of GTT Stolen Memory">
        <field name="LOCK" bit="0"  size="1"  desc=""/>
        <field name="BGSM" bit="20" size="12" desc=""/>
    </register>
    <register name="PCI0.0.0_TSEGMB" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB8" size="4" desc="TSEG Memory Base">
        <field name="LOCK"   bit="0"  size="1"  desc=""/>
        <field name="TSEGMB" bit="20" size="12" desc=""/>
    </register>
    <register name="PCI0.0.0_TOLUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xBC" size="4" desc="Top of Low Usable DRAM">
        <field name="LOCK"  bit="0"  size="1"  desc=""/>
        <field name="TOLUD" bit="20" size="12" desc=""/>
    </register>

    <!-- Processor Graphics -->
    <register name="GTTMMADR" type="pcicfg" bus="0" dev="0x2" fun="0" offset="0x10" size="8" desc="Graphics Translation Table Memory Mapped Range Address">
        <field name="BA" bit="24" size="15" desc="Memory Base Address"/>
    </register>

    <!-- Dynamic Tuning Technology -->
    <register name="TMBAR" type="pcicfg" bus="0" dev="0x4" fun="0" offset="0x10" size="8" desc="Thermal Controller Base Address">
        <field name="BA" bit="17" size="26" desc="TMMBA"/>
    </register>

    <!-- MCHBAR registers -->
    <register name="GFXVTBAR" type="mmio" bar="MCHBAR" offset="0x5400" size="8" desc="GFX VT Range Base Address Register">
        <field name="Enable" bit="0"  size="1"  desc="GFX VT BAR Enable"/>
        <field name="Base"   bit="12" size="30" desc="GFX VT Base Address"/>
    </register>
    <register name="VTBAR" type="mmio" bar="MCHBAR" offset="0x5410" size="8" desc="VT-d MMIO Base Address">
      <field name="Enable" bit="0"  size="1"  desc="Enable"/>
      <field name="Base"   bit="12" size="30" desc="VTD Base Address"/>
    </register>
    <register name="PCI0.0.0_REMAPBASE" type="mmio" bar="MCHBAR" offset="0xD890" size="8" desc="">
    </register>
    <register name="PCI0.0.0_REMAPLIMIT" type="mmio" bar="MCHBAR" offset="0xD898" size="8" desc="">
    </register>

    <!-- MSRs -->
    <register name="IA32_APIC_BASE" type="msr" msr="0x1B" desc="Local APIC Base">
        <field name="BSP"       bit="8"  size="1"  desc="Bootstrap Processor"/>
        <field name="x2APICEn"  bit="10" size="1"  desc="Enable x2APIC mode"/>
        <field name="En"        bit="11" size="1"  desc="APIC Global Enable"/>
        <field name="APICBase"  bit="12" size="40" desc="APIC Base"/>
    </register>
    <register name="MSR_BIOS_DONE" type="msr" msr="0x151" desc="BIOS Done Status">
        <field name="IA_UNTRUSTED"  bit="0" size="1" desc="Untrusted mode enable bit"/>
        <field name="SoC_BIOS_DONE" bit="1" size="1" desc="SoC init done"/>
    </register>
    <register name="MSR_SMM_FEATURE_CONTROL" type="msr" msr="0x4E0" desc="Enhanced SMM Feature Control">
        <field name="LOCK"            bit="0" size="1"  desc="Lock bit"/>
        <field name="SMM_Code_Chk_En" bit="2" size="1"  desc="Prevents SMM from executing code outside the ranges defined by the SMRR"/>
    </register>

    <!-- Undefined Registers -->
    <register name="PCI0.0.0_SMRAMC"      undef="Compatible SMRAM is not supported."/>
    <register name="PCI0.0.0_MESEG_BASE"  undef="MESEG mapping method has changed."/>
    <register name="PCI0.0.0_MESEG_MASK"  undef="MESEG mapping method has changed."/>
    <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform"/>
    <register name="PRMRR_UNCORE_MASK"    undef="Not defined for the platform"/>
    <register name="MSR_LT_LOCK_MEMORY"   undef="Not defined for the platform"/>
    <register name="FREG6"                undef="Flash Region 6 not defined for this platform"/>
</registers>

<!-- #################################### -->
<!--                                      -->
<!-- Controls                             -->
<!--                                      -->
<!-- #################################### -->
<controls>
</controls>

</configuration>