adi_refsrc_14_Isrc_16_13_12_refsnk_16.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
adi_refsrc_14_Isrc_16_13_12_refsnk_16.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else (Isrc0 - 2))
adi_refsrc_10_Isrc_15_6_16_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
adi_refsrc_10_Isrc_15_6_16_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 6)
adi_refsrc_2_Isrc_18_14_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else (B0 - 5))
adi_refsrc_2_Isrc_18_14_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc0 < B1)) then 0 else (B0 - 5))
adi_refsrc_13_Isrc_3_10_13_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_13_Isrc_3_10_13_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_22_Isrc_3_11_14_refsnk_27.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_22_Isrc_3_11_14_refsnk_27.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_26_Isrc_2_7_5_refsnk_28.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else Isrc1)
adi_refsrc_26_Isrc_2_7_5_refsnk_28.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else Isrc1)
adi_refsrc_7_Isrc_1_11_16_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
adi_refsrc_7_Isrc_1_11_16_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (Isrc2 - 4))
adi_refsrc_3_Isrc_16_15_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
adi_refsrc_3_Isrc_16_15_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
adi_refsrc_25_Isrc_4_15_14_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_25_Isrc_4_15_14_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_21_Isrc_13_18_13_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_21_Isrc_13_18_13_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_28_Isrc_14_14_9_refsnk_26.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_28_Isrc_14_14_9_refsnk_26.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_10_Isrc_17_12_5_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_10_Isrc_17_12_5_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_30_Isrc_6_10_16_refsnk_5.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
adi_refsrc_30_Isrc_6_10_16_refsnk_5.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc1)
adi_refsrc_11_Isrc_14_10_8_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_11_Isrc_14_10_8_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_25_Isrc_3_13_10_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_25_Isrc_3_13_10_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_33_Isrc_5_1_5_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (1 + B0))) then 0 else 1)
adi_refsrc_33_Isrc_5_1_5_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (((B1 + Isrc2) < (B1 + B1)) && ((Isrc2 + 2) < (1 + B0))) then 0 else 1)
adi_refsrc_21_Isrc_1_16_14_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_21_Isrc_1_16_14_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_21_Isrc_2_18_3_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_21_Isrc_2_18_3_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_14_Isrc_14_12_17_refsnk_16.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
adi_refsrc_14_Isrc_14_12_17_refsnk_16.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else (Isrc2 - 4))
adi_refsrc_8_Isrc_5_4_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + Isrc1) < (2 + B0))) then 0 else 5)
adi_refsrc_8_Isrc_5_4_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (((B1 + Isrc0) < (B1 + B1)) && ((Isrc1 + Isrc1) < (2 + B0))) then 0 else 5)
adi_refsrc_25_Isrc_15_3_10_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
adi_refsrc_25_Isrc_15_3_10_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
adi_refsrc_0_Isrc_14_14_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
adi_refsrc_0_Isrc_14_14_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc1 < B1)) then 0 else Isrc1)
adi_refsrc_11_Isrc_3_8_13_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_11_Isrc_3_8_13_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_23_Isrc_6_9_4_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else Isrc1)
adi_refsrc_23_Isrc_6_9_4_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isrc2 < B1)) then 0 else Isrc1)
adi_refsrc_11_Isrc_9_5_7_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
adi_refsrc_11_Isrc_9_5_7_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 5)
adi_refsrc_23_Isrc_1_10_13_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_23_Isrc_1_10_13_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else Isrc1)
adi_refsrc_26_Isrc_3_15_2_refsnk_28.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_26_Isrc_3_15_2_refsnk_28.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_10_Isrc_10_16_14_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_10_Isrc_10_16_14_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_11_Isrc_3_1_3_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else 1)
adi_refsrc_11_Isrc_3_1_3_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((1 + B0) < (Isrc2 + Isrc2)) then 0 else 1)
adi_refsrc_25_Isrc_4_5_17_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 5)
adi_refsrc_25_Isrc_4_5_17_refsnk_25.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 5)
adi_refsrc_33_Isrc_3_1_10_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
adi_refsrc_33_Isrc_3_1_10_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
adi_refsrc_21_Isrc_13_8_2_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_21_Isrc_13_8_2_refsnk_22.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_23_Isrc_18_1_16_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
adi_refsrc_23_Isrc_18_1_16_refsnk_23.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 1)
adi_refsrc_7_Isrc_4_13_3_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_7_Isrc_4_13_3_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_32_Isrc_19_3_16_refsnk_11.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
adi_refsrc_32_Isrc_19_3_16_refsnk_11.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
adi_refsrc_33_Isrc_7_17_15_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_33_Isrc_7_17_15_refsnk_31.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_30_Isrc_2_11_11_refsnk_30.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < (2 + Isrc2)) then 0 else Isrc2)
adi_refsrc_30_Isrc_2_11_11_refsnk_30.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < (2 + Isrc2)) then 0 else Isrc2)
adi_refsrc_8_Isrc_18_13_10_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 6))
adi_refsrc_8_Isrc_18_13_10_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else (B1 - 6))
adi_refsrc_10_Isrc_3_15_4_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_10_Isrc_3_15_4_refsnk_13.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc0 + Isrc1)) then 0 else Isrc1)
adi_refsrc_5_Isrc_14_5_18_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
adi_refsrc_5_Isrc_14_5_18_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 5)
adi_refsrc_4_Isrc_1_16_8_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_4_Isrc_1_16_8_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
adi_refsrc_30_Isrc_19_14_12_refsnk_5.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_30_Isrc_19_14_12_refsnk_5.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_7_Isrc_10_7_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
adi_refsrc_7_Isrc_10_7_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (Isrc0 - 2))
adi_refsrc_7_Isrc_18_12_7_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
adi_refsrc_7_Isrc_18_12_7_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else Isrc1)
