# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR_TEST.srcs/sources_1/ip/fir_h_i/sim/fir_h_i.vhd" \

# Do not sort compile order
nosort
