{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722295740394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722295740398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 09:29:00 2024 " "Processing started: Tue Jul 30 09:29:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722295740398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295740398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295740398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722295740838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722295740838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/nios2_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/nios2_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control " "Found entity 1: nios2_control" {  } { { "../nios2_control/synthesis/nios2_control.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../nios2_control/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "../nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_irq_mapper " "Found entity 1: nios2_control_irq_mapper" {  } { { "../nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1 " "Found entity 1: nios2_control_mm_interconnect_1" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_mux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747033 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_demux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_mux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_demux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747040 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_001_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747045 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router_001 " "Found entity 2: nios2_control_mm_interconnect_1_router_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747047 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router " "Found entity 2: nios2_control_mm_interconnect_1_router" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0 " "Found entity 1: nios2_control_mm_interconnect_0" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_003_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747072 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_003 " "Found entity 2: nios2_control_mm_interconnect_0_router_003" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_002_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747073 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_002 " "Found entity 2: nios2_control_mm_interconnect_0_router_002" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_001_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747075 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_001 " "Found entity 2: nios2_control_mm_interconnect_0_router_001" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722295747076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_default_decode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747076 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router " "Found entity 2: nios2_control_mm_interconnect_0_router" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_timer_0 " "Found entity 1: nios2_control_timer_0" {  } { { "../nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_sysid " "Found entity 1: nios2_control_sysid" {  } { { "../nios2_control/synthesis/submodules/nios2_control_sysid.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "../nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_onchip_ram " "Found entity 1: nios2_control_onchip_ram" {  } { { "../nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "../nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu " "Found entity 1: nios2_control_nios2_cpu" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_ic_data_module " "Found entity 1: nios2_control_nios2_cpu_cpu_ic_data_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_nios2_cpu_cpu_ic_tag_module " "Found entity 2: nios2_control_nios2_cpu_cpu_ic_tag_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_nios2_cpu_cpu_bht_module " "Found entity 3: nios2_control_nios2_cpu_cpu_bht_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_control_nios2_cpu_cpu_register_bank_a_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_control_nios2_cpu_cpu_register_bank_b_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_control_nios2_cpu_cpu_dc_tag_module " "Found entity 6: nios2_control_nios2_cpu_cpu_dc_tag_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_control_nios2_cpu_cpu_dc_data_module " "Found entity 7: nios2_control_nios2_cpu_cpu_dc_data_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_control_nios2_cpu_cpu_dc_victim_module " "Found entity 8: nios2_control_nios2_cpu_cpu_dc_victim_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_control_nios2_cpu_cpu_nios2_oci_debug" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_control_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_control_nios2_cpu_cpu_nios2_oci_break" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_control_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_control_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_control_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_control_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_control_nios2_cpu_cpu_nios2_oci_pib" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_control_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_control_nios2_cpu_cpu_nios2_oci_im" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_control_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_control_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_control_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_control_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_control_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_control_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_control_nios2_cpu_cpu_nios2_ocimem" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_control_nios2_cpu_cpu_nios2_oci " "Found entity 26: nios2_control_nios2_cpu_cpu_nios2_oci" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_control_nios2_cpu_cpu " "Found entity 27: nios2_control_nios2_cpu_cpu" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_tck" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_mult_cell " "Found entity 1: nios2_control_nios2_cpu_cpu_mult_cell" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_test_bench " "Found entity 1: nios2_control_nios2_cpu_cpu_test_bench" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_led_pio " "Found entity 1: nios2_control_led_pio" {  } { { "../nios2_control/synthesis/submodules/nios2_control_led_pio.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_control_jtag_uart_0_sim_scfifo_w" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747724 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_jtag_uart_0_scfifo_w " "Found entity 2: nios2_control_jtag_uart_0_scfifo_w" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747724 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_control_jtag_uart_0_sim_scfifo_r" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747724 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_jtag_uart_0_scfifo_r " "Found entity 4: nios2_control_jtag_uart_0_scfifo_r" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747724 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_jtag_uart_0 " "Found entity 5: nios2_control_jtag_uart_0" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_button_pio " "Found entity 1: nios2_control_button_pio" {  } { { "../nios2_control/synthesis/submodules/nios2_control_button_pio.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file /alteraprj/qsys_controlv8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_altpll_0_dffpipe_l2c " "Found entity 1: nios2_control_altpll_0_dffpipe_l2c" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747727 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_altpll_0_stdsync_sv6 " "Found entity 2: nios2_control_altpll_0_stdsync_sv6" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747727 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_altpll_0_altpll_jb92 " "Found entity 3: nios2_control_altpll_0_altpll_jb92" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747727 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_altpll_0 " "Found entity 4: nios2_control_altpll_0" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_control " "Found entity 1: qsys_control" {  } { { "qsys_control.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/qsys_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295747729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295747729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_control " "Elaborating entity \"qsys_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722295747794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control nios2_control:u0 " "Elaborating entity \"nios2_control\" for hierarchy \"nios2_control:u0\"" {  } { { "qsys_control.v" "u0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/qsys_control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0 nios2_control:u0\|nios2_control_altpll_0:altpll_0 " "Elaborating entity \"nios2_control_altpll_0\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "altpll_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_stdsync_sv6 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_control_altpll_0_stdsync_sv6\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "stdsync2" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_dffpipe_l2c nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_control_altpll_0_dffpipe_l2c\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "dffpipe3" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_altpll_jb92 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1 " "Elaborating entity \"nios2_control_altpll_0_altpll_jb92\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "sd1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_button_pio nios2_control:u0\|nios2_control_button_pio:button_pio " "Elaborating entity \"nios2_control_button_pio\" for hierarchy \"nios2_control:u0\|nios2_control_button_pio:button_pio\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "button_pio" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_control_jtag_uart_0\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "jtag_uart_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_w nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_w" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295747911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "wfifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748214 ""}  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295748214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295748398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295748398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_r nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_r" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "nios2_control_jtag_uart_0_alt_jtag_atlantic" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295748634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295748634 ""}  } { { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295748634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_led_pio nios2_control:u0\|nios2_control_led_pio:led_pio " "Elaborating entity \"nios2_control_led_pio\" for hierarchy \"nios2_control:u0\|nios2_control_led_pio:led_pio\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "led_pio" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu " "Elaborating entity \"nios2_control_nios2_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "nios2_cpu" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_control_nios2_cpu_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "cpu" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_test_bench nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_control_nios2_cpu_cpu_test_bench\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_test_bench" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 6043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_data" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_koc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295749843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295749843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_tag" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ic1 " "Found entity 1: altsyncram_5ic1" {  } { { "db/altsyncram_5ic1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_5ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295749949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295749949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ic1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated " "Elaborating entity \"altsyncram_5ic1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_bht_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht " "Elaborating entity \"nios2_control_nios2_cpu_cpu_bht_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_bht" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295749989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295750026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295750026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_a_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_a" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295750115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295750115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_b_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_b" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_mult_cell nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell " "Elaborating entity \"nios2_control_nios2_cpu_cpu_mult_cell\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_mult_cell" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295750262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295750262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295750621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_tag" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295751082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295751082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_data" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295751177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295751177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_victim_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_victim" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295751274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295751274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 10265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_debug nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_break nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_break" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_xbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_itrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dtrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_td_mode nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_pib nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_im nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_im" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_avalon_reg nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_ocimem nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_ocimem" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ociram_sp_ram_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295751979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295751979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_wrapper nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295751992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_tck nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_tck" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_sysclk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_control_nios2_cpu_cpu_debug_slave_phy" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios2_control:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "onchip_flash_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"read_count\" assigned a value but never read" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1722295752294 "|qsys_control|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752338 ""}  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295752338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752372 ""}  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295752372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "../nios2_control/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_onchip_ram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram " "Elaborating entity \"nios2_control_onchip_ram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "onchip_ram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "the_altsyncram" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_control_onchip_ram.hex " "Parameter \"init_file\" = \"nios2_control_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295752484 ""}  } { { "../nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295752484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhg1 " "Found entity 1: altsyncram_dhg1" {  } { { "db/altsyncram_dhg1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_dhg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295752516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295752516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhg1 nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_dhg1:auto_generated " "Elaborating entity \"altsyncram_dhg1\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_dhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "slow_periph_bridge" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "../nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "../nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_sysid nios2_control:u0\|nios2_control_sysid:sysid " "Elaborating entity \"nios2_control_sysid\" for hierarchy \"nios2_control:u0\|nios2_control_sysid:sysid\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "sysid" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_timer_0 nios2_control:u0\|nios2_control_timer_0:timer_0 " "Elaborating entity \"nios2_control_timer_0\" for hierarchy \"nios2_control:u0\|nios2_control_timer_0:timer_0\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "timer_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_control_mm_interconnect_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "mm_interconnect_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295752996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_agent_rsp_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router " "Elaborating entity \"nios2_control_mm_interconnect_0_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_002" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_003" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_limiter" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios2_control_mm_interconnect_1\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "mm_interconnect_1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router " "Elaborating entity \"nios2_control_mm_interconnect_1_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_limiter" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295753994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_demux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_mux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_demux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_mux" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_irq_mapper nios2_control:u0\|nios2_control_irq_mapper:irq_mapper " "Elaborating entity \"nios2_control_irq_mapper\" for hierarchy \"nios2_control:u0\|nios2_control_irq_mapper:irq_mapper\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "irq_mapper" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "irq_synchronizer" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "../nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "../nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295754119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295754119 ""}  } { { "../nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295754119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "../nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "rst_controller" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "../nios2_control/synthesis/nios2_control.v" "rst_controller_001" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295754155 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3274 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1722295755270 "|qsys_control|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1722295755922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.30.09:29:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2024.07.30.09:29:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295758384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295760217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295760329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295762268 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1722295762975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763344 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295763393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295763393 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722295767498 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722295767498 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722295767498 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1722295767499 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1722295767499 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1722295767499 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722295767499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295767531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767531 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295767531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_c7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295767563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295767563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295767595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295767595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kac1 " "Found entity 1: altsyncram_kac1" {  } { { "db/altsyncram_kac1.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/altsyncram_kac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295767629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295767629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295767730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767730 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295767730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295767766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295767766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295767794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722295767794 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722295767794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722295767825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295767825 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1722295768550 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1722295768550 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1722295768588 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1722295768588 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1722295768588 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1722295768589 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1722295768589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1722295768604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "../nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "../nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7706 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 352 -1 0 } } { "../nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 398 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2670 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 5967 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7715 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 4102 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 5886 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 273 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722295768741 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722295768742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295770543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "181 " "181 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722295772848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295773049 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722295773308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722295773308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295773460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/output_files/top.map.smsg " "Generated suppressed messages file C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295774258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722295776559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722295776559 ""}
{ "Error" "ECUT_CUT_YGR_PLL_FEEDS_ITSELF" "nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1\|pll7 " "Output of PLL \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1\|pll7\" cannot be connected to its own clock input" {  } { { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 151 -1 0 } } { "../nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 295 0 0 } } { "../nios2_control/synthesis/nios2_control.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/nios2_control/synthesis/nios2_control.v" 144 0 0 } } { "qsys_control.v" "" { Text "C:/AlteraPrj/qsys_controlV8end/qsys_control/BeMicro_MAX10_top_project/qsys_control.v" 77 0 0 } }  } 0 15088 "Output of PLL \"%1!s!\" cannot be connected to its own clock input" 0 0 "Analysis & Synthesis" 0 -1 1722295776851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722295776963 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 30 09:29:36 2024 " "Processing ended: Tue Jul 30 09:29:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722295776963 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722295776963 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722295776963 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295776963 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722295777640 ""}
