# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/ec67/hdl" --include "../../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/30ef" --include "../../../../../QCS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../QCS.gen/sources_1/bd/design_1/ipshared/30ef" \
"seq_rec_Testbench_time_impl.v" \
"../../../../../QCS.srcs/sources_1/new/QCS.v" \
"../../../../../QCS.srcs/sources_1/new/encoding_sequencer.v" \
"../../../../../QCS.srcs/sim_1/new/seq_rec_sim.v" \

# Do not sort compile order
nosort
