
---------- Begin Simulation Statistics ----------
final_tick                                14193030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227436                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683920                       # Number of bytes of host memory used
host_op_rate                                   249426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    43.97                       # Real time elapsed on the host
host_tick_rate                              322797988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10966938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014193                       # Number of seconds simulated
sim_ticks                                 14193030000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.668223                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  791561                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1396834                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12546                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1490412                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27111                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           65112                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            38001                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1887453                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108897                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10966938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.419303                       # CPI: cycles per instruction
system.cpu.discardedOps                         70015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4912578                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1985098                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1093175                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2145879                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.704571                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         14193030                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6896073     62.88%     62.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100107      0.91%     63.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27020      0.25%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  16372      0.15%     64.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  13510      0.12%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  5414      0.05%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            19031      0.17%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                2330243     21.25%     85.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1559168     14.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10966938                       # Class of committed instruction
system.cpu.tickCycles                        12047151                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       108415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       217196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                309                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4434                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4743                       # Request fanout histogram
system.membus.respLayer1.occupancy           82908500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4743000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            104071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       103112                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        103234                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          837                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       309580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                325983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     52824576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2621184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55445760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           108787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107642                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309929                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97077     89.24%     89.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11710     10.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1079580000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49981995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         929106000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               103005                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1034                       # number of demand (read+write) hits
system.l2.demand_hits::total                   104039                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              103005                       # number of overall hits
system.l2.overall_hits::.cpu.data                1034                       # number of overall hits
system.l2.overall_hits::total                  104039                       # number of overall hits
system.l2.demand_misses::.cpu.inst                229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4519                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4748                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               229                       # number of overall misses
system.l2.overall_misses::.cpu.data              4519                       # number of overall misses
system.l2.overall_misses::total                  4748                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    581855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        608206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    581855000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       608206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           103234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          103234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.813794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043645                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.813794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043645                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115069.868996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 128757.468466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128097.304128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115069.868996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 128757.468466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128097.304128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4743                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4743                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    491058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    512829000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    491058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    512829000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.812894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.812894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043599                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95069.868996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108785.556048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108123.339658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95069.868996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108785.556048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108123.339658                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        91452                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            91452                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        91452                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        91452                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4434                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    571026000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     571026000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.940204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.940204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 128783.491204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128783.491204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    482346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    482346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.940204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.940204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 108783.491204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108783.491204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         103005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             103005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       103234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         103234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115069.868996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115069.868996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95069.868996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95069.868996                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       127400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       127400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8712000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8712000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       108900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       108900                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2546.600822                       # Cycle average of tags in use
system.l2.tags.total_refs                      205487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.324267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       228.562089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2318.038734                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.027901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.282964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.310864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.578979                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1648679                       # Number of tag accesses
system.l2.tags.data_accesses                  1648679                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1155584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1214208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4743                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4130478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81419119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85549597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4130478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4130478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4130478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81419119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85549597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000687500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    575434000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   94860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               931159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30330.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49080.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.567493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.071994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    96.076535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2      0.05%      0.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2      0.05%      0.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4059     93.18%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          237      5.44%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      0.44%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4356                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1214208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1214208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14190571000                       # Total gap between requests
system.mem_ctrls.avgGap                    2991897.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1155584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4130478.129053486045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81419119.102827236056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33170000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    897989000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36211.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49733.55                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             15365280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8163045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            67601520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1119874080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3401524020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2585682240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7198210185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.165150                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6686726250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    473720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7032583750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             15757980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8367975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67858560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1119874080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3495436650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2506597920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7213893165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.270127                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6480566000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    473720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7238744000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2290004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2290004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2290004                       # number of overall hits
system.cpu.icache.overall_hits::total         2290004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       103234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       103234                       # number of overall misses
system.cpu.icache.overall_misses::total        103234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2929673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2929673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2929673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2929673000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2393238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2393238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2393238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2393238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28378.954608                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28378.954608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28378.954608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28378.954608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       103112                       # number of writebacks
system.cpu.icache.writebacks::total            103112                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       103234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       103234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       103234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       103234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2723205000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2723205000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2723205000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2723205000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26378.954608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26378.954608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26378.954608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26378.954608                       # average overall mshr miss latency
system.cpu.icache.replacements                 103112                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2290004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2290004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       103234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2929673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2929673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2393238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2393238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28378.954608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28378.954608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       103234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       103234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2723205000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2723205000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26378.954608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26378.954608                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.841055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2393238                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            103234                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.182653                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.841055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4889710                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4889710                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3807269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3807269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3807317                       # number of overall hits
system.cpu.dcache.overall_hits::total         3807317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9747                       # number of overall misses
system.cpu.dcache.overall_misses::total          9747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1053674000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1053674000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1053674000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1053674000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3817009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3817009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3817064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3817064                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108180.082136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108180.082136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108102.390479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108102.390479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4686                       # number of writebacks
system.cpu.dcache.writebacks::total              4686                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5553                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    619820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    619820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    620348000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    620348000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111699.405298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111699.405298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111714.028453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111714.028453                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2298824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2298824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2299832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2299832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40080.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40080.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34480.192077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34480.192077                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1508445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1508445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1013273000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1013273000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1517177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1517177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 116041.342190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 116041.342190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    591098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    591098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125338.846480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125338.846480                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.127273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.127273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       528000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       132000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       132000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.242015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3834586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5553                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            690.543130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.242015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7683113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7683113                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14193030000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
