
---------- Begin Simulation Statistics ----------
simSeconds                                   0.511122                       # Number of seconds simulated (Second)
simTicks                                 511122476000                       # Number of ticks simulated (Tick)
finalTick                                511122476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    897.14                       # Real time elapsed on the host (Second)
hostTickRate                                569724669                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52052                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      92741                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        44702992                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.678249                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.873040                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    39861113     89.17%     89.17% |     4806663     10.75%     99.92% |       27164      0.06%     99.98% |         218      0.00%     99.98% |        5119      0.01%     99.99% |         225      0.00%     99.99% |        2246      0.01%    100.00% |         202      0.00%    100.00% |          13      0.00%    100.00% |          29      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          44702992                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     44545897                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     2.369174                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     2.053103                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.399236                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    10841782     24.34%     24.34% |    26058509     58.50%     82.84% |     5470169     12.28%     95.12% |     1948506      4.37%     99.49% |      113001      0.25%     99.74% |      103032      0.23%     99.98% |        8331      0.02%     99.99% |        1406      0.00%    100.00% |        1161      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     44545897                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     45651232                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       20.986954                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.778064                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      23.394060                       (Unspecified)
system.caches.m_latencyHistSeqr          |    45504657     99.68%     99.68% |      128543      0.28%     99.96% |       16018      0.04%    100.00% |        1854      0.00%    100.00% |         158      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       45651232                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     23299720                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     2.842261                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.323069                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     6.974617                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    23282610     99.93%     99.93% |       12547      0.05%     99.98% |        2853      0.01%     99.99% |         858      0.00%    100.00% |         654      0.00%    100.00% |         162      0.00%    100.00% |          23      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     23299720                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     22351512                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    39.901392                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    37.215894                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    19.134253                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    22209500     99.36%     99.36% |      124832      0.56%     99.92% |       15202      0.07%     99.99% |        1820      0.01%    100.00% |         156      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     22351512                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     22351512                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014682                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.308851                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    22288101     99.72%     99.72% |       22778      0.10%     99.82% |        4687      0.02%     99.84% |       12090      0.05%     99.89% |       23634      0.11%    100.00% |         204      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      22351512                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     22351480                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       1.341818                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.457749                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    17550234     78.52%     78.52% |     4789886     21.43%     99.95% |        3326      0.01%     99.96% |         200      0.00%     99.96% |        5119      0.02%     99.99% |         225      0.00%     99.99% |        2246      0.01%    100.00% |         202      0.00%    100.00% |          13      0.00%    100.00% |          29      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      22351480                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        12128604      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch      21554997      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11967632      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        22351512      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     22351481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     22351480      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       7586968      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch     11525091      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      3239454      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4541636      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch     10029906      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      8728178      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     22351481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     22351480      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     19112058      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      3239454      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      22351512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      22351481      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     22351512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     22351480      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     22351512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     22351481      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     22351512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     22351480      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     22351512                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    39.901392                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    37.215894                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    19.134253                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    22209500     99.36%     99.36% |      124832      0.56%     99.92% |       15202      0.07%     99.99% |        1820      0.01%    100.00% |         156      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     22351512                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     22351511                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     12128604                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    26.124324                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    11.779093                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    24.107986                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    12055554     99.40%     99.40% |       63931      0.53%     99.92% |        8069      0.07%     99.99% |         958      0.01%    100.00% |          91      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     12128604                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4541636                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     5.216411                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.843665                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev    10.016096                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4531601     99.78%     99.78% |        8077      0.18%     99.96% |        1375      0.03%     99.99% |         302      0.01%     99.99% |         201      0.00%    100.00% |          65      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4541636                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      7586968                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    38.640013                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    35.747884                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    21.230424                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     7515876     99.06%     99.06% |       62254      0.82%     99.88% |        7803      0.10%     99.99% |         944      0.01%    100.00% |          90      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      7586968                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10484466                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    13.166589                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     3.000929                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    21.615682                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10240115     97.67%     97.67% |      221478      2.11%     99.78% |       16949      0.16%     99.94% |        3214      0.03%     99.97% |        1481      0.01%     99.99% |         948      0.01%    100.00% |         183      0.00%    100.00% |          82      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10484466                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      7727271                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     2.227227                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.181700                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     6.205878                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     7722890     99.94%     99.94% |        3132      0.04%     99.98% |         521      0.01%     99.99% |         314      0.00%     99.99% |         331      0.00%    100.00% |          74      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      7727271                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples      2757195                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.825073                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    40.888113                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    19.835526                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |     2517225     91.30%     91.30% |      218346      7.92%     99.22% |       16428      0.60%     99.81% |        2900      0.11%     99.92% |        1150      0.04%     99.96% |         874      0.03%     99.99% |         178      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total      2757195                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples     21554996                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    21.302549                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     7.194147                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    21.995691                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |    21505232     99.77%     99.77% |       43614      0.20%     99.97% |        5480      0.03%    100.00% |         621      0.00%    100.00% |          48      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total     21554996                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples     10029906                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.516934                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.113953                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     3.489034                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |    10028031     99.98%     99.98% |        1163      0.01%     99.99% |         367      0.00%    100.00% |         211      0.00%    100.00% |         105      0.00%    100.00% |          21      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total     10029906                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples     11525090                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    38.521318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.474840                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    16.034048                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |    11476038     99.57%     99.57% |       43036      0.37%     99.95% |        5354      0.05%     99.99% |         613      0.01%    100.00% |          48      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total     11525090                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples      1483166                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    29.671472                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     9.857922                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    32.143613                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |     1099525     74.13%     74.13% |      382753     25.81%     99.94% |         743      0.05%     99.99% |          92      0.01%    100.00% |          30      0.00%    100.00% |          10      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total      1483166                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1000907                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    10.098588                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     3.938358                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    12.613947                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |     1000088     99.92%     99.92% |         175      0.02%     99.94% |         590      0.06%     99.99% |          31      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total      1000907                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples       482259                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.294120                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    66.189998                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    20.051554                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |       99437     20.62%     20.62% |      382578     79.33%     99.95% |         153      0.03%     99.98% |          61      0.01%     99.99% |          13      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total       482259                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      7586968                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    38.640013                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    35.747884                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    21.230424                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     7515876     99.06%     99.06% |       62254      0.82%     99.88% |        7803      0.10%     99.99% |         944      0.01%    100.00% |          90      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      7586968                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples      2757195                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.825073                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    40.888113                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    19.835526                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |     2517225     91.30%     91.30% |      218346      7.92%     99.22% |       16428      0.60%     99.81% |        2900      0.11%     99.92% |        1150      0.04%     99.96% |         874      0.03%     99.99% |         178      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total      2757195                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples     11525090                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    38.521318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.474840                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    16.034048                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |    11476038     99.57%     99.57% |       43036      0.37%     99.95% |        5354      0.05%     99.99% |         613      0.01%    100.00% |          48      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total     11525090                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples       482259                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.294120                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    66.189998                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    20.051554                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |       99437     20.62%     20.62% |      382578     79.33%     99.95% |         153      0.03%     99.98% |          61      0.01%     99.99% |          13      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total       482259                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     44702992                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.678249                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.873040                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     39861113     89.17%     89.17% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7      4806663     10.75%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11        27164      0.06%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          218      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         5119      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          225      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         2246      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          202      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           13      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::36-39           29      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     44702992                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     23299720                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     22351513                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     45651233                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5649.565379                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.564398                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  5613.469123                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.174921                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999988                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5008.936905                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998308                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.087460                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10045.568779                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.087461                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000331                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999865                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.087927                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999867                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      44703024                       (Unspecified)
system.caches.network.msg_byte.Control      357624192                       (Unspecified)
system.caches.network.msg_count.Data         44702962                       (Unspecified)
system.caches.network.msg_byte.Data        3218613264                       (Unspecified)
system.caches.network.msg_count.Response_Data     44703024                       (Unspecified)
system.caches.network.msg_byte.Response_Data   3218617728                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     44702960                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    357623680                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.087460                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8045.568822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3649.568791                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3008.937202                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized    21.865108                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     22351512                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    178812096                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     22351481                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1609306632                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     22351512                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1609308864                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     22351480                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    178811840                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4649.567087                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.043730                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4008.937056                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.322735                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7045.568837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization    21.865120                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     22351512                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1609308864                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     22351480                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    178811840                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization    21.865096                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     22351512                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    178812096                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     22351481                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1609306632                       (Unspecified)
system.caches.network.routers1.percent_links_utilized    21.865108                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     22351512                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    178812096                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     22351481                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1609306632                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     22351512                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1609308864                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     22351480                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    178811840                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.087460                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9045.568802                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.073069                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2649.570492                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.044051                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2008.937345                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization    21.865096                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     22351512                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    178812096                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     22351481                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1609306632                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization    21.865120                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     22351512                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1609308864                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     22351480                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    178811840                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        511122477                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       225782667                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  1336737                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      149799698                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    621                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            143917445                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         297948956                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              419097                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           420353717                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.356366                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.995586                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 354025788     84.22%     84.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  26958111      6.41%     90.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  16927480      4.03%     94.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8875071      2.11%     96.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7640794      1.82%     98.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4356006      1.04%     99.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1005458      0.24%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    534612      0.13%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     30397      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             420353717                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   26920      3.62%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     37      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    638      0.09%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 705920     94.88%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  8958      1.20%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1481      0.20%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               88      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2059289      1.37%      1.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      90681584     60.54%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1907      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40839      0.03%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2786982      1.86%     63.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262394      0.18%     63.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.17%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        11964      0.01%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       288285      0.19%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        26286      0.02%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       574883      0.38%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1742      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       526406      0.35%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       555264      0.37%     65.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       262131      0.17%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       395331      0.26%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     35266414     23.54%     89.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     10560914      7.05%     96.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      3778555      2.52%     99.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1456378      0.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      149799698                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.293080                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              744043                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004967                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                696211477                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               351023665                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       124946610                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  24486299                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 20018134                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         11371905                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   136240265                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     12244187                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                       3002930                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                       18798815                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                      2427324                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                  227119404                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1913                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     61471263                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    22298110                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                   1336733                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                        135539                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                      2303860                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               4952                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72686                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76927                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   149613                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                         149742279                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      39028534                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     57418                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           51044005                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11072109                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     12015471                       # Number of stores executed (Count)
system.cpu.numRate                           0.292968                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                    146851639                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                   136318515                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      96070986                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     133257041                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.266704                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.720945                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                         8126762                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        90768760                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              10.945192                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         10.945192                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.091364                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.091364                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  205146996                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 101221537                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10280873                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9511448                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    23225683                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   23913712                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  77728082                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       61471263                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      22298110                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     22845751                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5112159                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16995018                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7205042                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            147820                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9747843                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 9745489                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999759                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2925829                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6579                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4124                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2455                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          509                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       139326398                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            147725                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    401699897                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.207125                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.887672                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       365623644     91.02%     91.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        18810349      4.68%     95.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         6529049      1.63%     97.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4927878      1.23%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1095956      0.27%     98.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1225230      0.31%     99.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          515948      0.13%     99.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          830532      0.21%     99.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2141311      0.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    401699897                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2141311                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                288025065                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              93092654                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  35140291                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1092777                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3002930                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9311821                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   709                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              234555026                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3316                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles          348862615                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      149228169                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16995018                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12675442                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      68478358                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 6007262                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4903                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3370                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  22788048                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2626659                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          420353717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.581797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.934672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                380640747     90.55%     90.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1969065      0.47%     91.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2277750      0.54%     91.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2135502      0.51%     92.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4551844      1.08%     93.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2660192      0.63%     93.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3421345      0.81%     94.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1985220      0.47%     95.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 20712052      4.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            420353717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.033250                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.291962                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11768069                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                43010155                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1363                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4952                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               11812961                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2627                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             18.108027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.778312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10013575     54.24%     54.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               422881      2.29%     56.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               883501      4.79%     61.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              4803995     26.02%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               390818      2.12%     89.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1641663      8.89%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                80380      0.44%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                65625      0.36%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                61945      0.34%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                21756      0.12%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6137      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              22461      0.12%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7908      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5662      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6069      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4755      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3246      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2456      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2864      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1845      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1829      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1336      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                925      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                843      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                820      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                639      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                579      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                518      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                499      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                475      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3102      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              589                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                39021932                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                12015489                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7948                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       745                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                22788730                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       896                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3002930                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                289147881                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                21876745                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       65124658                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34913486                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6288017                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              228190855                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4388                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 875212                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4236196                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  17334                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           265623203                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   578502771                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                380347744                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  13759701                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                181221774                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1336774                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing             1336841                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13967959                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        585032623                       # The number of ROB reads (Count)
system.cpu.rob.writes                       463710696                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1468404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000629687750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         46266                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         46266                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             23700217                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              723473                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     22351512                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    22351480                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   22351512                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  22351480                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                21651205                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               21583383                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       28.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               22351512                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              22351480                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   605067                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    79790                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    13520                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1929                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    7678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   12728                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   31357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   44900                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   47823                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   48244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   55480                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   50061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   47930                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   46938                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   46949                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   49581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   46841                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   46348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   46298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   46288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   46274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   46284                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        46266                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.136515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.065653                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.483872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10-11             85      0.18%      0.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12-13           5418     11.71%     11.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14-15          24232     52.38%     64.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-17          13713     29.64%     93.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18-19           2599      5.62%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20-21            215      0.46%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22-23              3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::58-59              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          46266                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        46266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.601392                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.565506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.129896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             34810     75.24%     75.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1388      3.00%     78.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              4931     10.66%     88.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              4122      8.91%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               875      1.89%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               132      0.29%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 8      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          46266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ               1385677120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1430496768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            1430494720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2798735792.63221407                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2798731785.76478767                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   511122288000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       11433.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     44819648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     49157120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 87688665.837500751019                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 96174835.402855575085                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1     22351512                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1     22351480                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  24061859000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 14522033372000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1      1076.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1    649712.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1   1430496768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1430496768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1   1430494720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   1430494720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1     22351512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         22351512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1     22351480                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        22351480                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   2798735793                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2798735793                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   2798731786                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        2798731786                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   5597467578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        5597467578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                700307                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               768080                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          6471                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         35600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        167988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         30490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         14302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4796                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       215546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       126896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        63610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         5090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3848                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          6626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          5170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         36905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        195046                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         30952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         14635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          6963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          4840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          4780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         4950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       224764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       147482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        71064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         5324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10931102750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3501535000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         24061859000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15609.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34359.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               492981                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              667708                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       307696                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   305.420415                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   191.058092                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   301.354587                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       101047     32.84%     32.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        77523     25.19%     58.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        33871     11.01%     69.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        24258      7.88%     76.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        22115      7.19%     84.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        11385      3.70%     87.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6441      2.09%     89.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5197      1.69%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        25859      8.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       307696                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               44819648                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            49157120                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                87.688666                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                96.174835                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        901482120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        479141520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1935632580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1570598820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 40347428160.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  87609746130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 122494402560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   255338431890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    499.564085                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 317519880750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  17067440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 176535155250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1295481600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        688564800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3064559400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2438778780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 40347428160.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 152469504630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  67875658560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   268179975930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    524.688286                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 174937717750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  17067440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 319117318250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 511122476000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.028793                       # Number of seconds simulated (Second)
simTicks                                  28793273000                       # Number of ticks simulated (Tick)
finalTick                                539915749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     53.83                       # Real time elapsed on the host (Second)
hostTickRate                                534910963                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   887024                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1581001                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        91752236                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.669952                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.863223                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    81928304     89.29%     89.29% |     9753482     10.63%     99.92% |       54340      0.06%     99.98% |         436      0.00%     99.98% |       10242      0.01%     99.99% |         450      0.00%     99.99% |        4494      0.00%    100.00% |         404      0.00%    100.00% |          26      0.00%    100.00% |          58      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          91752236                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     46497328                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     2.385678                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     2.067497                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.400242                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    11194790     24.08%     24.08% |    27164620     58.42%     82.50% |     5857561     12.60%     95.10% |     2053393      4.42%     99.51% |      113017      0.24%     99.75% |      103048      0.22%     99.98% |        8331      0.02%     99.99% |        1407      0.00%    100.00% |        1161      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     46497328                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     47733749                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       21.541388                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.958277                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      24.010143                       (Unspecified)
system.caches.m_latencyHistSeqr          |    47570107     99.66%     99.66% |      144302      0.30%     99.96% |       17137      0.04%    100.00% |        2012      0.00%    100.00% |         185      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       47733749                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     24209111                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     2.921799                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.342878                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     7.123079                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    24189524     99.92%     99.92% |       14684      0.06%     99.98% |        3149      0.01%     99.99% |         888      0.00%    100.00% |         663      0.00%    100.00% |         165      0.00%    100.00% |          25      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     24209111                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     23524638                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    40.702733                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    37.822912                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    19.839338                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    23365899     99.33%     99.33% |      140265      0.60%     99.92% |       16309      0.07%     99.99% |        1976      0.01%    100.00% |         183      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     23524638                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     45876150                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014810                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.308180                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    45743576     99.71%     99.71% |       45604      0.10%     99.81% |       15002      0.03%     99.84% |       24244      0.05%     99.90% |       47280      0.10%    100.00% |         408      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      45876150                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     45876086                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       1.325095                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.447408                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    36139124     78.78%     78.78% |     9714236     21.17%     99.95% |        6652      0.01%     99.96% |         400      0.00%     99.97% |       10242      0.02%     99.99% |         450      0.00%     99.99% |        4494      0.01%    100.00% |         404      0.00%    100.00% |          26      0.00%    100.00% |          58      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      45876086                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        12572871      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch      22865559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       12295320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        23524638      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     23524607      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     23524606      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       8018772      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch     11987883      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      3517984      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4554099      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch     10877676      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      8777336      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     23524607      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     23524606      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     20006654      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      3517984      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      23524638      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      23524606      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     23524638      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     23524606      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     23524638      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     23524606      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     23524638      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     23524606      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     23524638                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    40.702733                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    37.822912                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    19.839338                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    23365899     99.33%     99.33% |      140265      0.60%     99.92% |       16309      0.07%     99.99% |        1976      0.01%    100.00% |         183      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     23524638                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     45876148                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     12572871                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    26.929069                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    12.302071                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    24.712412                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    12487684     99.32%     99.32% |       75193      0.60%     99.92% |        8816      0.07%     99.99% |        1075      0.01%    100.00% |         102      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     12572871                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4554099                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     5.205088                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.840645                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev    10.004988                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4544063     99.78%     99.78% |        8078      0.18%     99.96% |        1375      0.03%     99.99% |         302      0.01%     99.99% |         201      0.00%    100.00% |          65      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4554099                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      8018772                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    39.266763                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    36.184698                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    21.919117                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     7935543     98.96%     98.96% |       73516      0.92%     99.88% |        8550      0.11%     99.99% |        1061      0.01%    100.00% |         101      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      8018772                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10615540                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    13.646789                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     3.101760                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    22.128844                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10338088     97.39%     97.39% |      254512      2.40%     99.78% |       16981      0.16%     99.94% |        3242      0.03%     99.97% |        1482      0.01%     99.99% |         953      0.01%    100.00% |         183      0.00%    100.00% |          82      0.00%    100.00% |          16      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10615540                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      7776428                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     2.339566                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.203020                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     6.344560                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     7772047     99.94%     99.94% |        3132      0.04%     99.98% |         521      0.01%     99.99% |         314      0.00%     99.99% |         331      0.00%    100.00% |          74      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      7776428                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples      2839112                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    44.617671                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    41.521295                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    20.280691                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |     2566041     90.38%     90.38% |      251380      8.85%     99.24% |       16460      0.58%     99.82% |        2928      0.10%     99.92% |        1151      0.04%     99.96% |         879      0.03%     99.99% |         178      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total      2839112                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples     22865558                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    21.288486                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     7.102039                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    22.173286                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |    22813334     99.77%     99.77% |       45954      0.20%     99.97% |        5575      0.02%    100.00% |         641      0.00%    100.00% |          52      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total     22865558                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples     10877676                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.721728                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.153074                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     4.357892                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |    10873325     99.96%     99.96% |        3299      0.03%     99.99% |         663      0.01%    100.00% |         241      0.00%    100.00% |         114      0.00%    100.00% |          24      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total     10877676                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples     11987882                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.043152                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.964984                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    16.059727                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |    11936710     99.57%     99.57% |       45050      0.38%     99.95% |        5437      0.05%     99.99% |         631      0.01%    100.00% |          52      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total     11987882                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples      1679780                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    34.548797                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean    12.212201                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    35.249089                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |     1676489     99.80%     99.80% |        2932      0.17%     99.98% |         311      0.02%    100.00% |          31      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total      1679780                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1000908                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    10.098629                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     3.938369                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    12.614010                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |     1000089     99.92%     99.92% |         175      0.02%     99.94% |         590      0.06%     99.99% |          31      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total      1000908                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples       678872                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.597372                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    64.775888                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    25.669317                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |      676225     99.61%     99.61% |        2311      0.34%     99.95% |         292      0.04%     99.99% |          27      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total       678872                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      8018772                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    39.266763                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    36.184698                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    21.919117                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     7935543     98.96%     98.96% |       73516      0.92%     99.88% |        8550      0.11%     99.99% |        1061      0.01%    100.00% |         101      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      8018772                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples      2839112                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    44.617671                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    41.521295                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    20.280691                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |     2566041     90.38%     90.38% |      251380      8.85%     99.24% |       16460      0.58%     99.82% |        2928      0.10%     99.92% |        1151      0.04%     99.96% |         879      0.03%     99.99% |         178      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total      2839112                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples     11987882                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    39.043152                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.964984                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    16.059727                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |    11936710     99.57%     99.57% |       45050      0.38%     99.95% |        5437      0.05%     99.99% |         631      0.01%    100.00% |          52      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total     11987882                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples       678872                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.597372                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    64.775888                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    25.669317                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |      676225     99.61%     99.61% |        2311      0.34%     99.95% |         292      0.04%     99.99% |          27      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total       678872                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     47049244                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.662068                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.853813                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     42067191     89.41%     89.41% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7      4946819     10.51%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11        27176      0.06%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          218      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         5123      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          225      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         2248      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          202      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           13      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::36-39           29      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     47049244                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     24209111                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     23524639                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     47733750                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5633.241143                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.593297                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  6040.695338                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.174284                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5009.036062                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998398                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.087142                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10025.510882                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.087142                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000313                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999872                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.087606                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999874                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      47049276                       (Unspecified)
system.caches.network.msg_byte.Control      376394208                       (Unspecified)
system.caches.network.msg_count.Data         47049212                       (Unspecified)
system.caches.network.msg_byte.Data        3387543264                       (Unspecified)
system.caches.network.msg_count.Response_Data     47049276                       (Unspecified)
system.caches.network.msg_byte.Response_Data   3387547872                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     47049212                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    376393696                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.081486                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7669.454320                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.040743                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3343.462204                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.040743                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3010.796237                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized    20.371522                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     23524638                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    188197104                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     23524606                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1693771632                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     23524638                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1693773936                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     23524606                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    188196848                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4633.242760                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.043571                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4009.036204                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.320062                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7025.510960                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization    20.371529                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     23524638                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1693773936                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     23524606                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    188196848                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization    20.371515                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     23524638                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    188197104                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     23524606                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1693771632                       (Unspecified)
system.caches.network.routers1.percent_links_utilized    20.371526                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     23524638                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    188197104                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     23524606                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1693771632                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     23524638                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1693773936                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     23524606                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    188196848                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.087142                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9025.510912                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.072093                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2633.245983                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.043896                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2009.036478                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization    20.371522                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     23524638                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    188197104                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     23524606                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1693771632                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization    20.371529                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     23524638                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1693773936                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     23524606                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    188196848                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 539915749000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         28793273                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15997508                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        9741302                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             14096946                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          21432973                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            23119882                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.421339                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.005277                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  18730396     81.01%     81.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1687258      7.30%     88.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    849458      3.67%     91.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1121534      4.85%     96.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    665668      2.88%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     65554      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        14      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              23119882                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 114649    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5865388     60.21%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1017476     10.44%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65536      0.67%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65537      0.67%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1484728     15.24%     87.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       243542      2.50%     89.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       933559      9.58%     99.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65536      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9741302                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.338319                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              114649                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011769                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37402202                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                20439656                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         6690109                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5314934                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9654826                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1920711                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     7198484                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2657467                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        262177                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1486769                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            2                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   15997509                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      4332051                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     1343005                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             2                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 27                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           9741291                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2418283                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        11                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2727361                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         884458                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       309078                       # Number of stores executed (Count)
system.cpu.numRate                           0.338318                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      9444244                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8610820                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6387404                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       6758164                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.299057                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.945139                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                          612542                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         5673391                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              27.459195                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         27.459195                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.036418                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.036418                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8981915                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5562121                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1478399                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1855177                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      900940                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     847452                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4760363                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        4332051                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1343005                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1893335                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       378721                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1148554                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            444275                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               704284                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  704275                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999987                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        13265217                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     21370976                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.088932                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.464739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        20256885     94.79%     94.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          720879      3.37%     98.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          196619      0.92%     99.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           65531      0.31%     99.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           65518      0.31%     99.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           65510      0.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6              20      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8              13      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     21370976                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples            13                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                 19073800                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1486793                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2231565                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 65547                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 262177                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               704275                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15997574                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           20560569                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        8793075                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1148554                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             704276                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2297134                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  524358                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1476281                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                262178                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           23119882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.691942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.133203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20822755     90.06%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        0      0.00%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   131083      0.57%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       14      0.00%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        4      0.00%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   509802      2.21%     92.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   573194      2.48%     95.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1083027      4.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             23119882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.039890                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.305386                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      894387                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3807761                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  27                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1211931                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             26.121446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.149607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 143445     27.36%     27.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    5      0.00%     27.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                81641     15.57%     42.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               206503     39.39%     82.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                19103      3.64%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                53460     10.20%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3081      0.59%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14346      2.74%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  266      0.05%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 34      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 20      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                175      0.03%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1862      0.36%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 68      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  6      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 16      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 12      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 21      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 10      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  9      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 40      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  6      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 56      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               47      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2418283                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  309078                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1476281                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 262177                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 19073806                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1486782                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2297099                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                    18                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15997534                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                     14                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            15803063                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    34163241                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18304795                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   5664925                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13902489                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        61                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         33128832                       # The number of ROB reads (Count)
system.cpu.rob.writes                        32080474                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     39774.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000557017250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1272                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1272                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1207240                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               19929                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1173126                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1173126                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1173126                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1173126                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 1154465                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1152013                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1173126                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1173126                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    18056                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      605                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     823                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1267                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1278                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1470                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1284                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1278                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1272                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.661950                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.599473                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.355305                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.08%      0.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                18      1.42%      1.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13               339     26.65%     28.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               181     14.23%     42.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               356     27.99%     70.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               296     23.27%     93.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                52      4.09%     97.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                29      2.28%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1272                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1272                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.590409                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.562916                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.976354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               919     72.25%     72.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 9      0.71%     72.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               290     22.80%     95.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                54      4.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1272                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 73885760                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 75080064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              75080064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2607555730.11793423                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2607555730.11793423                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    28793429000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       12272.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1194304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1350592                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 41478577.305192083120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 46906511.809199318290                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1173126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1173126                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    968008000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 732850678250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1       825.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1    624699.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     75080064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        75080064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     75080064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     75080064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1173126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1173126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1173126                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1173126                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   2607555730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2607555730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   2607555730                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        2607555730                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   5215111460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        5215111460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 18661                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                21103                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1073                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          953                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1829                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                618114250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               93305000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           968008000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 33123.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51873.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2015                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               18212                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             10.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        19538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   130.253660                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    85.806279                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   198.002911                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        15795     80.84%     80.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1988     10.18%     91.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          140      0.72%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          308      1.58%     93.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          307      1.57%     94.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          286      1.46%     96.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          115      0.59%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           50      0.26%     97.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          549      2.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        19538                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1194304                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1350592                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                41.478577                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                46.906512                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         70229040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         37331415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        66102120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       54455040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2272938720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6196683750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5838357120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    14536097205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    504.843517                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  15045837000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    961480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  12785956000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         69265140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         36815295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        67137420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       55702620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2272938720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   6264577020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   5781183840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    14547620055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    505.243709                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  14899024000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    961480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12932769000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  28793273000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.004610                       # Number of seconds simulated (Second)
simTicks                                   4610076000                       # Number of ticks simulated (Tick)
finalTick                                544525825000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.29                       # Real time elapsed on the host (Second)
hostTickRate                                374971449                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3937680                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7035430                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       138991752                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.666543                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.859160                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   124181738     89.34%     89.34% |    14704298     10.58%     99.92% |       81531      0.06%     99.98% |         655      0.00%     99.98% |       15375      0.01%     99.99% |         676      0.00%     99.99% |        6747      0.00%    100.00% |         606      0.00%    100.00% |          39      0.00%    100.00% |          87      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         138991752                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     47616220                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     2.386782                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     2.066898                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.402868                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    11568056     24.29%     24.29% |    27711394     58.20%     82.49% |     6001024     12.60%     95.09% |     2097705      4.41%     99.50% |      123736      0.26%     99.76% |      103283      0.22%     99.98% |        8387      0.02%     99.99% |        1452      0.00%    100.00% |        1183      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     47616220                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     48871152                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       21.170730                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.722469                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      23.955069                       (Unspecified)
system.caches.m_latencyHistSeqr          |    48706128     99.66%     99.66% |      145367      0.30%     99.96% |       17426      0.04%    100.00% |        2023      0.00%    100.00% |         202      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       48871152                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     25251378                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     2.895205                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.335883                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     7.081044                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    25231594     99.92%     99.92% |       14829      0.06%     99.98% |        3157      0.01%     99.99% |         890      0.00%    100.00% |         693      0.00%    100.00% |         177      0.00%    100.00% |          25      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     25251378                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     23619774                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    40.708690                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    37.823801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    19.872782                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    23459705     99.32%     99.32% |      141320      0.60%     99.92% |       16556      0.07%     99.99% |        1987      0.01%    100.00% |         200      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     23619774                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     69495924                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014835                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.307790                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    69294105     99.71%     99.71% |       68475      0.10%     99.81% |       25330      0.04%     99.84% |       36409      0.05%     99.90% |       70939      0.10%    100.00% |         612      0.00%    100.00% |          54      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      69495924                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     69495828                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       1.318251                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.443107                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    54819158     78.88%     78.88% |    14642559     21.07%     99.95% |        9980      0.01%     99.97% |         601      0.00%     99.97% |       15375      0.02%     99.99% |         676      0.00%     99.99% |        6747      0.01%    100.00% |         606      0.00%    100.00% |          39      0.00%    100.00% |          87      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      69495828                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        12742070      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch      23664150      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       12464933      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        23619774      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     23619743      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     23619742      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       8087300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch     11991214      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      3541261      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4654770      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch     11672936      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      8923672      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     23619743      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     23619742      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     20078513      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      3541261      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      23619775      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      23619743      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     23619774      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     23619743      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     23619775      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     23619743      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     23619774      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     23619743      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     23619774                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    40.708690                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    37.823801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    19.872782                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    23459705     99.32%     99.32% |      141320      0.60%     99.92% |       16556      0.07%     99.99% |        1987      0.01%    100.00% |         200      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     23619774                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     69495921                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     12742070                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    26.785701                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    12.151187                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    24.724682                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    12655955     99.32%     99.32% |       75949      0.60%     99.92% |        8969      0.07%     99.99% |        1080      0.01%    100.00% |         116      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     12742070                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4654770                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     5.148406                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.827500                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     9.933442                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4644716     99.78%     99.78% |        8092      0.17%     99.96% |        1378      0.03%     99.99% |         303      0.01%     99.99% |         201      0.00%    100.00% |          65      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4654770                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      8087300                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    39.239379                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    36.155280                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    21.950120                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     8003147     98.96%     98.96% |       74268      0.92%     99.88% |        8703      0.11%     99.99% |        1066      0.01%    100.00% |         115      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      8087300                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748126                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    13.614216                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     3.085618                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    22.143266                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10468331     97.40%     97.40% |      256692      2.39%     99.79% |       17025      0.16%     99.94% |        3288      0.03%     99.97% |        1530      0.01%     99.99% |         976      0.01%    100.00% |         185      0.00%    100.00% |          82      0.00%    100.00% |          16      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748126                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      7885848                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     2.321687                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.200009                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     6.307479                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     7881445     99.94%     99.94% |        3148      0.04%     99.98% |         524      0.01%     99.99% |         315      0.00%     99.99% |         332      0.00%    100.00% |          75      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      7885848                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples      2862278                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    44.726207                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    41.626055                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    20.305555                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |     2586886     90.38%     90.38% |      253544      8.86%     99.24% |       16501      0.58%     99.81% |        2973      0.10%     99.92% |        1198      0.04%     99.96% |         901      0.03%     99.99% |         180      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total      2862278                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples     23664149                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    20.640610                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     6.675223                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    22.107414                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |    23611661     99.78%     99.78% |       46150      0.20%     99.97% |        5638      0.02%    100.00% |         644      0.00%    100.00% |          54      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total     23664149                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples     11672936                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.731303                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.150387                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     4.429098                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |    11668438     99.96%     99.96% |        3405      0.03%     99.99% |         664      0.01%    100.00% |         241      0.00%    100.00% |         143      0.00%    100.00% |          35      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total     11672936                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples     11991213                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.048016                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.967419                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    16.078030                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |    11939818     99.57%     99.57% |       45245      0.38%     99.95% |        5460      0.05%     99.99% |         634      0.01%    100.00% |          54      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total     11991213                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples      1716807                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    34.111528                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean    11.991318                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    35.056539                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |     1713489     99.81%     99.81% |        2955      0.17%     99.98% |         313      0.02%    100.00% |          32      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total      1716807                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1037824                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    10.238152                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     3.977399                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    12.651563                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |     1036995     99.92%     99.92% |         184      0.02%     99.94% |         591      0.06%     99.99% |          31      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total      1037824                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples       678983                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    70.601930                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    64.777864                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    25.691854                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |      676310     99.61%     99.61% |        2333      0.34%     99.95% |         294      0.04%     99.99% |          28      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total       678983                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      8087300                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    39.239379                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    36.155280                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    21.950120                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     8003147     98.96%     98.96% |       74268      0.92%     99.88% |        8703      0.11%     99.99% |        1066      0.01%    100.00% |         115      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      8087300                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples      2862278                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    44.726207                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    41.626055                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    20.305555                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |     2586886     90.38%     90.38% |      253544      8.86%     99.24% |       16501      0.58%     99.81% |        2973      0.10%     99.92% |        1198      0.04%     99.96% |         901      0.03%     99.99% |         180      0.01%    100.00% |          79      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total      2862278                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples     11991213                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    39.048016                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.967419                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    16.078030                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |    11939818     99.57%     99.57% |       45245      0.38%     99.95% |        5460      0.05%     99.99% |         634      0.01%    100.00% |          54      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total     11991213                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples       678983                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    70.601930                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    64.777864                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    25.691854                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |      676310     99.61%     99.61% |        2333      0.34%     99.95% |         294      0.04%     99.99% |          28      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total       678983                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     47239516                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.659920                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.851224                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     42253434     89.45%     89.45% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7      4950816     10.48%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11        27191      0.06%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15          219      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19         5133      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23          226      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27         2253      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::28-31          202      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-35           13      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::36-39           29      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     47239516                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     25251378                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     23619775                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     48871153                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5628.817403                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.593564                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  6006.219213                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.173507                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5008.969804                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998411                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.086753                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10024.271372                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.086754                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000318                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999873                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.087219                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999875                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      47239550                       (Unspecified)
system.caches.network.msg_byte.Control      377916400                       (Unspecified)
system.caches.network.msg_count.Data         47239486                       (Unspecified)
system.caches.network.msg_byte.Data        3401242992                       (Unspecified)
system.caches.network.msg_count.Response_Data     47239548                       (Unspecified)
system.caches.network.msg_byte.Response_Data   3401247456                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     47239485                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    377915880                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.041274                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7879.104379                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.020637                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3110.724639                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.020637                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.209958                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized    10.318322                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     23619775                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    188958200                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     23619743                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1700621496                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     23619774                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1700623728                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     23619742                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    188957936                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4628.819006                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.043377                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4008.969946                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.318474                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7024.271449                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization    10.318268                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     23619774                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1700623728                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     23619742                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    188957936                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization    10.318377                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     23619775                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    188958200                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     23619743                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1700621496                       (Unspecified)
system.caches.network.routers1.percent_links_utilized    10.318328                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     23619775                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    188958200                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     23619743                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1700621496                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     23619774                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1700623728                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     23619743                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    188957944                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.086753                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9024.271402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.071679                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2628.822201                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.043700                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2008.970217                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization    10.318377                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     23619775                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    188958200                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     23619743                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1700621496                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization    10.318279                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     23619774                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1700623728                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     23619743                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    188957944                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 544525825000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          4610076                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6529569                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        6024586                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     28                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              5134555                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2188264                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4545933                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.325269                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.923390                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2632810     57.92%     57.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    433039      9.53%     67.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    269946      5.94%     73.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    527990     11.61%     84.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    304977      6.71%     91.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    109899      2.42%     94.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    201360      4.43%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     37174      0.82%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     28738      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4545933                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   18532     97.93%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.01%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.01%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    123      0.65%     98.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    21      0.11%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               236      1.25%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1316      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3407731     56.56%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           30      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           178      0.00%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       612252     10.16%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           18      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           82      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           62      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          122      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           34      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       147406      2.45%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       926007     15.37%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       307398      5.10%     89.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       474261      7.87%     97.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       147639      2.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        6024586                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.306830                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               18924                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003141                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 13849895                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8303680                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4638390                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2764163                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3360542                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1227113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4659989                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1382205                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         38438                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         705110                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        58364                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    6529607                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       57                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1552337                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      627876                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        36                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         18458                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        39909                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 65                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 90                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             995                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1085                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           6007893                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1400198                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     16694                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1838843                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         615444                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       438645                       # Number of stores executed (Count)
system.cpu.numRate                           1.303209                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      5996976                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     5865503                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       4118791                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4607897                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.272322                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.893855                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2876                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           64143                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               6.931361                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          6.931361                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.144272                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.144272                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    6769768                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3715348                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      574234                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1097823                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1549508                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1233455                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3071978                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1552337                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        627876                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1077041                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       505691                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  779866                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            383122                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               605                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               397320                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  396777                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998633                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     471                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             404                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              356                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           69                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         5057403                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               983                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3896033                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.358067                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.375946                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3502016     89.89%     89.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          152211      3.91%     93.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           36201      0.93%     94.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           34019      0.87%     95.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           61914      1.59%     97.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           18731      0.48%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             151      0.00%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             166      0.00%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           90624      2.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3896033                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         90624                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   617690                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2955799                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    749547                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                184459                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  38438                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               325244                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   164                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6870839                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   759                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1577707                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3982891                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      779866                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             397296                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2925093                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   77202                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  623                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3819                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    798763                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   995                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4545933                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.827975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.106812                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3266267     71.85%     71.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     2469      0.05%     71.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    78214      1.72%     73.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78268      1.72%     75.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    10810      0.24%     75.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   315915      6.95%     82.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    20823      0.46%     82.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    16938      0.37%     83.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   756229     16.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4545933                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.169166                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.863953                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      993069                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1221952                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  65                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 495287                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     70                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.375219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            22.709107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 252317     76.37%     76.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   22      0.01%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                16534      5.00%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                38762     11.73%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7321      2.22%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11577      3.50%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  872      0.26%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  330      0.10%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  163      0.05%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   83      0.03%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 58      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 73      0.02%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 74      0.02%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                110      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                220      0.07%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                219      0.07%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                167      0.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                200      0.06%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                294      0.09%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                248      0.08%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                289      0.09%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 20      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 20      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 31      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 39      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 24      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 30      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 34      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              203      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1399533                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  438646                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       200                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         6                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  799353                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       628                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  38438                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   693694                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  823197                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            903                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    823156                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2166545                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6530388                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    90                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 178302                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1948555                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    708                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6524332                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    13730495                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7472854                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1279144                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5126737                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1188545                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          9771510                       # The number of ROB reads (Count)
system.cpu.rob.writes                        13554801                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     20641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000839373250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           643                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           643                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               115262                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9958                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        95137                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       95137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      95137                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     95137                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   85027                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  84606                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  95137                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 95137                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     9581                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      438                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       83                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      93                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      99                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     509                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     653                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     654                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     686                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     670                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     644                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          643                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.726283                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.694366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.001421                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.16%      0.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.16%      0.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                11      1.71%      2.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                21      3.27%      5.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               241     37.48%     42.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               248     38.57%     81.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                98     15.24%     96.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                17      2.64%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 4      0.62%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            643                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.381026                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.357282                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.916828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               542     84.29%     84.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      0.62%     84.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                53      8.24%     93.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                41      6.38%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.47%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  5441728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  6088768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               6088768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1320752195.84232450                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1320752195.84232450                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4610091000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       24228.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       647040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       674112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 140353434.520385324955                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 146225788.902395516634                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        95137                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        95137                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    331153500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 117026782250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1      3480.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1230086.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      6088704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         6088704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      6088768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      6088768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        95136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            95136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        95137                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           95137                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1320738313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1320738313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   1320752196                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1320752196                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   2641490509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2641490509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10110                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                10533                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           575                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           575                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                141591000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               50550000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           331153500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14005.04                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32755.04                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8762                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9435                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2440                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   540.800000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   342.876859                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   395.045515                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          532     21.80%     21.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          322     13.20%     35.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          201      8.24%     43.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          140      5.74%     48.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          111      4.55%     53.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           98      4.02%     57.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          195      7.99%     65.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          198      8.11%     73.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          643     26.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2440                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 647040                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              674112                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               140.353435                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               146.225789                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7189980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3810180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        35542920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       26126100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 363866880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1086701010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    855152160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2378389230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    515.911067                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2211548250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    153920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2244607750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10274460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5449620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        36642480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       28856160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 363866880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1334972490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    646081440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2426143530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    526.269747                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1666476250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    153920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2789679750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4610076000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
