{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 1000000000,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "board": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "board",
        "path": "board",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": true,
        "init_param": 0,
        "m5ops_base": 4294967296,
        "mem_mode": "atomic_noncaching",
        "mem_ranges": [
            "0:4294967296"
        ],
        "memories": [
            "board.memory.mem_ctrl.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86EmuLinux",
            "cxx_class": "gem5::X86ISA::EmuLinux",
            "name": "workload",
            "path": "board.workload",
            "eventq_index": 0,
            "remote_gdb_port": "#7000",
            "wait_for_remote_gdb": false
        },
        "cache_hierarchy": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "cache_hierarchy",
            "path": "board.cache_hierarchy",
            "eventq_index": 0,
            "thermal_domain": null,
            "l1d-cache-0": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "l1d-cache-0",
                "path": "board.cache_hierarchy.l1d-cache-0",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 4,
                "clk_domain": "board.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 1,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 32,
                "partitioning_manager": null,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.l1d-cache-0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "board.cache_hierarchy.l1d-cache-0.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 1,
                "sequential_access": false,
                "size": 32768,
                "system": "board",
                "tag_latency": 1,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "board.cache_hierarchy.l1d-cache-0.tags",
                    "assoc": 4,
                    "block_size": 64,
                    "clk_domain": "board.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "board.cache_hierarchy.l1d-cache-0.tags.indexing_policy",
                        "assoc": 4,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 32768
                    },
                    "partitioning_manager": null,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l1d-cache-0.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "board.cache_hierarchy.l1d-cache-0.replacement_policy",
                    "sequential_access": false,
                    "size": 32768,
                    "system": "board",
                    "tag_latency": 1,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.processor.start.core.dcache_port",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            "l1i-cache-0": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "l1i-cache-0",
                "path": "board.cache_hierarchy.l1i-cache-0",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 4,
                "clk_domain": "board.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 1,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 32,
                "partitioning_manager": null,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.l1i-cache-0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "board.cache_hierarchy.l1i-cache-0.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 1,
                "sequential_access": false,
                "size": 32768,
                "system": "board",
                "tag_latency": 1,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "board.cache_hierarchy.l1i-cache-0.tags",
                    "assoc": 4,
                    "block_size": 64,
                    "clk_domain": "board.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "board.cache_hierarchy.l1i-cache-0.tags.indexing_policy",
                        "assoc": 4,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 32768
                    },
                    "partitioning_manager": null,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l1i-cache-0.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "board.cache_hierarchy.l1i-cache-0.replacement_policy",
                    "sequential_access": false,
                    "size": 32768,
                    "system": "board",
                    "tag_latency": 1,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": true,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.processor.start.core.icache_port",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            "l2-cache-0": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "l2-cache-0",
                "path": "board.cache_hierarchy.l2-cache-0",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 8,
                "clk_domain": "board.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 4,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 32,
                "partitioning_manager": null,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.l2-cache-0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": {
                    "type": "BOPPrefetcher",
                    "cxx_class": "gem5::prefetch::BOP",
                    "name": "prefetcher",
                    "path": "board.cache_hierarchy.l2-cache-0.prefetcher",
                    "bad_score": 10,
                    "block_size": 64,
                    "cache_snoop": false,
                    "clk_domain": "board.clk_domain",
                    "delay_queue_cycles": 60,
                    "delay_queue_enable": true,
                    "delay_queue_size": 15,
                    "eventq_index": 0,
                    "latency": 1,
                    "max_prefetch_requests_with_pending_translation": 32,
                    "negative_offsets_enable": true,
                    "offset_list_size": 46,
                    "on_data": true,
                    "on_inst": true,
                    "on_miss": false,
                    "on_read": true,
                    "on_write": true,
                    "page_bytes": 4096,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l2-cache-0.prefetcher.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": true,
                    "queue_filter": true,
                    "queue_size": 32,
                    "queue_squash": true,
                    "round_max": 100,
                    "rr_size": 64,
                    "score_max": 31,
                    "sys": "board",
                    "tag_bits": 12,
                    "tag_prefetch": true,
                    "throttle_control_percentage": 0,
                    "use_virtual_addresses": false
                },
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "board.cache_hierarchy.l2-cache-0.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 4,
                "sequential_access": false,
                "size": 524288,
                "system": "board",
                "tag_latency": 4,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "board.cache_hierarchy.l2-cache-0.tags",
                    "assoc": 8,
                    "block_size": 64,
                    "clk_domain": "board.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "board.cache_hierarchy.l2-cache-0.tags.indexing_policy",
                        "assoc": 8,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 524288
                    },
                    "partitioning_manager": null,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l2-cache-0.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "board.cache_hierarchy.l2-cache-0.replacement_policy",
                    "sequential_access": false,
                    "size": 524288,
                    "system": "board",
                    "tag_latency": 4,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 12,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.cache_hierarchy.l2buses.mem_side_ports[0]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            "l2buses": [
                {
                    "type": "CoherentXBar",
                    "cxx_class": "gem5::CoherentXBar",
                    "name": "l2buses",
                    "path": "board.cache_hierarchy.l2buses",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l2buses.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "gem5::SnoopFilter",
                        "name": "snoop_filter",
                        "path": "board.cache_hierarchy.l2buses.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "board"
                    },
                    "snoop_response_latency": 1,
                    "system": "board",
                    "use_default_range": false,
                    "width": 32,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "board.cache_hierarchy.l1i-cache-0.mem_side",
                            "board.cache_hierarchy.l1d-cache-0.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "board.cache_hierarchy.l2-cache-0.cpu_side"
                        ],
                        "is_source": "True"
                    }
                }
            ],
            "membus": {
                "type": "CoherentXBar",
                "cxx_class": "gem5::CoherentXBar",
                "name": "membus",
                "path": "board.cache_hierarchy.membus",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "forward_latency": 4,
                "frontend_latency": 3,
                "header_latency": 1,
                "max_outstanding_snoops": 512,
                "max_routing_table_size": 512,
                "point_of_coherency": true,
                "point_of_unification": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.membus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "snoop_filter": {
                    "type": "SnoopFilter",
                    "cxx_class": "gem5::SnoopFilter",
                    "name": "snoop_filter",
                    "path": "board.cache_hierarchy.membus.snoop_filter",
                    "eventq_index": 0,
                    "lookup_latency": 1,
                    "max_capacity": 8388608,
                    "system": "board"
                },
                "snoop_response_latency": 4,
                "system": "board",
                "use_default_range": false,
                "width": 64,
                "badaddr_responder": {
                    "type": "IsaFake",
                    "cxx_class": "gem5::IsaFake",
                    "name": "badaddr_responder",
                    "path": "board.cache_hierarchy.membus.badaddr_responder",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "fake_mem": false,
                    "pio_addr": 0,
                    "pio_latency": 100000,
                    "pio_size": 8,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.membus.badaddr_responder.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "ret_bad_addr": true,
                    "ret_data16": 65535,
                    "ret_data32": 4294967295,
                    "ret_data64": 18446744073709551615,
                    "ret_data8": 255,
                    "system": "board",
                    "update_data": false,
                    "warn_access": "",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.membus.default",
                        "is_source": "False"
                    }
                },
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "board.system_port",
                        "board.cache_hierarchy.l2-cache-0.mem_side",
                        "board.processor.start.core.mmu.itb.walker.port",
                        "board.processor.start.core.mmu.dtb.walker.port",
                        "board.processor.start.core.interrupts.int_requestor"
                    ],
                    "is_source": "False"
                },
                "default": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.membus.badaddr_responder.pio",
                    "is_source": "True"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "board.memory.mem_ctrl.port",
                        "board.processor.start.core.interrupts.pio",
                        "board.processor.start.core.interrupts.int_responder"
                    ],
                    "is_source": "True"
                }
            }
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "board.clk_domain",
            "clock": [
                333
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "board.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "board.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "board.clk_domain",
            "transition_latency": 100000000
        },
        "memory": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "memory",
            "path": "board.memory",
            "eventq_index": 0,
            "thermal_domain": null,
            "mem_ctrl": [
                {
                    "type": "MemCtrl",
                    "cxx_class": "gem5::memory::MemCtrl",
                    "name": "mem_ctrl",
                    "path": "board.memory.mem_ctrl",
                    "clk_domain": "board.clk_domain",
                    "command_window": 10000,
                    "disable_sanity_check": false,
                    "dram": {
                        "type": "DRAMInterface",
                        "cxx_class": "gem5::memory::DRAMInterface",
                        "name": "dram",
                        "path": "board.memory.mem_ctrl.dram",
                        "IDD0": 0.055,
                        "IDD02": 0.0,
                        "IDD2N": 0.032,
                        "IDD2N2": 0.0,
                        "IDD2P0": 0.0,
                        "IDD2P02": 0.0,
                        "IDD2P1": 0.032,
                        "IDD2P12": 0.0,
                        "IDD3N": 0.038,
                        "IDD3N2": 0.0,
                        "IDD3P0": 0.0,
                        "IDD3P02": 0.0,
                        "IDD3P1": 0.038,
                        "IDD3P12": 0.0,
                        "IDD4R": 0.157,
                        "IDD4R2": 0.0,
                        "IDD4W": 0.125,
                        "IDD4W2": 0.0,
                        "IDD5": 0.23500000000000001,
                        "IDD52": 0.0,
                        "IDD6": 0.02,
                        "IDD62": 0.0,
                        "VDD": 1.5,
                        "VDD2": 0.0,
                        "activation_limit": 4,
                        "addr_mapping": "RoRaBaCoCh",
                        "bank_groups_per_rank": 0,
                        "banks_per_rank": 8,
                        "beats_per_clock": 2,
                        "burst_length": 8,
                        "clk_domain": "board.clk_domain",
                        "collect_stats": true,
                        "conf_table_reported": true,
                        "data_clock_sync": false,
                        "device_bus_width": 8,
                        "device_rowbuffer_size": 1024,
                        "device_size": 536870912,
                        "devices_per_rank": 8,
                        "dll": true,
                        "enable_dram_powerdown": false,
                        "eventq_index": 0,
                        "image_file": "",
                        "in_addr_map": true,
                        "kvm_map": true,
                        "max_accesses_per_row": 16,
                        "null": false,
                        "page_policy": "open_adaptive",
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.memory.mem_ctrl.dram.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "range": "0:4294967296",
                        "ranks_per_channel": 2,
                        "read_buffer_size": 32,
                        "tAAD": 1250,
                        "tBURST": 5000,
                        "tBURST_MAX": 5000,
                        "tBURST_MIN": 5000,
                        "tCCD_L": 0,
                        "tCCD_L_WR": 0,
                        "tCK": 1250,
                        "tCL": 13750,
                        "tCS": 2500,
                        "tCWL": 13750,
                        "tPPD": 0,
                        "tRAS": 35000,
                        "tRCD": 13750,
                        "tRCD_WR": 13750,
                        "tREFI": 7800000,
                        "tRFC": 260000,
                        "tRP": 13750,
                        "tRRD": 6000,
                        "tRRD_L": 0,
                        "tRTP": 7500,
                        "tRTW": 2500,
                        "tWR": 15000,
                        "tWTR": 7500,
                        "tWTR_L": 7500,
                        "tXAW": 30000,
                        "tXP": 6000,
                        "tXPDLL": 0,
                        "tXS": 270000,
                        "tXSDLL": 0,
                        "two_cycle_activate": false,
                        "write_buffer_size": 64,
                        "writeable": true
                    },
                    "eventq_index": 0,
                    "mem_sched_policy": "frfcfs",
                    "min_reads_per_switch": 16,
                    "min_writes_per_switch": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.memory.mem_ctrl.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "qos_policy": null,
                    "qos_priorities": 1,
                    "qos_priority_escalation": false,
                    "qos_q_policy": "fifo",
                    "qos_requestors": [
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        ""
                    ],
                    "qos_syncro_scheduler": false,
                    "qos_turnaround_policy": null,
                    "static_backend_latency": 10000,
                    "static_frontend_latency": 10000,
                    "system": "board",
                    "write_high_thresh_perc": 85,
                    "write_low_thresh_perc": 50,
                    "port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.membus.mem_side_ports[0]",
                        "is_source": "False"
                    }
                }
            ]
        },
        "processor": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "processor",
            "path": "board.processor",
            "eventq_index": 0,
            "thermal_domain": null,
            "kvm_vm": {
                "type": "KvmVM",
                "cxx_class": "gem5::KvmVM",
                "name": "kvm_vm",
                "path": "board.processor.kvm_vm",
                "coalescedMMIO": [],
                "eventq_index": 0,
                "system": "board"
            },
            "start": [
                {
                    "type": "SubSystem",
                    "cxx_class": "gem5::SubSystem",
                    "name": "start",
                    "path": "board.processor.start",
                    "eventq_index": 0,
                    "thermal_domain": null,
                    "core": {
                        "type": "X86KvmCPU",
                        "cxx_class": "gem5::X86KvmCPU",
                        "name": "core",
                        "path": "board.processor.start.core",
                        "alwaysSyncTC": false,
                        "checker": null,
                        "clk_domain": "board.clk_domain",
                        "cpu_id": 0,
                        "decoder": [
                            {
                                "type": "X86Decoder",
                                "cxx_class": "gem5::X86ISA::Decoder",
                                "name": "decoder",
                                "path": "board.processor.start.core.decoder",
                                "eventq_index": 0,
                                "isa": "board.processor.start.core.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 1,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "hostFactor": 1.0,
                        "hostFreq": 500,
                        "interrupts": [
                            {
                                "type": "X86LocalApic",
                                "cxx_class": "gem5::X86ISA::Interrupts",
                                "name": "interrupts",
                                "path": "board.processor.start.core.interrupts",
                                "clk_domain": {
                                    "type": "DerivedClockDomain",
                                    "cxx_class": "gem5::DerivedClockDomain",
                                    "name": "clk_domain",
                                    "path": "board.processor.start.core.interrupts.clk_domain",
                                    "clk_divider": 16,
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0
                                },
                                "eventq_index": 0,
                                "int_latency": 1000,
                                "pio_latency": 100000,
                                "system": "board",
                                "int_requestor": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "board.cache_hierarchy.membus.cpu_side_ports[4]",
                                    "is_source": "True"
                                },
                                "int_responder": {
                                    "role": "GEM5 RESPONDER",
                                    "peer": "board.cache_hierarchy.membus.mem_side_ports[2]",
                                    "is_source": "False"
                                },
                                "pio": {
                                    "role": "GEM5 RESPONDER",
                                    "peer": "board.cache_hierarchy.membus.mem_side_ports[1]",
                                    "is_source": "False"
                                }
                            }
                        ],
                        "isa": [
                            {
                                "type": "X86ISA",
                                "cxx_class": "gem5::X86ISA::ISA",
                                "name": "isa",
                                "path": "board.processor.start.core.isa",
                                "APMInfo": [
                                    2147483672,
                                    1752462657,
                                    1769238117,
                                    1145913699
                                ],
                                "CacheParams": [
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "ExtendedFeatures": [
                                    0,
                                    25165824,
                                    0,
                                    0
                                ],
                                "ExtendedState": [
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "FamilyModelStepping": [
                                    134993,
                                    2053,
                                    4024171519,
                                    521
                                ],
                                "FamilyModelSteppingBrandFeatures": [
                                    134993,
                                    1029,
                                    3956538367,
                                    131073
                                ],
                                "L1CacheAndTLB": [
                                    4278779656,
                                    4280352544,
                                    1073873216,
                                    1073873216
                                ],
                                "L2L3CacheAndL2TLB": [
                                    0,
                                    1107313152,
                                    0,
                                    67141952
                                ],
                                "LongModeAddressSize": [
                                    12336,
                                    0,
                                    0,
                                    0
                                ],
                                "eventq_index": 0,
                                "name_string": "Fake gem5 x86_64 CPU",
                                "vendor_string": "HygonGenuine"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 1645800000000,
                        "mmu": {
                            "type": "X86MMU",
                            "cxx_class": "gem5::X86ISA::MMU",
                            "name": "mmu",
                            "path": "board.processor.start.core.mmu",
                            "dtb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "dtb",
                                "path": "board.processor.start.core.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.start.core.mmu.dtb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.start.core.mmu.dtb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board",
                                    "port": {
                                        "role": "GEM5 REQUESTOR",
                                        "peer": "board.cache_hierarchy.membus.cpu_side_ports[3]",
                                        "is_source": "True"
                                    }
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "itb",
                                "path": "board.processor.start.core.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.start.core.mmu.itb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.start.core.mmu.itb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board",
                                    "port": {
                                        "role": "GEM5 REQUESTOR",
                                        "peer": "board.cache_hierarchy.membus.cpu_side_ports[2]",
                                        "is_source": "True"
                                    }
                                }
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.processor.start.core.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "board",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "board.processor.start.core.tracer",
                            "disassembler": {
                                "type": "InstDisassembler",
                                "cxx_class": "gem5::trace::InstDisassembler",
                                "name": "disassembler",
                                "path": "board.processor.start.core.tracer.disassembler",
                                "eventq_index": 0
                            },
                            "eventq_index": 0
                        },
                        "useCoalescedMMIO": false,
                        "usePerf": true,
                        "usePerfOverflow": false,
                        "useXSave": true,
                        "workload": [
                            {
                                "type": "Process",
                                "cxx_class": "gem5::Process",
                                "name": "workload",
                                "path": "board.processor.start.core.workload",
                                "cmd": [
                                    "namd_base.gcc44-64bit",
                                    "--input",
                                    "namd.input",
                                    "--iterations",
                                    "38"
                                ],
                                "cwd": "/home/yashas/SPEC_binaries/benchspec/CPU2006/444.namd/exe",
                                "drivers": [],
                                "egid": 100,
                                "env": [],
                                "errout": "cerr",
                                "euid": 100,
                                "eventq_index": 0,
                                "executable": "namd_base.gcc44-64bit",
                                "gid": 100,
                                "input": "cin",
                                "kvmInSE": true,
                                "maxStackSize": 67108864,
                                "output": "cout",
                                "pgid": 100,
                                "pid": 100,
                                "ppid": 0,
                                "release": "5.1.0",
                                "simpoint": 0,
                                "system": "board",
                                "uid": 100,
                                "useArchPT": true
                            }
                        ],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "board.cache_hierarchy.l1d-cache-0.cpu_side",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "board.cache_hierarchy.l1i-cache-0.cpu_side",
                            "is_source": "True"
                        }
                    }
                }
            ],
            "switch1": [
                {
                    "type": "SubSystem",
                    "cxx_class": "gem5::SubSystem",
                    "name": "switch1",
                    "path": "board.processor.switch1",
                    "eventq_index": 0,
                    "thermal_domain": null,
                    "core": {
                        "type": "BaseO3CPU",
                        "cxx_class": "gem5::o3::CPU",
                        "name": "core",
                        "path": "board.processor.switch1.core",
                        "LFSTSize": 1024,
                        "LQEntries": 32,
                        "LSQCheckLoads": true,
                        "LSQDepCheckShift": 4,
                        "SQEntries": 32,
                        "SSITSize": 1024,
                        "activity": 0,
                        "backComSize": 5,
                        "branchPred": {
                            "type": "TAGE_SC_L_64KB",
                            "cxx_class": "gem5::branch_prediction::TAGE_SC_L_64KB",
                            "name": "branchPred",
                            "path": "board.processor.switch1.core.branchPred",
                            "btb": {
                                "type": "SimpleBTB",
                                "cxx_class": "gem5::branch_prediction::SimpleBTB",
                                "name": "btb",
                                "path": "board.processor.switch1.core.branchPred.btb",
                                "clk_domain": "board.clk_domain",
                                "eventq_index": 0,
                                "instShiftAmt": 2,
                                "numEntries": 4096,
                                "numThreads": 1,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "board.processor.switch1.core.branchPred.btb.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "tagBits": 16
                            },
                            "eventq_index": 0,
                            "indirectBranchPred": {
                                "type": "SimpleIndirectPredictor",
                                "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                                "name": "indirectBranchPred",
                                "path": "board.processor.switch1.core.branchPred.indirectBranchPred",
                                "eventq_index": 0,
                                "indirectGHRBits": 13,
                                "indirectHashGHR": true,
                                "indirectHashTargets": true,
                                "indirectPathLength": 3,
                                "indirectSets": 256,
                                "indirectTagSize": 16,
                                "indirectWays": 2,
                                "instShiftAmt": 2,
                                "numThreads": 1,
                                "speculativePathLength": 256
                            },
                            "instShiftAmt": 2,
                            "loop_predictor": {
                                "type": "TAGE_SC_L_LoopPredictor",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_LoopPredictor",
                                "name": "loop_predictor",
                                "path": "board.processor.switch1.core.branchPred.loop_predictor",
                                "eventq_index": 0,
                                "initialLoopAge": 7,
                                "initialLoopIter": 0,
                                "logLoopTableAssoc": 2,
                                "logSizeLoopPred": 5,
                                "loopTableAgeBits": 4,
                                "loopTableConfidenceBits": 4,
                                "loopTableIterBits": 10,
                                "loopTableTagBits": 10,
                                "optionalAgeReset": false,
                                "restrictAllocation": true,
                                "useDirectionBit": true,
                                "useHashing": true,
                                "useSpeculation": false,
                                "withLoopBits": 7
                            },
                            "numThreads": 1,
                            "ras": {
                                "type": "ReturnAddrStack",
                                "cxx_class": "gem5::branch_prediction::ReturnAddrStack",
                                "name": "ras",
                                "path": "board.processor.switch1.core.branchPred.ras",
                                "eventq_index": 0,
                                "numEntries": 32,
                                "numThreads": 1
                            },
                            "requiresBTBHit": false,
                            "statistical_corrector": {
                                "type": "TAGE_SC_L_64KB_StatisticalCorrector",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_64KB_StatisticalCorrector",
                                "name": "statistical_corrector",
                                "path": "board.processor.switch1.core.branchPred.statistical_corrector",
                                "bwWeightInitValue": 7,
                                "bwm": [
                                    40,
                                    24,
                                    10
                                ],
                                "bwnb": 3,
                                "chooserConfWidth": 7,
                                "eventq_index": 0,
                                "extraWeightsWidth": 6,
                                "iWeightInitValue": 7,
                                "im": [
                                    8
                                ],
                                "imm": [
                                    10,
                                    4
                                ],
                                "imnb": 2,
                                "inb": 1,
                                "initialUpdateThresholdValue": 0,
                                "lWeightInitValue": 7,
                                "lm": [
                                    11,
                                    6,
                                    3
                                ],
                                "lnb": 3,
                                "logBias": 8,
                                "logBwnb": 10,
                                "logImnb": 9,
                                "logInb": 8,
                                "logLnb": 10,
                                "logPnb": 9,
                                "logSizeUp": 6,
                                "logSnb": 9,
                                "logTnb": 10,
                                "numEntriesFirstLocalHistories": 256,
                                "numEntriesSecondLocalHistories": 16,
                                "numEntriesThirdLocalHistories": 16,
                                "pUpdateThresholdWidth": 8,
                                "pm": [
                                    25,
                                    16,
                                    9
                                ],
                                "pnb": 3,
                                "scCountersWidth": 6,
                                "sm": [
                                    16,
                                    11,
                                    6
                                ],
                                "snb": 3,
                                "tm": [
                                    9,
                                    4
                                ],
                                "tnb": 2,
                                "updateThresholdWidth": 12
                            },
                            "tage": {
                                "type": "TAGE_SC_L_TAGE_64KB",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_TAGE_64KB",
                                "name": "tage",
                                "path": "board.processor.switch1.core.branchPred.tage",
                                "eventq_index": 0,
                                "firstLongTagTable": 13,
                                "histBufferSize": 2097152,
                                "initialTCounterValue": 512,
                                "instShiftAmt": 2,
                                "logRatioBiModalHystEntries": 2,
                                "logTagTableSize": 10,
                                "logTagTableSizes": [
                                    13
                                ],
                                "logUResetPeriod": 10,
                                "longTagsSize": 12,
                                "longTagsTageFactor": 20,
                                "maxHist": 3000,
                                "maxNumAlloc": 2,
                                "minHist": 6,
                                "nHistoryTables": 36,
                                "noSkip": [
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    false,
                                    true,
                                    false,
                                    true,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true
                                ],
                                "numThreads": 1,
                                "numUseAltOnNa": 16,
                                "pathHistBits": 27,
                                "shortTagsSize": 8,
                                "shortTagsTageFactor": 10,
                                "speculativeHistUpdate": false,
                                "tagTableCounterBits": 3,
                                "tagTableTagWidths": [
                                    0
                                ],
                                "tagTableUBits": 1,
                                "truncatePathHist": true,
                                "useAltOnNaBits": 5
                            }
                        },
                        "cacheLoadPorts": 200,
                        "cacheStorePorts": 200,
                        "checker": null,
                        "clk_domain": "board.clk_domain",
                        "commitToDecodeDelay": 1,
                        "commitToFetchDelay": 1,
                        "commitToIEWDelay": 1,
                        "commitToRenameDelay": 1,
                        "commitWidth": 2,
                        "cpu_id": 0,
                        "decodeToFetchDelay": 1,
                        "decodeToRenameDelay": 1,
                        "decodeWidth": 2,
                        "decoder": [
                            {
                                "type": "X86Decoder",
                                "cxx_class": "gem5::X86ISA::Decoder",
                                "name": "decoder",
                                "path": "board.processor.switch1.core.decoder",
                                "eventq_index": 0,
                                "isa": "board.processor.switch1.core.isa"
                            }
                        ],
                        "dispatchWidth": 8,
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "fetchBufferSize": 64,
                        "fetchQueueSize": 32,
                        "fetchToDecodeDelay": 1,
                        "fetchTrapLatency": 1,
                        "fetchWidth": 2,
                        "forwardComSize": 5,
                        "fuPool": {
                            "type": "FUPool",
                            "cxx_class": "gem5::o3::FUPool",
                            "name": "fuPool",
                            "path": "board.processor.switch1.core.fuPool",
                            "FUList": [
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList0",
                                    "path": "board.processor.switch1.core.fuPool.FUList0",
                                    "count": 6,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch1.core.fuPool.FUList0.opList",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList1",
                                    "path": "board.processor.switch1.core.fuPool.FUList1",
                                    "count": 2,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch1.core.fuPool.FUList1.opList0",
                                            "eventq_index": 0,
                                            "opClass": "IntMult",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch1.core.fuPool.FUList1.opList1",
                                            "eventq_index": 0,
                                            "opClass": "IntDiv",
                                            "opLat": 1,
                                            "pipelined": false
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList2",
                                    "path": "board.processor.switch1.core.fuPool.FUList2",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch1.core.fuPool.FUList2.opList0",
                                            "eventq_index": 0,
                                            "opClass": "FloatAdd",
                                            "opLat": 2,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch1.core.fuPool.FUList2.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatCmp",
                                            "opLat": 2,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch1.core.fuPool.FUList2.opList2",
                                            "eventq_index": 0,
                                            "opClass": "FloatCvt",
                                            "opLat": 2,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList3",
                                    "path": "board.processor.switch1.core.fuPool.FUList3",
                                    "count": 2,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch1.core.fuPool.FUList3.opList0",
                                            "eventq_index": 0,
                                            "opClass": "FloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch1.core.fuPool.FUList3.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMultAcc",
                                            "opLat": 5,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch1.core.fuPool.FUList3.opList2",
                                            "eventq_index": 0,
                                            "opClass": "FloatMisc",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch1.core.fuPool.FUList3.opList3",
                                            "eventq_index": 0,
                                            "opClass": "FloatDiv",
                                            "opLat": 12,
                                            "pipelined": false
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch1.core.fuPool.FUList3.opList4",
                                            "eventq_index": 0,
                                            "opClass": "FloatSqrt",
                                            "opLat": 24,
                                            "pipelined": false
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList4",
                                    "path": "board.processor.switch1.core.fuPool.FUList4",
                                    "count": 0,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList2",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList3",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList4",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList5",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList5",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList6",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList6",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList7",
                                            "path": "board.processor.switch1.core.fuPool.FUList4.opList7",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList5",
                                    "path": "board.processor.switch1.core.fuPool.FUList5",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList00",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList01",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList02",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList03",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList04",
                                            "eventq_index": 0,
                                            "opClass": "SimdCvt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList05",
                                            "eventq_index": 0,
                                            "opClass": "SimdMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList06",
                                            "eventq_index": 0,
                                            "opClass": "SimdMult",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdMatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdDiv",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdSqrt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList15",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList15",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList16",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList16",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCvt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList17",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList17",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatDiv",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList18",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList18",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList19",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList19",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMult",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList20",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList20",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList21",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList21",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList22",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList22",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatSqrt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList23",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList23",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList24",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList24",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList25",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList25",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList26",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList26",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList27",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList27",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList28",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList28",
                                            "eventq_index": 0,
                                            "opClass": "SimdExt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList29",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList29",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatExt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList30",
                                            "path": "board.processor.switch1.core.fuPool.FUList5.opList30",
                                            "eventq_index": 0,
                                            "opClass": "SimdConfig",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList6",
                                    "path": "board.processor.switch1.core.fuPool.FUList6",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch1.core.fuPool.FUList6.opList",
                                            "eventq_index": 0,
                                            "opClass": "SimdPredAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList7",
                                    "path": "board.processor.switch1.core.fuPool.FUList7",
                                    "count": 0,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList2",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList3",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList4",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList5",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList5",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList6",
                                            "path": "board.processor.switch1.core.fuPool.FUList7.opList6",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList8",
                                    "path": "board.processor.switch1.core.fuPool.FUList8",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList00",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList01",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList02",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList03",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList04",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList05",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList06",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch1.core.fuPool.FUList8.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList9",
                                    "path": "board.processor.switch1.core.fuPool.FUList9",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch1.core.fuPool.FUList9.opList",
                                            "eventq_index": 0,
                                            "opClass": "IprAccess",
                                            "opLat": 3,
                                            "pipelined": false
                                        }
                                    ]
                                }
                            ],
                            "eventq_index": 0
                        },
                        "function_trace": false,
                        "function_trace_start": 0,
                        "iewToCommitDelay": 1,
                        "iewToDecodeDelay": 1,
                        "iewToFetchDelay": 1,
                        "iewToRenameDelay": 1,
                        "interrupts": [],
                        "isa": [
                            {
                                "type": "X86ISA",
                                "cxx_class": "gem5::X86ISA::ISA",
                                "name": "isa",
                                "path": "board.processor.switch1.core.isa",
                                "APMInfo": [
                                    2147483672,
                                    1752462657,
                                    1769238117,
                                    1145913699
                                ],
                                "CacheParams": [
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "ExtendedFeatures": [
                                    0,
                                    25165824,
                                    0,
                                    0
                                ],
                                "ExtendedState": [
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "FamilyModelStepping": [
                                    134993,
                                    2053,
                                    4024171519,
                                    521
                                ],
                                "FamilyModelSteppingBrandFeatures": [
                                    134993,
                                    1029,
                                    3956538367,
                                    131073
                                ],
                                "L1CacheAndTLB": [
                                    4278779656,
                                    4280352544,
                                    1073873216,
                                    1073873216
                                ],
                                "L2L3CacheAndL2TLB": [
                                    0,
                                    1107313152,
                                    0,
                                    67141952
                                ],
                                "LongModeAddressSize": [
                                    12336,
                                    0,
                                    0,
                                    0
                                ],
                                "eventq_index": 0,
                                "name_string": "Fake gem5 x86_64 CPU",
                                "vendor_string": "HygonGenuine"
                            }
                        ],
                        "issueToExecuteDelay": 1,
                        "issueWidth": 2,
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 200000000,
                        "mmu": {
                            "type": "X86MMU",
                            "cxx_class": "gem5::X86ISA::MMU",
                            "name": "mmu",
                            "path": "board.processor.switch1.core.mmu",
                            "dtb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "dtb",
                                "path": "board.processor.switch1.core.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch1.core.mmu.dtb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch1.core.mmu.dtb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "itb",
                                "path": "board.processor.switch1.core.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch1.core.mmu.itb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch1.core.mmu.itb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            }
                        },
                        "needsTSO": true,
                        "numIQEntries": 64,
                        "numPhysCCRegs": 1280,
                        "numPhysFloatRegs": 256,
                        "numPhysIntRegs": 256,
                        "numPhysMatRegs": 2,
                        "numPhysVecPredRegs": 32,
                        "numPhysVecRegs": 256,
                        "numROBEntries": 192,
                        "numRobs": 1,
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.processor.switch1.core.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "renameToDecodeDelay": 1,
                        "renameToFetchDelay": 1,
                        "renameToIEWDelay": 2,
                        "renameToROBDelay": 1,
                        "renameWidth": 8,
                        "simpoint_start_insts": [],
                        "smtCommitPolicy": "RoundRobin",
                        "smtFetchPolicy": "RoundRobin",
                        "smtIQPolicy": "Partitioned",
                        "smtIQThreshold": 100,
                        "smtLSQPolicy": "Partitioned",
                        "smtLSQThreshold": 100,
                        "smtNumFetchingThreads": 1,
                        "smtROBPolicy": "Partitioned",
                        "smtROBThreshold": 100,
                        "socket_id": 0,
                        "squashWidth": 8,
                        "store_set_clear_period": 250000,
                        "switched_out": true,
                        "syscallRetryLatency": 10000,
                        "system": "board",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "board.processor.switch1.core.tracer",
                            "disassembler": {
                                "type": "InstDisassembler",
                                "cxx_class": "gem5::trace::InstDisassembler",
                                "name": "disassembler",
                                "path": "board.processor.switch1.core.tracer.disassembler",
                                "eventq_index": 0
                            },
                            "eventq_index": 0
                        },
                        "trapLatency": 13,
                        "wbWidth": 8,
                        "workload": [
                            "board.processor.start.core.workload"
                        ]
                    }
                }
            ],
            "switch2": [
                {
                    "type": "SubSystem",
                    "cxx_class": "gem5::SubSystem",
                    "name": "switch2",
                    "path": "board.processor.switch2",
                    "eventq_index": 0,
                    "thermal_domain": null,
                    "core": {
                        "type": "BaseO3CPU",
                        "cxx_class": "gem5::o3::CPU",
                        "name": "core",
                        "path": "board.processor.switch2.core",
                        "LFSTSize": 1024,
                        "LQEntries": 32,
                        "LSQCheckLoads": true,
                        "LSQDepCheckShift": 4,
                        "SQEntries": 32,
                        "SSITSize": 1024,
                        "activity": 0,
                        "backComSize": 5,
                        "branchPred": {
                            "type": "TAGE_SC_L_64KB",
                            "cxx_class": "gem5::branch_prediction::TAGE_SC_L_64KB",
                            "name": "branchPred",
                            "path": "board.processor.switch2.core.branchPred",
                            "btb": {
                                "type": "SimpleBTB",
                                "cxx_class": "gem5::branch_prediction::SimpleBTB",
                                "name": "btb",
                                "path": "board.processor.switch2.core.branchPred.btb",
                                "clk_domain": "board.clk_domain",
                                "eventq_index": 0,
                                "instShiftAmt": 2,
                                "numEntries": 4096,
                                "numThreads": 1,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "board.processor.switch2.core.branchPred.btb.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "tagBits": 16
                            },
                            "eventq_index": 0,
                            "indirectBranchPred": {
                                "type": "SimpleIndirectPredictor",
                                "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                                "name": "indirectBranchPred",
                                "path": "board.processor.switch2.core.branchPred.indirectBranchPred",
                                "eventq_index": 0,
                                "indirectGHRBits": 13,
                                "indirectHashGHR": true,
                                "indirectHashTargets": true,
                                "indirectPathLength": 3,
                                "indirectSets": 256,
                                "indirectTagSize": 16,
                                "indirectWays": 2,
                                "instShiftAmt": 2,
                                "numThreads": 1,
                                "speculativePathLength": 256
                            },
                            "instShiftAmt": 2,
                            "loop_predictor": {
                                "type": "TAGE_SC_L_LoopPredictor",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_LoopPredictor",
                                "name": "loop_predictor",
                                "path": "board.processor.switch2.core.branchPred.loop_predictor",
                                "eventq_index": 0,
                                "initialLoopAge": 7,
                                "initialLoopIter": 0,
                                "logLoopTableAssoc": 2,
                                "logSizeLoopPred": 5,
                                "loopTableAgeBits": 4,
                                "loopTableConfidenceBits": 4,
                                "loopTableIterBits": 10,
                                "loopTableTagBits": 10,
                                "optionalAgeReset": false,
                                "restrictAllocation": true,
                                "useDirectionBit": true,
                                "useHashing": true,
                                "useSpeculation": false,
                                "withLoopBits": 7
                            },
                            "numThreads": 1,
                            "ras": {
                                "type": "ReturnAddrStack",
                                "cxx_class": "gem5::branch_prediction::ReturnAddrStack",
                                "name": "ras",
                                "path": "board.processor.switch2.core.branchPred.ras",
                                "eventq_index": 0,
                                "numEntries": 32,
                                "numThreads": 1
                            },
                            "requiresBTBHit": false,
                            "statistical_corrector": {
                                "type": "TAGE_SC_L_64KB_StatisticalCorrector",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_64KB_StatisticalCorrector",
                                "name": "statistical_corrector",
                                "path": "board.processor.switch2.core.branchPred.statistical_corrector",
                                "bwWeightInitValue": 7,
                                "bwm": [
                                    40,
                                    24,
                                    10
                                ],
                                "bwnb": 3,
                                "chooserConfWidth": 7,
                                "eventq_index": 0,
                                "extraWeightsWidth": 6,
                                "iWeightInitValue": 7,
                                "im": [
                                    8
                                ],
                                "imm": [
                                    10,
                                    4
                                ],
                                "imnb": 2,
                                "inb": 1,
                                "initialUpdateThresholdValue": 0,
                                "lWeightInitValue": 7,
                                "lm": [
                                    11,
                                    6,
                                    3
                                ],
                                "lnb": 3,
                                "logBias": 8,
                                "logBwnb": 10,
                                "logImnb": 9,
                                "logInb": 8,
                                "logLnb": 10,
                                "logPnb": 9,
                                "logSizeUp": 6,
                                "logSnb": 9,
                                "logTnb": 10,
                                "numEntriesFirstLocalHistories": 256,
                                "numEntriesSecondLocalHistories": 16,
                                "numEntriesThirdLocalHistories": 16,
                                "pUpdateThresholdWidth": 8,
                                "pm": [
                                    25,
                                    16,
                                    9
                                ],
                                "pnb": 3,
                                "scCountersWidth": 6,
                                "sm": [
                                    16,
                                    11,
                                    6
                                ],
                                "snb": 3,
                                "tm": [
                                    9,
                                    4
                                ],
                                "tnb": 2,
                                "updateThresholdWidth": 12
                            },
                            "tage": {
                                "type": "TAGE_SC_L_TAGE_64KB",
                                "cxx_class": "gem5::branch_prediction::TAGE_SC_L_TAGE_64KB",
                                "name": "tage",
                                "path": "board.processor.switch2.core.branchPred.tage",
                                "eventq_index": 0,
                                "firstLongTagTable": 13,
                                "histBufferSize": 2097152,
                                "initialTCounterValue": 512,
                                "instShiftAmt": 2,
                                "logRatioBiModalHystEntries": 2,
                                "logTagTableSize": 10,
                                "logTagTableSizes": [
                                    13
                                ],
                                "logUResetPeriod": 10,
                                "longTagsSize": 12,
                                "longTagsTageFactor": 20,
                                "maxHist": 3000,
                                "maxNumAlloc": 2,
                                "minHist": 6,
                                "nHistoryTables": 36,
                                "noSkip": [
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    true,
                                    false,
                                    true,
                                    false,
                                    true,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true,
                                    false,
                                    false,
                                    false,
                                    true
                                ],
                                "numThreads": 1,
                                "numUseAltOnNa": 16,
                                "pathHistBits": 27,
                                "shortTagsSize": 8,
                                "shortTagsTageFactor": 10,
                                "speculativeHistUpdate": false,
                                "tagTableCounterBits": 3,
                                "tagTableTagWidths": [
                                    0
                                ],
                                "tagTableUBits": 1,
                                "truncatePathHist": true,
                                "useAltOnNaBits": 5
                            }
                        },
                        "cacheLoadPorts": 200,
                        "cacheStorePorts": 200,
                        "checker": null,
                        "clk_domain": "board.clk_domain",
                        "commitToDecodeDelay": 1,
                        "commitToFetchDelay": 1,
                        "commitToIEWDelay": 1,
                        "commitToRenameDelay": 1,
                        "commitWidth": 2,
                        "cpu_id": 0,
                        "decodeToFetchDelay": 1,
                        "decodeToRenameDelay": 1,
                        "decodeWidth": 2,
                        "decoder": [
                            {
                                "type": "X86Decoder",
                                "cxx_class": "gem5::X86ISA::Decoder",
                                "name": "decoder",
                                "path": "board.processor.switch2.core.decoder",
                                "eventq_index": 0,
                                "isa": "board.processor.switch2.core.isa"
                            }
                        ],
                        "dispatchWidth": 8,
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "fetchBufferSize": 64,
                        "fetchQueueSize": 32,
                        "fetchToDecodeDelay": 1,
                        "fetchTrapLatency": 1,
                        "fetchWidth": 2,
                        "forwardComSize": 5,
                        "fuPool": {
                            "type": "FUPool",
                            "cxx_class": "gem5::o3::FUPool",
                            "name": "fuPool",
                            "path": "board.processor.switch2.core.fuPool",
                            "FUList": [
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList0",
                                    "path": "board.processor.switch2.core.fuPool.FUList0",
                                    "count": 6,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch2.core.fuPool.FUList0.opList",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList1",
                                    "path": "board.processor.switch2.core.fuPool.FUList1",
                                    "count": 2,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch2.core.fuPool.FUList1.opList0",
                                            "eventq_index": 0,
                                            "opClass": "IntMult",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch2.core.fuPool.FUList1.opList1",
                                            "eventq_index": 0,
                                            "opClass": "IntDiv",
                                            "opLat": 1,
                                            "pipelined": false
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList2",
                                    "path": "board.processor.switch2.core.fuPool.FUList2",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch2.core.fuPool.FUList2.opList0",
                                            "eventq_index": 0,
                                            "opClass": "FloatAdd",
                                            "opLat": 2,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch2.core.fuPool.FUList2.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatCmp",
                                            "opLat": 2,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch2.core.fuPool.FUList2.opList2",
                                            "eventq_index": 0,
                                            "opClass": "FloatCvt",
                                            "opLat": 2,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList3",
                                    "path": "board.processor.switch2.core.fuPool.FUList3",
                                    "count": 2,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch2.core.fuPool.FUList3.opList0",
                                            "eventq_index": 0,
                                            "opClass": "FloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch2.core.fuPool.FUList3.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMultAcc",
                                            "opLat": 5,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch2.core.fuPool.FUList3.opList2",
                                            "eventq_index": 0,
                                            "opClass": "FloatMisc",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch2.core.fuPool.FUList3.opList3",
                                            "eventq_index": 0,
                                            "opClass": "FloatDiv",
                                            "opLat": 12,
                                            "pipelined": false
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch2.core.fuPool.FUList3.opList4",
                                            "eventq_index": 0,
                                            "opClass": "FloatSqrt",
                                            "opLat": 24,
                                            "pipelined": false
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList4",
                                    "path": "board.processor.switch2.core.fuPool.FUList4",
                                    "count": 0,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList2",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList3",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList4",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList5",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList5",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList6",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList6",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList7",
                                            "path": "board.processor.switch2.core.fuPool.FUList4.opList7",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList5",
                                    "path": "board.processor.switch2.core.fuPool.FUList5",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList00",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList01",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList02",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList03",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList04",
                                            "eventq_index": 0,
                                            "opClass": "SimdCvt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList05",
                                            "eventq_index": 0,
                                            "opClass": "SimdMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList06",
                                            "eventq_index": 0,
                                            "opClass": "SimdMult",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdMatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdDiv",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdSqrt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList15",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList15",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList16",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList16",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCvt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList17",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList17",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatDiv",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList18",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList18",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList19",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList19",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMult",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList20",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList20",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList21",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList21",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMatMultAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList22",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList22",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatSqrt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList23",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList23",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList24",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList24",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList25",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList25",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList26",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList26",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList27",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList27",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList28",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList28",
                                            "eventq_index": 0,
                                            "opClass": "SimdExt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList29",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList29",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatExt",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList30",
                                            "path": "board.processor.switch2.core.fuPool.FUList5.opList30",
                                            "eventq_index": 0,
                                            "opClass": "SimdConfig",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList6",
                                    "path": "board.processor.switch2.core.fuPool.FUList6",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch2.core.fuPool.FUList6.opList",
                                            "eventq_index": 0,
                                            "opClass": "SimdPredAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList7",
                                    "path": "board.processor.switch2.core.fuPool.FUList7",
                                    "count": 0,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList2",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList3",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList4",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList5",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList5",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList6",
                                            "path": "board.processor.switch2.core.fuPool.FUList7.opList6",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList8",
                                    "path": "board.processor.switch2.core.fuPool.FUList8",
                                    "count": 4,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList00",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList01",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList02",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList03",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList04",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList05",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList06",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideMaskStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdStridedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdIndexedStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdUnitStrideFaultOnlyFirstLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterLoad",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch2.core.fuPool.FUList8.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdWholeRegisterStore",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList9",
                                    "path": "board.processor.switch2.core.fuPool.FUList9",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList",
                                            "path": "board.processor.switch2.core.fuPool.FUList9.opList",
                                            "eventq_index": 0,
                                            "opClass": "IprAccess",
                                            "opLat": 3,
                                            "pipelined": false
                                        }
                                    ]
                                }
                            ],
                            "eventq_index": 0
                        },
                        "function_trace": false,
                        "function_trace_start": 0,
                        "iewToCommitDelay": 1,
                        "iewToDecodeDelay": 1,
                        "iewToFetchDelay": 1,
                        "iewToRenameDelay": 1,
                        "interrupts": [],
                        "isa": [
                            {
                                "type": "X86ISA",
                                "cxx_class": "gem5::X86ISA::ISA",
                                "name": "isa",
                                "path": "board.processor.switch2.core.isa",
                                "APMInfo": [
                                    2147483672,
                                    1752462657,
                                    1769238117,
                                    1145913699
                                ],
                                "CacheParams": [
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "ExtendedFeatures": [
                                    0,
                                    25165824,
                                    0,
                                    0
                                ],
                                "ExtendedState": [
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "FamilyModelStepping": [
                                    134993,
                                    2053,
                                    4024171519,
                                    521
                                ],
                                "FamilyModelSteppingBrandFeatures": [
                                    134993,
                                    1029,
                                    3956538367,
                                    131073
                                ],
                                "L1CacheAndTLB": [
                                    4278779656,
                                    4280352544,
                                    1073873216,
                                    1073873216
                                ],
                                "L2L3CacheAndL2TLB": [
                                    0,
                                    1107313152,
                                    0,
                                    67141952
                                ],
                                "LongModeAddressSize": [
                                    12336,
                                    0,
                                    0,
                                    0
                                ],
                                "eventq_index": 0,
                                "name_string": "Fake gem5 x86_64 CPU",
                                "vendor_string": "HygonGenuine"
                            }
                        ],
                        "issueToExecuteDelay": 1,
                        "issueWidth": 2,
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 50000000,
                        "mmu": {
                            "type": "X86MMU",
                            "cxx_class": "gem5::X86ISA::MMU",
                            "name": "mmu",
                            "path": "board.processor.switch2.core.mmu",
                            "dtb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "dtb",
                                "path": "board.processor.switch2.core.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch2.core.mmu.dtb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch2.core.mmu.dtb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "itb",
                                "path": "board.processor.switch2.core.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch2.core.mmu.itb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch2.core.mmu.itb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            }
                        },
                        "needsTSO": true,
                        "numIQEntries": 64,
                        "numPhysCCRegs": 1280,
                        "numPhysFloatRegs": 256,
                        "numPhysIntRegs": 256,
                        "numPhysMatRegs": 2,
                        "numPhysVecPredRegs": 32,
                        "numPhysVecRegs": 256,
                        "numROBEntries": 192,
                        "numRobs": 1,
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.processor.switch2.core.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "renameToDecodeDelay": 1,
                        "renameToFetchDelay": 1,
                        "renameToIEWDelay": 2,
                        "renameToROBDelay": 1,
                        "renameWidth": 8,
                        "simpoint_start_insts": [],
                        "smtCommitPolicy": "RoundRobin",
                        "smtFetchPolicy": "RoundRobin",
                        "smtIQPolicy": "Partitioned",
                        "smtIQThreshold": 100,
                        "smtLSQPolicy": "Partitioned",
                        "smtLSQThreshold": 100,
                        "smtNumFetchingThreads": 1,
                        "smtROBPolicy": "Partitioned",
                        "smtROBThreshold": 100,
                        "socket_id": 0,
                        "squashWidth": 8,
                        "store_set_clear_period": 250000,
                        "switched_out": true,
                        "syscallRetryLatency": 10000,
                        "system": "board",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "board.processor.switch2.core.tracer",
                            "disassembler": {
                                "type": "InstDisassembler",
                                "cxx_class": "gem5::trace::InstDisassembler",
                                "name": "disassembler",
                                "path": "board.processor.switch2.core.tracer.disassembler",
                                "eventq_index": 0
                            },
                            "eventq_index": 0
                        },
                        "trapLatency": 13,
                        "wbWidth": 8,
                        "workload": [
                            "board.processor.start.core.workload"
                        ]
                    }
                }
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "board.cache_hierarchy.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}