\hypertarget{group__gpio__api}{}\section{Gpio\+\_\+api}
\label{group__gpio__api}\index{Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_ga0c72ea37e36a26a982bfe2587fc2ce40}{G\+P\+I\+O\+Get\+Int\+Number} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga18dc54943796485c7298abd8fdcdcec3}{G\+P\+I\+O\+Dir\+Mode\+Set} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins, \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Pin\+IO)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_ga6f2d57e3e4d64c9ecbebc8cc4db2b3e1}{G\+P\+I\+O\+Dir\+Mode\+Get} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pin)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gad98083fe7f4ce6c4e7daf004768dec1d}{G\+P\+I\+O\+Int\+Type\+Set} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins, \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Int\+Type)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_gab18d79b27894a1cfb22a1cf21061934a}{G\+P\+I\+O\+Int\+Type\+Get} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pin)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga832dcfabffa2c2f81d8c9e0fc7a8eddb}{G\+P\+I\+O\+Pin\+Int\+Enable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gafe130f05c5c882ba1b11c7bdff172c48}{G\+P\+I\+O\+Pin\+Int\+Disable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_ga732ba6fc3202b596bff982f188ca5095}{G\+P\+I\+O\+Pin\+Int\+Status} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_a97a80ca1602ebf2303258971a2c938e2}{bool} b\+Masked)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga50280d811e3999e8a50aad095113ff87}{G\+P\+I\+O\+Pin\+Int\+Clear} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga146e871769e5599dcbfbbe74115722a4}{G\+P\+I\+O\+Port\+Int\+Register} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void}($\ast$pfn\+Handler)(\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void}))
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaafcc3cc1df892aa09e16e21c790fb2bc}{G\+P\+I\+O\+Port\+Int\+Unregister} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_ga577c8df7d89a1f29d2e8c6a0e60144a0}{G\+P\+I\+O\+Pin\+Read} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaa0605843a6c1e2e1724dc32183760ab6}{G\+P\+I\+O\+Pin\+Write} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Val)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaaedc6de230b54aba6c47f3923c3e5ba2}{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gac962b2917f42452a32c1fea0d050e52e}{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gae030d3c957d6f7da11576c9bdbbf6111}{G\+P\+I\+O\+Pin\+Type\+I2C} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaeffb9d37671f5aa68bd07d9508205be6}{G\+P\+I\+O\+Pin\+Type\+S\+SI} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga6341356d101e6c1a727e95a754ef1b8b}{G\+P\+I\+O\+Pin\+Type\+Timer} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaffdea1cde494ce8a663f7f0e2a99ccac}{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga00e80f359e709fbf10290957563e9244}{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gadf6a7664e1f109e2606e06d8651acfa3}{G\+P\+I\+O\+Pow\+Int\+Type\+Set} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins, \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Int\+Type)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_ga7c3716ecbe1843e670936a2abfd63398}{G\+P\+I\+O\+Pow\+Int\+Type\+Get} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pin)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga3e72dadb25c421d27e4346e96a8014e1}{G\+P\+I\+O\+Pow\+Int\+Enable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaa224fc9fa3565a968bdd49cdaa42cc80}{G\+P\+I\+O\+Pow\+Int\+Disable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group__gpio__api_gadadc7070b1732d344b2890b0d4a45681}{G\+P\+I\+O\+Pow\+Int\+Status} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_a97a80ca1602ebf2303258971a2c938e2}{bool} b\+Masked)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_ga5ab6595763c4d040bff3862784dfb77b}{G\+P\+I\+O\+Pow\+Int\+Clear} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Port, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} ui8\+Pins)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaee8e2084b5316d970d4bc479c3ae7934}{G\+P\+I\+O\+Int\+Wakeup\+Enable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Config)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group__gpio__api_gaacc37245da8b1a7c75211927eb8d513a}{G\+P\+I\+O\+Int\+Wakeup\+Disable} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} ui32\+Config)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Function Documentation}
\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Dir\+Mode\+Get@{G\+P\+I\+O\+Dir\+Mode\+Get}}
\index{G\+P\+I\+O\+Dir\+Mode\+Get@{G\+P\+I\+O\+Dir\+Mode\+Get}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Dir\+Mode\+Get(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pin)}{GPIODirModeGet(uint32_t ui32Port, uint8_t ui8Pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Dir\+Mode\+Get (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pin}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga6f2d57e3e4d64c9ecbebc8cc4db2b3e1}{}\label{group__gpio__api_ga6f2d57e3e4d64c9ecbebc8cc4db2b3e1}
Gets the direction and mode of a pin


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pin} & is the pin number.\\
\hline
\end{DoxyParams}
This function gets the direction and control mode for a specified pin on the selected G\+P\+IO port. The pin can be configured as either an input or output under software control, or it can be under hardware control. The type of control and direction are returned as an enumerated data type.

\begin{DoxyReturn}{Returns}
Returns one of the enumerated data types described for \hyperlink{group__gpio__api_ga18dc54943796485c7298abd8fdcdcec3}{G\+P\+I\+O\+Dir\+Mode\+Set()}. 
\end{DoxyReturn}


Definition at line 213 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Dir\+Mode\+Set@{G\+P\+I\+O\+Dir\+Mode\+Set}}
\index{G\+P\+I\+O\+Dir\+Mode\+Set@{G\+P\+I\+O\+Dir\+Mode\+Set}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Dir\+Mode\+Set(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins, uint32\+\_\+t ui32\+Pin\+I\+O)}{GPIODirModeSet(uint32_t ui32Port, uint8_t ui8Pins, uint32_t ui32PinIO)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Dir\+Mode\+Set (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins, }
\item[{{\bf uint32\+\_\+t}}]{ui32\+Pin\+IO}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga18dc54943796485c7298abd8fdcdcec3}{}\label{group__gpio__api_ga18dc54943796485c7298abd8fdcdcec3}
Sets the direction and mode of the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s). \\
\hline
{\em ui32\+Pin\+IO} & is the pin direction and/or mode.\\
\hline
\end{DoxyParams}
This function sets the specified pin(s) on the selected G\+P\+IO port as either an input or output under software control or sets the pin to be under hardware control.

The parameter {\itshape ui32\+Pin\+IO} is an enumerated data type that can be one of the following values\+:


\begin{DoxyItemize}
\item {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+IN} 
\item {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+O\+UT} 
\item {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+HW} 
\end{DoxyItemize}

where {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+IN} specifies that the pin will be programmed as a software controlled input, {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+O\+UT} specifies that the pin will be programmed as a software controlled output, and {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+M\+O\+D\+E\+\_\+\+HW} specifies that the pin will be placed under hardware control.

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 174 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Get\+Int\+Number@{G\+P\+I\+O\+Get\+Int\+Number}}
\index{G\+P\+I\+O\+Get\+Int\+Number@{G\+P\+I\+O\+Get\+Int\+Number}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Get\+Int\+Number(uint32\+\_\+t ui32\+Port)}{GPIOGetIntNumber(uint32_t ui32Port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Get\+Int\+Number (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga0c72ea37e36a26a982bfe2587fc2ce40}{}\label{group__gpio__api_ga0c72ea37e36a26a982bfe2587fc2ce40}


Definition at line 91 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Int\+Type\+Get@{G\+P\+I\+O\+Int\+Type\+Get}}
\index{G\+P\+I\+O\+Int\+Type\+Get@{G\+P\+I\+O\+Int\+Type\+Get}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Int\+Type\+Get(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pin)}{GPIOIntTypeGet(uint32_t ui32Port, uint8_t ui8Pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Int\+Type\+Get (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pin}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gab18d79b27894a1cfb22a1cf21061934a}{}\label{group__gpio__api_gab18d79b27894a1cfb22a1cf21061934a}
Gets the interrupt type for a pin


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pin} & is the pin number.\\
\hline
\end{DoxyParams}
This function gets the interrupt type for a specified pin on the selected G\+P\+IO port. The pin can be configured as a falling edge, rising edge, or both edge detected interrupt, or can be configured as a low level or high level detected interrupt. The type of interrupt detection mechanism is returned as an enumerated data type.

\begin{DoxyReturn}{Returns}
Returns one of the enumerated data types described for \hyperlink{group__gpio__api_gad98083fe7f4ce6c4e7daf004768dec1d}{G\+P\+I\+O\+Int\+Type\+Set()}. 
\end{DoxyReturn}


Definition at line 318 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Int\+Type\+Set@{G\+P\+I\+O\+Int\+Type\+Set}}
\index{G\+P\+I\+O\+Int\+Type\+Set@{G\+P\+I\+O\+Int\+Type\+Set}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Int\+Type\+Set(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins, uint32\+\_\+t ui32\+Int\+Type)}{GPIOIntTypeSet(uint32_t ui32Port, uint8_t ui8Pins, uint32_t ui32IntType)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Int\+Type\+Set (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins, }
\item[{{\bf uint32\+\_\+t}}]{ui32\+Int\+Type}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gad98083fe7f4ce6c4e7daf004768dec1d}{}\label{group__gpio__api_gad98083fe7f4ce6c4e7daf004768dec1d}
Sets the interrupt type for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s). \\
\hline
{\em ui32\+Int\+Type} & specifies the type of interrupt trigger mechanism.\\
\hline
\end{DoxyParams}
This function sets up the various interrupt trigger mechanisms for the specified pin(s) on the selected G\+P\+IO port.

The parameter {\itshape ui32\+Int\+Type} is an enumerated data type that can be one of the following values\+:


\begin{DoxyItemize}
\item {\bfseries G\+P\+I\+O\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE} 
\item {\bfseries G\+P\+I\+O\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE} 
\item {\bfseries G\+P\+I\+O\+\_\+\+B\+O\+T\+H\+\_\+\+E\+D\+G\+ES} 
\item {\bfseries G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+EL} 
\item {\bfseries G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+L\+E\+V\+EL} 
\end{DoxyItemize}

where the different values describe the interrupt detection mechanism (edge or level) and the particular triggering event (falling, rising, or both edges for edge detect, low or high for level detect).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
To avoid any spurious interrupts, the user must ensure that the G\+P\+IO inputs remain stable for the duration of this function.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 274 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Int\+Wakeup\+Disable@{G\+P\+I\+O\+Int\+Wakeup\+Disable}}
\index{G\+P\+I\+O\+Int\+Wakeup\+Disable@{G\+P\+I\+O\+Int\+Wakeup\+Disable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Int\+Wakeup\+Disable(uint32\+\_\+t ui32\+Config)}{GPIOIntWakeupDisable(uint32_t ui32Config)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Int\+Wakeup\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Config}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaacc37245da8b1a7c75211927eb8d513a}{}\label{group__gpio__api_gaacc37245da8b1a7c75211927eb8d513a}
Disable Wake Up Interrupt


\begin{DoxyParams}{Parameters}
{\em ui32\+Config} & is the source to disable wake on interrupt from.\\
\hline
\end{DoxyParams}
This function disables Wake up on interrupt from the selected sources.

The {\itshape ui32\+Config} argument must be one or the logical or of several of the following values\+:

{\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+A}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+B}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+C}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+D}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+U\+SB}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+S\+M\+\_\+\+T\+I\+M\+ER},

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 1358 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Int\+Wakeup\+Enable@{G\+P\+I\+O\+Int\+Wakeup\+Enable}}
\index{G\+P\+I\+O\+Int\+Wakeup\+Enable@{G\+P\+I\+O\+Int\+Wakeup\+Enable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Int\+Wakeup\+Enable(uint32\+\_\+t ui32\+Config)}{GPIOIntWakeupEnable(uint32_t ui32Config)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Int\+Wakeup\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Config}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaee8e2084b5316d970d4bc479c3ae7934}{}\label{group__gpio__api_gaee8e2084b5316d970d4bc479c3ae7934}
Enable Wake Up Interrupt


\begin{DoxyParams}{Parameters}
{\em ui32\+Config} & is the source to enable wake up on interrupt.\\
\hline
\end{DoxyParams}
This function enables wake up on interrupt from the selected sources.

The {\itshape ui32\+Config} argument must be one or the logical or of several of the following values\+:

{\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+A}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+B}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+C}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+P\+O\+R\+T\+\_\+D}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+U\+SB}, {\bfseries G\+P\+I\+O\+\_\+\+I\+W\+E\+\_\+\+S\+M\+\_\+\+T\+I\+M\+ER}.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 1323 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Int\+Clear@{G\+P\+I\+O\+Pin\+Int\+Clear}}
\index{G\+P\+I\+O\+Pin\+Int\+Clear@{G\+P\+I\+O\+Pin\+Int\+Clear}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Int\+Clear(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinIntClear(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Int\+Clear (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga50280d811e3999e8a50aad095113ff87}{}\label{group__gpio__api_ga50280d811e3999e8a50aad095113ff87}
Clears the interrupt for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Clears the interrupt for the specified pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
The write buffer in the Cortex-\/\+M3 processor can cause the interrupt source to take several clock cycles before clearing. Therefore, TI recommends clearing the interrupt source early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to clear the interrupt source early can result in the interrupt handler being immediately reentered (because N\+V\+IC still sees the interrupt source asserted).
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 467 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Int\+Disable@{G\+P\+I\+O\+Pin\+Int\+Disable}}
\index{G\+P\+I\+O\+Pin\+Int\+Disable@{G\+P\+I\+O\+Pin\+Int\+Disable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Int\+Disable(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinIntDisable(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Int\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gafe130f05c5c882ba1b11c7bdff172c48}{}\label{group__gpio__api_gafe130f05c5c882ba1b11c7bdff172c48}
Disables interrupts for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Masks the interrupt for the specified pin(s)

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 390 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Int\+Enable@{G\+P\+I\+O\+Pin\+Int\+Enable}}
\index{G\+P\+I\+O\+Pin\+Int\+Enable@{G\+P\+I\+O\+Pin\+Int\+Enable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Int\+Enable(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinIntEnable(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga832dcfabffa2c2f81d8c9e0fc7a8eddb}{}\label{group__gpio__api_ga832dcfabffa2c2f81d8c9e0fc7a8eddb}
Enables interrupts for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Unmasks the interrupt for the specified pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 360 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Int\+Status@{G\+P\+I\+O\+Pin\+Int\+Status}}
\index{G\+P\+I\+O\+Pin\+Int\+Status@{G\+P\+I\+O\+Pin\+Int\+Status}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Int\+Status(uint32\+\_\+t ui32\+Port, bool b\+Masked)}{GPIOPinIntStatus(uint32_t ui32Port, bool bMasked)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Pin\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf bool}}]{b\+Masked}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga732ba6fc3202b596bff982f188ca5095}{}\label{group__gpio__api_ga732ba6fc3202b596bff982f188ca5095}
Gets interrupt status for the specified G\+P\+IO port


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em b\+Masked} & specifies whether masked or raw interrupt status is returned.\\
\hline
\end{DoxyParams}
If {\itshape b\+Masked} is set as {\bfseries true}, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

\begin{DoxyReturn}{Returns}
Returns a bit-\/packed byte, where each bit that is set identifies an active masked or raw interrupt, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on. Bits 31\+:8 should be ignored. 
\end{DoxyReturn}


Definition at line 421 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Read@{G\+P\+I\+O\+Pin\+Read}}
\index{G\+P\+I\+O\+Pin\+Read@{G\+P\+I\+O\+Pin\+Read}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Read(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinRead(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Pin\+Read (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga577c8df7d89a1f29d2e8c6a0e60144a0}{}\label{group__gpio__api_ga577c8df7d89a1f29d2e8c6a0e60144a0}
Reads the values present of the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The values at the specified pin(s) are read, as specified by {\itshape ui8\+Pins}. Values are returned for both input and output pin(s), and the value for pin(s) that are not specified by {\itshape ui8\+Pins} are set to 0.

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
Returns a bit-\/packed byte providing the state of the specified pin, where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on. Any bit that is not specified by {\itshape ui8\+Pins} is returned as a 0. Bits 31\+:8 should be ignored. 
\end{DoxyReturn}


Definition at line 587 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input@{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input}}
\index{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input@{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeGPIOInput(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Input (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaaedc6de230b54aba6c47f3923c3e5ba2}{}\label{group__gpio__api_gaaedc6de230b54aba6c47f3923c3e5ba2}
Configures pin(s) for use as G\+P\+IO inputs


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The G\+P\+IO pins must be properly configured in order to function correctly as G\+P\+IO inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 651 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output@{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output}}
\index{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output@{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeGPIOOutput(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+G\+P\+I\+O\+Output (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gac962b2917f42452a32c1fea0d050e52e}{}\label{group__gpio__api_gac962b2917f42452a32c1fea0d050e52e}
Configures pin(s) for use as G\+P\+IO outputs


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The G\+P\+IO pins must be properly configured to function correctly as G\+P\+IO outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 688 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+I2C@{G\+P\+I\+O\+Pin\+Type\+I2C}}
\index{G\+P\+I\+O\+Pin\+Type\+I2C@{G\+P\+I\+O\+Pin\+Type\+I2C}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+I2\+C(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeI2C(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+I2C (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gae030d3c957d6f7da11576c9bdbbf6111}{}\label{group__gpio__api_gae030d3c957d6f7da11576c9bdbbf6111}
Configures pin(s) for use by the I2C peripheral


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The I2C pins must be properly configured for the I2C peripheral to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
This function cannot be used to turn any pin into an I2C pin; it only configures an I2C pin for proper operation.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 728 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+S\+SI@{G\+P\+I\+O\+Pin\+Type\+S\+SI}}
\index{G\+P\+I\+O\+Pin\+Type\+S\+SI@{G\+P\+I\+O\+Pin\+Type\+S\+SI}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+S\+S\+I(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeSSI(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+S\+SI (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaeffb9d37671f5aa68bd07d9508205be6}{}\label{group__gpio__api_gaeffb9d37671f5aa68bd07d9508205be6}
Configures pin(s) for use by the S\+SI peripheral


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The S\+SI pins must be properly configured for the S\+SI peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations might work as well depending upon the board setup (for example, using the on-\/chip pull-\/ups).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
This function cannot be used to turn any pin into a S\+SI pin; but only configures an S\+SI pin for proper operation.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 769 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+Timer@{G\+P\+I\+O\+Pin\+Type\+Timer}}
\index{G\+P\+I\+O\+Pin\+Type\+Timer@{G\+P\+I\+O\+Pin\+Type\+Timer}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+Timer(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeTimer(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+Timer (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga6341356d101e6c1a727e95a754ef1b8b}{}\label{group__gpio__api_ga6341356d101e6c1a727e95a754ef1b8b}
Configures pin(s) for use by the Timer peripheral


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The C\+CP pins must be properly configured for the timer peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations might work as well depending upon the board setup (for example, using the on-\/chip pull-\/ups).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
This function cannot be used to turn any pin into a timer pin but only configures a timer pin for proper operation.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 810 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input@{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input}}
\index{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input@{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeUARTInput(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Input (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaffdea1cde494ce8a663f7f0e2a99ccac}{}\label{group__gpio__api_gaffdea1cde494ce8a663f7f0e2a99ccac}
Configures input pin(s) for use by the U\+A\+RT peripheral


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The U\+A\+RT input pins must be properly configured for the U\+A\+RT peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations might work as well depending upon the board setup (for example, using the on-\/chip pull-\/ups).

\begin{DoxyNote}{Note}
For P\+C0 through P\+C3 the function G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Hi\+Drive() should be used to configure these high drive pins.
\end{DoxyNote}
The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
This function cannot be used to turn any pin into a U\+A\+RT pin; but only configures a U\+A\+RT pin for proper operation.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 854 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output@{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output}}
\index{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output@{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPinTypeUARTOutput(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Type\+U\+A\+R\+T\+Output (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga00e80f359e709fbf10290957563e9244}{}\label{group__gpio__api_ga00e80f359e709fbf10290957563e9244}
Configures output pin(s) for use by the U\+A\+RT peripheral


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
The U\+A\+RT output pins must be properly configured for the U\+A\+RT peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations might work as well depending upon the board setup (for example, using the on-\/chip pull-\/ups).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
This function cannot be used to turn any pin into a U\+A\+RT pin; but only configures a U\+A\+RT pin for proper operation.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 896 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pin\+Write@{G\+P\+I\+O\+Pin\+Write}}
\index{G\+P\+I\+O\+Pin\+Write@{G\+P\+I\+O\+Pin\+Write}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pin\+Write(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins, uint8\+\_\+t ui8\+Val)}{GPIOPinWrite(uint32_t ui32Port, uint8_t ui8Pins, uint8_t ui8Val)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pin\+Write (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Val}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaa0605843a6c1e2e1724dc32183760ab6}{}\label{group__gpio__api_gaa0605843a6c1e2e1724dc32183760ab6}
Writes a value to the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s). \\
\hline
{\em ui8\+Val} & is the value to write to the pin(s).\\
\hline
\end{DoxyParams}
Writes the corresponding bit values to the output pin(s) specified by {\itshape ui8\+Pins}. Writing to a pin configured as an input pin has no effect.

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 619 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Port\+Int\+Register@{G\+P\+I\+O\+Port\+Int\+Register}}
\index{G\+P\+I\+O\+Port\+Int\+Register@{G\+P\+I\+O\+Port\+Int\+Register}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Port\+Int\+Register(uint32\+\_\+t ui32\+Port, void($\ast$pfn\+Handler)(void))}{GPIOPortIntRegister(uint32_t ui32Port, void(*pfnHandler)(void))}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Port\+Int\+Register (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf void}($\ast$)({\bf void})}]{pfn\+Handler}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga146e871769e5599dcbfbbe74115722a4}{}\label{group__gpio__api_ga146e871769e5599dcbfbbe74115722a4}
Registers an interrupt handler for a G\+P\+IO port


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em pfn\+Handler} & is a pointer to the G\+P\+IO port interrupt handling function.\\
\hline
\end{DoxyParams}
This function ensures that the interrupt handler specified by {\itshape pfn\+Handler} is called when an interrupt is detected from the selected G\+P\+IO port. This function also enables the corresponding G\+P\+IO interrupt in the interrupt controller; individual pin interrupts and interrupt sources must be enabled with \hyperlink{group__gpio__api_ga832dcfabffa2c2f81d8c9e0fc7a8eddb}{G\+P\+I\+O\+Pin\+Int\+Enable()}.

\begin{DoxySeeAlso}{See also}
\hyperlink{group__interrupt__api_ga0a32aafea7f4904d2a64ee18b45f96c9}{Int\+Register()} for important information about registering \hyperlink{_g_c_c_2_m_s_p430_f449_2port_8c_ae0992854bdba99f7b163894433c32aef}{interrupt} handlers.
\end{DoxySeeAlso}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 501 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Port\+Int\+Unregister@{G\+P\+I\+O\+Port\+Int\+Unregister}}
\index{G\+P\+I\+O\+Port\+Int\+Unregister@{G\+P\+I\+O\+Port\+Int\+Unregister}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Port\+Int\+Unregister(uint32\+\_\+t ui32\+Port)}{GPIOPortIntUnregister(uint32_t ui32Port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Port\+Int\+Unregister (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaafcc3cc1df892aa09e16e21c790fb2bc}{}\label{group__gpio__api_gaafcc3cc1df892aa09e16e21c790fb2bc}
Removes an interrupt handler for a G\+P\+IO port


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port.\\
\hline
\end{DoxyParams}
This function unregisters the interrupt handler for the specified G\+P\+IO port. This function also disables the corresponding G\+P\+IO port interrupt in the interrupt controller; individual G\+P\+IO interrupts and interrupt sources must be disabled with \hyperlink{group__gpio__api_gafe130f05c5c882ba1b11c7bdff172c48}{G\+P\+I\+O\+Pin\+Int\+Disable()}.

\begin{DoxySeeAlso}{See also}
\hyperlink{group__interrupt__api_ga0a32aafea7f4904d2a64ee18b45f96c9}{Int\+Register()} for important information about registering \hyperlink{_g_c_c_2_m_s_p430_f449_2port_8c_ae0992854bdba99f7b163894433c32aef}{interrupt} handlers.
\end{DoxySeeAlso}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 542 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Clear@{G\+P\+I\+O\+Pow\+Int\+Clear}}
\index{G\+P\+I\+O\+Pow\+Int\+Clear@{G\+P\+I\+O\+Pow\+Int\+Clear}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Clear(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPowIntClear(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pow\+Int\+Clear (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga5ab6595763c4d040bff3862784dfb77b}{}\label{group__gpio__api_ga5ab6595763c4d040bff3862784dfb77b}
Clears the power-\/up interrupt for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Clears the interrupt for the specified pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 1262 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Disable@{G\+P\+I\+O\+Pow\+Int\+Disable}}
\index{G\+P\+I\+O\+Pow\+Int\+Disable@{G\+P\+I\+O\+Pow\+Int\+Disable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Disable(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPowIntDisable(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pow\+Int\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gaa224fc9fa3565a968bdd49cdaa42cc80}{}\label{group__gpio__api_gaa224fc9fa3565a968bdd49cdaa42cc80}
Disables power-\/up interrupts for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Masks the interrupt for the specified pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 1140 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Enable@{G\+P\+I\+O\+Pow\+Int\+Enable}}
\index{G\+P\+I\+O\+Pow\+Int\+Enable@{G\+P\+I\+O\+Pow\+Int\+Enable}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Enable(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins)}{GPIOPowIntEnable(uint32_t ui32Port, uint8_t ui8Pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pow\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga3e72dadb25c421d27e4346e96a8014e1}{}\label{group__gpio__api_ga3e72dadb25c421d27e4346e96a8014e1}
Enables power-\/up interrupts for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s).\\
\hline
\end{DoxyParams}
Unmasks the interrupt for the specified pin(s).

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 1081 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Status@{G\+P\+I\+O\+Pow\+Int\+Status}}
\index{G\+P\+I\+O\+Pow\+Int\+Status@{G\+P\+I\+O\+Pow\+Int\+Status}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Status(uint32\+\_\+t ui32\+Port, bool b\+Masked)}{GPIOPowIntStatus(uint32_t ui32Port, bool bMasked)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Pow\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf bool}}]{b\+Masked}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gadadc7070b1732d344b2890b0d4a45681}{}\label{group__gpio__api_gadadc7070b1732d344b2890b0d4a45681}
Gets power-\/up interrupt status for the specified G\+P\+IO port


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em b\+Masked} & specifies whether masked or raw interrupt status is returned.\\
\hline
\end{DoxyParams}
If {\itshape b\+Masked} is set as {\bfseries true}, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

\begin{DoxyReturn}{Returns}
Returns a bit-\/packed byte, where each bit that is set identifies an active masked or raw interrupt, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on. Bits 31\+:8 should be ignored. 
\end{DoxyReturn}


Definition at line 1200 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Type\+Get@{G\+P\+I\+O\+Pow\+Int\+Type\+Get}}
\index{G\+P\+I\+O\+Pow\+Int\+Type\+Get@{G\+P\+I\+O\+Pow\+Int\+Type\+Get}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Type\+Get(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pin)}{GPIOPowIntTypeGet(uint32_t ui32Port, uint8_t ui8Pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+Pow\+Int\+Type\+Get (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pin}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_ga7c3716ecbe1843e670936a2abfd63398}{}\label{group__gpio__api_ga7c3716ecbe1843e670936a2abfd63398}
Gets the power-\/up interrupt type for a pin


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pin} & is the pin number.\\
\hline
\end{DoxyParams}
This function gets the interrupt type for a specified pin on the selected G\+P\+IO port. The pin can be configured as a falling edge, rising edge, or both edge detected interrupt, or it can be configured as a low level or high level detected interrupt. The type of interrupt detection mechanism is returned as an enumerated data type.

\begin{DoxyReturn}{Returns}
Returns one of the enumerated data types described for \hyperlink{group__gpio__api_gad98083fe7f4ce6c4e7daf004768dec1d}{G\+P\+I\+O\+Int\+Type\+Set()}. 
\end{DoxyReturn}


Definition at line 1014 of file gpio.\+c.

\index{Gpio\+\_\+api@{Gpio\+\_\+api}!G\+P\+I\+O\+Pow\+Int\+Type\+Set@{G\+P\+I\+O\+Pow\+Int\+Type\+Set}}
\index{G\+P\+I\+O\+Pow\+Int\+Type\+Set@{G\+P\+I\+O\+Pow\+Int\+Type\+Set}!Gpio\+\_\+api@{Gpio\+\_\+api}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+Pow\+Int\+Type\+Set(uint32\+\_\+t ui32\+Port, uint8\+\_\+t ui8\+Pins, uint32\+\_\+t ui32\+Int\+Type)}{GPIOPowIntTypeSet(uint32_t ui32Port, uint8_t ui8Pins, uint32_t ui32IntType)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} G\+P\+I\+O\+Pow\+Int\+Type\+Set (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{ui32\+Port, }
\item[{{\bf uint8\+\_\+t}}]{ui8\+Pins, }
\item[{{\bf uint32\+\_\+t}}]{ui32\+Int\+Type}
\end{DoxyParamCaption}
)}\hypertarget{group__gpio__api_gadf6a7664e1f109e2606e06d8651acfa3}{}\label{group__gpio__api_gadf6a7664e1f109e2606e06d8651acfa3}
Sets the power-\/up interrupt type for the specified pin(s)


\begin{DoxyParams}{Parameters}
{\em ui32\+Port} & is the base address of the G\+P\+IO port. \\
\hline
{\em ui8\+Pins} & is the bit-\/packed representation of the pin(s). \\
\hline
{\em ui32\+Int\+Type} & specifies type of power-\/up interrupt trigger mechanism.\\
\hline
\end{DoxyParams}
This function sets up the various interrupt trigger mechanisms for the specified pin(s) on the selected G\+P\+IO port.

The parameter {\itshape ui32\+Int\+Type} is an enumerated data type that can be one of the following values\+:


\begin{DoxyItemize}
\item {\bfseries G\+P\+I\+O\+\_\+\+P\+O\+W\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE} 
\item {\bfseries G\+P\+I\+O\+\_\+\+P\+O\+W\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE} 
\end{DoxyItemize}

The pin(s) are specified using a bit-\/packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents G\+P\+IO port pin 0, bit 1 represents G\+P\+IO port pin 1, and so on.

\begin{DoxyNote}{Note}
To avoid any spurious interrupts, the user must ensure that the G\+P\+IO inputs remain stable for the duration of this function.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 944 of file gpio.\+c.

