{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653213296022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653213296022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:54:55 2022 " "Processing started: Sun May 22 11:54:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653213296022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213296022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213296022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653213296215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653213296216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LAB2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2-rtl " "Found design unit 1: LAB2-rtl" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653213303849 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2 " "Found entity 1: LAB2" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653213303849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2 " "Elaborating entity \"LAB2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653213303888 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BB LAB2.vhd(29) " "VHDL Process Statement warning at LAB2.vhd(29): inferring latch(es) for signal or variable \"BB\", which holds its previous value in one or more paths through the process" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653213303894 "|LAB2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BC LAB2.vhd(29) " "VHDL Process Statement warning at LAB2.vhd(29): inferring latch(es) for signal or variable \"BC\", which holds its previous value in one or more paths through the process" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653213303895 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[0\] LAB2.vhd(29) " "Inferred latch for \"BC\[0\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303898 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[1\] LAB2.vhd(29) " "Inferred latch for \"BC\[1\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303898 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[2\] LAB2.vhd(29) " "Inferred latch for \"BC\[2\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[3\] LAB2.vhd(29) " "Inferred latch for \"BC\[3\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[4\] LAB2.vhd(29) " "Inferred latch for \"BC\[4\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[5\] LAB2.vhd(29) " "Inferred latch for \"BC\[5\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[6\] LAB2.vhd(29) " "Inferred latch for \"BC\[6\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[7\] LAB2.vhd(29) " "Inferred latch for \"BC\[7\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[8\] LAB2.vhd(29) " "Inferred latch for \"BC\[8\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[9\] LAB2.vhd(29) " "Inferred latch for \"BC\[9\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[10\] LAB2.vhd(29) " "Inferred latch for \"BC\[10\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[11\] LAB2.vhd(29) " "Inferred latch for \"BC\[11\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[12\] LAB2.vhd(29) " "Inferred latch for \"BC\[12\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[13\] LAB2.vhd(29) " "Inferred latch for \"BC\[13\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[14\] LAB2.vhd(29) " "Inferred latch for \"BC\[14\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BC\[15\] LAB2.vhd(29) " "Inferred latch for \"BC\[15\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[0\] LAB2.vhd(29) " "Inferred latch for \"BB\[0\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[1\] LAB2.vhd(29) " "Inferred latch for \"BB\[1\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303899 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[2\] LAB2.vhd(29) " "Inferred latch for \"BB\[2\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[3\] LAB2.vhd(29) " "Inferred latch for \"BB\[3\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[4\] LAB2.vhd(29) " "Inferred latch for \"BB\[4\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[5\] LAB2.vhd(29) " "Inferred latch for \"BB\[5\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[6\] LAB2.vhd(29) " "Inferred latch for \"BB\[6\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[7\] LAB2.vhd(29) " "Inferred latch for \"BB\[7\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[8\] LAB2.vhd(29) " "Inferred latch for \"BB\[8\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[9\] LAB2.vhd(29) " "Inferred latch for \"BB\[9\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[10\] LAB2.vhd(29) " "Inferred latch for \"BB\[10\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[11\] LAB2.vhd(29) " "Inferred latch for \"BB\[11\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[12\] LAB2.vhd(29) " "Inferred latch for \"BB\[12\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[13\] LAB2.vhd(29) " "Inferred latch for \"BB\[13\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[14\] LAB2.vhd(29) " "Inferred latch for \"BB\[14\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BB\[15\] LAB2.vhd(29) " "Inferred latch for \"BB\[15\]\" at LAB2.vhd(29)" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213303900 "|LAB2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[0\]\$latch " "Latch BB\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[1\]\$latch " "Latch BB\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[2\]\$latch " "Latch BB\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[3\]\$latch " "Latch BB\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[4\]\$latch " "Latch BB\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[5\]\$latch " "Latch BB\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[6\]\$latch " "Latch BB\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[7\]\$latch " "Latch BB\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[8\]\$latch " "Latch BB\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[9\]\$latch " "Latch BB\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[10\]\$latch " "Latch BB\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[11\]\$latch " "Latch BB\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[12\]\$latch " "Latch BB\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[13\]\$latch " "Latch BB\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[14\]\$latch " "Latch BB\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BB\[15\]\$latch " "Latch BB\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbb\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbb\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[0\]\$latch " "Latch BC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304591 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[1\]\$latch " "Latch BC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[2\]\$latch " "Latch BC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[3\]\$latch " "Latch BC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[4\]\$latch " "Latch BC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[5\]\$latch " "Latch BC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[6\]\$latch " "Latch BC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[7\]\$latch " "Latch BC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[8\]\$latch " "Latch BC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[9\]\$latch " "Latch BC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[10\]\$latch " "Latch BC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[11\]\$latch " "Latch BC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[12\]\$latch " "Latch BC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[13\]\$latch " "Latch BC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[14\]\$latch " "Latch BC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[1\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[1\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BC\[15\]\$latch " "Latch BC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sbc\[2\] " "Ports D and ENA on the latch are fed by the same signal Sbc\[2\]" {  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653213304592 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653213304592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653213304780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653213308404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653213308404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "910 " "Implemented 910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653213308472 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653213308472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653213308472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653213308472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653213308479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:55:08 2022 " "Processing ended: Sun May 22 11:55:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653213308479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653213308479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653213308479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653213308479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653213309856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653213309857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:55:09 2022 " "Processing started: Sun May 22 11:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653213309857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653213309857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653213309857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653213309887 ""}
{ "Info" "0" "" "Project  = LAB2" {  } {  } 0 0 "Project  = LAB2" 0 0 "Fitter" 0 0 1653213309888 ""}
{ "Info" "0" "" "Revision = LAB2" {  } {  } 0 0 "Revision = LAB2" 0 0 "Fitter" 0 0 1653213309888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653213309983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653213309984 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB2 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"LAB2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653213309995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653213310065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653213310065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653213310488 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653213310493 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653213310541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653213310541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653213310541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653213310541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653213310541 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653213310546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653213310546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653213310546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653213310546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653213310546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653213310546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653213310548 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "147 147 " "No exact pin location assignment(s) for 147 pins of 147 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653213311829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653213312192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB2.sdc " "Synopsys Design Constraints File file not found: 'LAB2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653213312193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653213312193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653213312201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653213312201 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653213312201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653213312284 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653213312284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux400~1  " "Automatically promoted node Mux400~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653213312284 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653213312284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux417~1  " "Automatically promoted node Mux417~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653213312284 ""}  } { { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653213312284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653213312589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653213312590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653213312590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653213312592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653213312595 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653213312597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653213312597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653213312598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653213312654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653213312655 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653213312655 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "146 unused 2.5V 49 97 0 " "Number of I/O pins in group: 146 (unused VREF, 2.5V VCCIO, 49 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653213312659 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653213312659 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653213312659 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653213312662 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653213312662 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653213312662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653213312978 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653213312981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653213315693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653213315947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653213316004 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653213332422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653213332423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653213332907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X82_Y80 X93_Y91 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X82_Y80 to location X93_Y91" {  } { { "loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X82_Y80 to location X93_Y91"} { { 12 { 0 ""} 82 80 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653213338600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653213338600 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1653213350523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653213379631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653213379631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653213379635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653213379797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653213379812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653213380214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653213380215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653213380582 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653213381659 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V W15 " "Pin clk uses I/O standard 2.5 V at W15" {  } { { "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { clk } } } { "LAB2.vhd" "" { Text "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/LAB2.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653213382398 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1653213382398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/output_files/LAB2.fit.smsg " "Generated suppressed messages file /home/ask/ASK_NIESTACJONARNE/Dutka_Fryt/LAB2/output_files/LAB2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653213382486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1682 " "Peak virtual memory: 1682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653213382809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:56:22 2022 " "Processing ended: Sun May 22 11:56:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653213382809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653213382809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653213382809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653213382809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653213384181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653213384181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:56:24 2022 " "Processing started: Sun May 22 11:56:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653213384181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653213384181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653213384181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653213384439 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653213387755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653213387883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653213388208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:56:28 2022 " "Processing ended: Sun May 22 11:56:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653213388208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653213388208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653213388208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653213388208 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653213388881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653213389582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653213389582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:56:29 2022 " "Processing started: Sun May 22 11:56:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653213389582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653213389582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB2 -c LAB2 " "Command: quartus_sta LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653213389582 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653213389617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653213389699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653213389699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213389778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213389778 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653213390345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB2.sdc " "Synopsys Design Constraints File file not found: 'LAB2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653213390364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213390364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653213390366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sbb\[1\] Sbb\[1\] " "create_clock -period 1.000 -name Sbb\[1\] Sbb\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653213390366 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sbc\[1\] Sbc\[1\] " "create_clock -period 1.000 -name Sbc\[1\] Sbc\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653213390366 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653213390366 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653213390370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653213390371 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653213390372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653213390379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653213390407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653213390407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.681 " "Worst-case setup slack is -5.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.681             -70.694 Sbc\[1\]  " "   -5.681             -70.694 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.650             -70.087 Sbb\[1\]  " "   -5.650             -70.087 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981            -183.346 clk  " "   -2.981            -183.346 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213390407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.801 " "Worst-case hold slack is -1.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801              -4.675 Sbb\[1\]  " "   -1.801              -4.675 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -1.782 Sbc\[1\]  " "   -0.818              -1.782 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 clk  " "    0.540               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213390411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213390411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213390412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -483.000 clk  " "   -3.000            -483.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbb\[1\]  " "   -3.000              -3.000 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbc\[1\]  " "   -3.000              -3.000 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213390413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213390413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653213390466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653213390493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653213390949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653213391027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653213391036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653213391036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.301 " "Worst-case setup slack is -5.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301             -65.471 Sbb\[1\]  " "   -5.301             -65.471 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.280             -65.702 Sbc\[1\]  " "   -5.280             -65.702 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669            -153.151 clk  " "   -2.669            -153.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.674 " "Worst-case hold slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674              -4.600 Sbb\[1\]  " "   -1.674              -4.600 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768              -1.927 Sbc\[1\]  " "   -0.768              -1.927 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 clk  " "    0.490               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213391046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213391048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -483.000 clk  " "   -3.000            -483.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbb\[1\]  " "   -3.000              -3.000 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbc\[1\]  " "   -3.000              -3.000 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391051 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653213391117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653213391228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653213391231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653213391231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.469 " "Worst-case setup slack is -2.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.469             -27.601 Sbc\[1\]  " "   -2.469             -27.601 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -26.843 Sbb\[1\]  " "   -2.373             -26.843 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034             -44.446 clk  " "   -1.034             -44.446 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.024 " "Worst-case hold slack is -1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -3.671 Sbb\[1\]  " "   -1.024              -3.671 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -1.605 Sbc\[1\]  " "   -0.478              -1.605 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clk  " "    0.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213391243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653213391247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -331.923 clk  " "   -3.000            -331.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbb\[1\]  " "   -3.000              -3.000 Sbb\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sbc\[1\]  " "   -3.000              -3.000 Sbc\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653213391250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653213391250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653213391876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653213391883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653213391961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:56:31 2022 " "Processing ended: Sun May 22 11:56:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653213391961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653213391961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653213391961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653213391961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653213392712 ""}
