

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Fri Sep 16 23:43:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12289|    12289|  40.959 us|  40.959 us|  12289|  12289|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1   |    12288|    12288|        12|          -|          -|  1024|        no|
        | + D_drain_IO_L3_out_serialize_x0_loop_2  |        8|        8|         2|          -|          -|     4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:12035]   --->   Operation 8 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_1 = getelementptr i128 %mem_data_split_V, i64 0, i64 3"   --->   Operation 9 'getelementptr' 'mem_data_split_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_2 = getelementptr i128 %mem_data_split_V, i64 0, i64 2"   --->   Operation 10 'getelementptr' 'mem_data_split_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_3 = getelementptr i128 %mem_data_split_V, i64 0, i64 1"   --->   Operation 11 'getelementptr' 'mem_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i128 %mem_data_split_V, i64 0, i64 0"   --->   Operation 12 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln12031 = br void" [./dut.cpp:12031]   --->   Operation 13 'br' 'br_ln12031' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_2, void"   --->   Operation 14 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%i_V_2 = add i11 %i_V, i11 1"   --->   Operation 15 'add' 'i_V_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 16 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln12031 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12031]   --->   Operation 18 'br' 'br_ln12031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln12035 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1148" [./dut.cpp:12035]   --->   Operation 19 'specloopname' 'specloopname_ln12035' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln12036 = br void" [./dut.cpp:12036]   --->   Operation 20 'br' 'br_ln12036' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln12043 = ret" [./dut.cpp:12043]   --->   Operation 21 'ret' 'ret_ln12043' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_V = phi i3 %add_ln691, void %.split, i3 0, void %.split7"   --->   Operation 22 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %p_V, i3 1"   --->   Operation 23 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %p_V"   --->   Operation 24 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.49ns)   --->   "%icmp_ln878_2 = icmp_eq  i3 %p_V, i3 4"   --->   Operation 25 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12036 = br i1 %icmp_ln878_2, void %.split, void" [./dut.cpp:12036]   --->   Operation 27 'br' 'br_ln12036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.73ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 28 'load' 'v2_V' <Predicate = (icmp_ln878_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_3 : Operation 29 [2/2] (0.73ns)   --->   "%v2_V_914 = load i2 %mem_data_split_V_addr_3"   --->   Operation 29 'load' 'v2_V_914' <Predicate = (icmp_ln878_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%tmp_104 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_104' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i128 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:12038]   --->   Operation 32 'getelementptr' 'mem_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.73ns)   --->   "%store_ln12038 = store i128 %tmp_104, i2 %mem_data_split_V_addr" [./dut.cpp:12038]   --->   Operation 33 'store' 'store_ln12038' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.73>
ST_5 : Operation 35 [1/2] (0.73ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 35 'load' 'v2_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 36 [1/2] (0.73ns)   --->   "%v2_V_914 = load i2 %mem_data_split_V_addr_3"   --->   Operation 36 'load' 'v2_V_914' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%v2_V_915 = load i2 %mem_data_split_V_addr_2"   --->   Operation 37 'load' 'v2_V_915' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%v1_V = load i2 %mem_data_split_V_addr_1"   --->   Operation 38 'load' 'v1_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 6 <SV = 4> <Delay = 1.93>
ST_6 : Operation 39 [1/2] (0.73ns)   --->   "%v2_V_915 = load i2 %mem_data_split_V_addr_2"   --->   Operation 39 'load' 'v2_V_915' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 40 [1/2] (0.73ns)   --->   "%v1_V = load i2 %mem_data_split_V_addr_1"   --->   Operation 40 'load' 'v1_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %v1_V, i128 %v2_V_915, i128 %v2_V_914, i128 %v2_V"   --->   Operation 41 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 42 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i512 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12041]   --->   Operation 43 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.20ns)   --->   "%store_ln12041 = store i512 %p_Result_s, i10 %D_addr" [./dut.cpp:12041]   --->   Operation 44 'store' 'store_ln12041' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [11]  (0.387 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [11]  (0 ns)
	'add' operation ('i.V') [12]  (0.735 ns)

 <State 3>: 0.73ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:12035 [33]  (0.73 ns)

 <State 4>: 1.95ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L3_out_serialize_x04' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [28]  (1.22 ns)
	'store' operation ('store_ln12038', ./dut.cpp:12038) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'mem_data_split.V', ./dut.cpp:12035 [30]  (0.73 ns)

 <State 5>: 0.73ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:12035 [33]  (0.73 ns)

 <State 6>: 1.93ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:12035 [35]  (0.73 ns)
	'store' operation ('store_ln12041', ./dut.cpp:12041) of variable '__Result__' on array 'D' [40]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
