{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667165318214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667165318214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:28:38 2022 " "Processing started: Sun Oct 30 15:28:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667165318214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165318214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165318214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667165318421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667165318421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UAritmetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UAritmetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAritmetica-Aritmetica " "Found design unit 1: UAritmetica-Aritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332035 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAritmetica " "Found entity 1: UAritmetica" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador-Mult " "Found design unit 1: Multiplicador-Mult" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logicas-ArqLogicas " "Found design unit 1: Logicas-ArqLogicas" {  } { { "Logicas.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Logicas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logicas " "Found entity 1: Logicas" {  } { { "Logicas.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Logicas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_wF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_wF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_wF-Adder_wF " "Found design unit 1: Full_Adder_wF-Adder_wF" {  } { { "Full_adder_wF.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_wF " "Found entity 1: Full_Adder_wF" {  } { { "Full_adder_wF.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_adder_Five.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_adder_Five.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Five-Adder_F " "Found design unit 1: Full_Adder_Five-Adder_F" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Five " "Found entity 1: Full_Adder_Five" {  } { { "Full_adder_Five.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_Five.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fadder-FullA " "Found design unit 1: Fadder-FullA" {  } { { "Fadder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Fadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fadder " "Found entity 1: Fadder" {  } { { "Fadder.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Fadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorFrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrecuencia-divFre " "Found design unit 1: divisorFrecuencia-divFre" {  } { { "divisorFrecuencia.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/divisorFrecuencia.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrecuencia " "Found entity 1: divisorFrecuencia" {  } { { "divisorFrecuencia.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/divisorFrecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelShifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelShifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifters-shifters " "Found design unit 1: barrelShifters-shifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332040 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifters " "Found entity 1: barrelShifters" {  } { { "barrelShifters.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/barrelShifters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica1alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica1alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica1alu " "Found entity 1: practica1alu" {  } { { "practica1alu.bdf" "" { Schematic "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/practica1alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667165332040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UAritmetica " "Elaborating entity \"UAritmetica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667165332094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Prime UAritmetica.vhd(64) " "VHDL Process Statement warning at UAritmetica.vhd(64): signal \"S_Prime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry1 UAritmetica.vhd(65) " "VHDL Process Statement warning at UAritmetica.vhd(65): signal \"Carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow1 UAritmetica.vhd(66) " "VHDL Process Statement warning at UAritmetica.vhd(66): signal \"Overflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero1 UAritmetica.vhd(67) " "VHDL Process Statement warning at UAritmetica.vhd(67): signal \"Zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum1 UAritmetica.vhd(68) " "VHDL Process Statement warning at UAritmetica.vhd(68): signal \"Sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout1 UAritmetica.vhd(69) " "VHDL Process Statement warning at UAritmetica.vhd(69): signal \"Cout1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Prime_2 UAritmetica.vhd(73) " "VHDL Process Statement warning at UAritmetica.vhd(73): signal \"S_Prime_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry2 UAritmetica.vhd(74) " "VHDL Process Statement warning at UAritmetica.vhd(74): signal \"Carry2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow2 UAritmetica.vhd(75) " "VHDL Process Statement warning at UAritmetica.vhd(75): signal \"Overflow2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero2 UAritmetica.vhd(76) " "VHDL Process Statement warning at UAritmetica.vhd(76): signal \"Zero2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum2 UAritmetica.vhd(77) " "VHDL Process Statement warning at UAritmetica.vhd(77): signal \"Sum2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout2 UAritmetica.vhd(78) " "VHDL Process Statement warning at UAritmetica.vhd(78): signal \"Cout2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_Temp UAritmetica.vhd(82) " "VHDL Process Statement warning at UAritmetica.vhd(82): signal \"S_Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Carry3 UAritmetica.vhd(83) " "VHDL Process Statement warning at UAritmetica.vhd(83): signal \"Carry3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Overflow3 UAritmetica.vhd(84) " "VHDL Process Statement warning at UAritmetica.vhd(84): signal \"Overflow3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero3 UAritmetica.vhd(85) " "VHDL Process Statement warning at UAritmetica.vhd(85): signal \"Zero3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum3 UAritmetica.vhd(86) " "VHDL Process Statement warning at UAritmetica.vhd(86): signal \"Sum3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cout3 UAritmetica.vhd(87) " "VHDL Process Statement warning at UAritmetica.vhd(87): signal \"Cout3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UAritmetica.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667165332096 "|UAritmetica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_wF Full_Adder_wF:Suma " "Elaborating entity \"Full_Adder_wF\" for hierarchy \"Full_Adder_wF:Suma\"" {  } { { "UAritmetica.vhd" "Suma" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667165332097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fadder Full_Adder_wF:Suma\|Fadder:Sum1 " "Elaborating entity \"Fadder\" for hierarchy \"Full_Adder_wF:Suma\|Fadder:Sum1\"" {  } { { "Full_adder_wF.vhd" "Sum1" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Full_adder_wF.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667165332099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:Mul " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:Mul\"" {  } { { "UAritmetica.vhd" "Mul" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667165332104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SF Multiplicador.vhd(18) " "Verilog HDL or VHDL warning at Multiplicador.vhd(18): object \"SF\" assigned a value but never read" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667165332106 "|UAritmetica|Multiplicador:Mul"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 Multiplicador.vhd(75) " "VHDL expression error at Multiplicador.vhd(75): expression has 4 elements, but must have 5 elements" {  } { { "Multiplicador.vhd" "" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/Multiplicador.vhd" 75 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1667165332108 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Multiplicador:Mul " "Can't elaborate user hierarchy \"Multiplicador:Mul\"" {  } { { "UAritmetica.vhd" "Mul" { Text "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/Practica1/UAritmetica.vhd" 57 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667165332108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667165332236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 30 15:28:52 2022 " "Processing ended: Sun Oct 30 15:28:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667165332236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667165332236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667165332236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332236 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667165332943 ""}
