diff -Nur linux-3.10.14-p112871.bak/arch/mips/ralink/cmdline.c linux-3.10.14-p112871/arch/mips/ralink/cmdline.c
--- linux-3.10.14-p112871.bak/arch/mips/ralink/cmdline.c	2017-07-10 02:59:06.343447662 -0700
+++ linux-3.10.14-p112871/arch/mips/ralink/cmdline.c	2017-07-10 02:37:28.090303605 -0700
@@ -43,7 +43,7 @@
 
 #if defined (CONFIG_RT2880_ROOTFS_IN_FLASH)
 #ifdef CONFIG_SYSFS
-char rt2880_cmdline[]="console=ttyS1,57600n8 root=/dev/mtdblock5";
+char rt2880_cmdline[]="console=ttyS2,230400n8 root=/dev/mtdblock5";
 #else
 char rt2880_cmdline[]="console=ttyS1,57600n8 root=1f05";
 #endif
diff -Nur linux-3.10.14-p112871.bak/arch/mips/ralink/init.c linux-3.10.14-p112871/arch/mips/ralink/init.c
--- linux-3.10.14-p112871.bak/arch/mips/ralink/init.c	2017-07-10 02:59:06.343447662 -0700
+++ linux-3.10.14-p112871/arch/mips/ralink/init.c	2017-07-10 02:37:27.898303479 -0700
@@ -635,7 +635,7 @@
 ** To get the correct baud_base value, prom_init_sysclk() must be called before
 ** this function is called.
 */
-static struct uart_port serial_req[2];
+static struct uart_port serial_req[3];
 __init int prom_init_serial_port(void)
 {
 
@@ -647,7 +647,7 @@
 
   serial_req[0].type       = PORT_16550A;
   serial_req[0].line       = 0;
-  serial_req[0].irq        = SURFBOARDINT_UART;
+  serial_req[0].irq        = SURFBOARDINT_UART_LITE1;
   serial_req[0].flags      = UPF_FIXED_TYPE;
 #if defined (CONFIG_RALINK_RT3883) || defined (CONFIG_RALINK_RT3352) ||  defined (CONFIG_RALINK_RT5350) || defined (CONFIG_RALINK_RT6855) || defined (CONFIG_RALINK_MT7620) || defined (CONFIG_RALINK_MT7628)
   serial_req[0].uartclk    = 40000000;
@@ -663,12 +663,12 @@
   serial_req[0].iotype     = UPIO_AU;
 #endif
   serial_req[0].regshift   = 2;
-  serial_req[0].mapbase    = RALINK_UART_BASE;
-  serial_req[0].membase    = ioremap_nocache(RALINK_UART_BASE, PAGE_SIZE);
+  serial_req[0].mapbase    = RALINK_UART_LITE1_BASE;
+  serial_req[0].membase    = ioremap_nocache(RALINK_UART_LITE1_BASE, PAGE_SIZE);
 
   serial_req[1].type       = PORT_16550A;
   serial_req[1].line       = 1;
-  serial_req[1].irq        = SURFBOARDINT_UART1;
+  serial_req[1].irq        = SURFBOARDINT_UART_LITE2;
   serial_req[1].flags      = UPF_FIXED_TYPE;
 #if defined (CONFIG_RALINK_RT3883) || defined (CONFIG_RALINK_RT3352) ||  defined (CONFIG_RALINK_RT5350) || defined (CONFIG_RALINK_RT6855) || defined (CONFIG_RALINK_MT7620) || defined (CONFIG_RALINK_MT7628)
   serial_req[1].uartclk    = 40000000;
@@ -684,11 +684,34 @@
   serial_req[1].iotype     = UPIO_AU;
 #endif
   serial_req[1].regshift   = 2;
-  serial_req[1].mapbase    = RALINK_UART_LITE_BASE;
-  serial_req[1].membase    = ioremap_nocache(RALINK_UART_LITE_BASE, PAGE_SIZE);
+  serial_req[1].mapbase    = RALINK_UART_LITE2_BASE;
+  serial_req[1].membase    = ioremap_nocache(RALINK_UART_LITE2_BASE, PAGE_SIZE);
+
+  serial_req[2].type       = PORT_16550A;
+  serial_req[2].line       = 2;
+  serial_req[2].irq        = SURFBOARDINT_UART_LITE3;
+  serial_req[2].flags      = UPF_FIXED_TYPE;
+#if defined (CONFIG_RALINK_RT3883) || defined (CONFIG_RALINK_RT3352) ||  defined (CONFIG_RALINK_RT5350) || defined (CONFIG_RALINK_RT6855) || defined (CONFIG_RALINK_MT7620) || defined (CONFIG_RALINK_MT7628)
+  serial_req[2].uartclk    = 40000000;
+#elif defined (CONFIG_RALINK_MT7621)
+  serial_req[2].uartclk    = 50000000;
+#else
+  serial_req[2].uartclk    = surfboard_sysclk;
+#endif
+
+#if defined (CONFIG_RALINK_MT7621) || defined (CONFIG_RALINK_MT7628)
+  serial_req[2].iotype     = UPIO_MEM32;
+#else
+  serial_req[2].iotype     = UPIO_AU;
+#endif
+  serial_req[2].regshift   = 2;
+  serial_req[2].mapbase    = RALINK_UART_LITE3_BASE;
+  serial_req[2].membase    = ioremap_nocache(RALINK_UART_LITE3_BASE, PAGE_SIZE);
+
 
   early_serial_setup(&serial_req[0]);
   early_serial_setup(&serial_req[1]);
+  early_serial_setup(&serial_req[2]);
 
   return(0);
 }
@@ -751,6 +774,12 @@
         DLM(RALINK_SYSCTL_BASE + 0x500) = clock_divisor >> 8;
         LCR(RALINK_SYSCTL_BASE + 0x500) = UART_LCR_WLEN8;
 #endif
+        IER(RALINK_SYSCTL_BASE + 0xE00) = 0;
+        FCR(RALINK_SYSCTL_BASE + 0xE00) = 0;
+        LCR(RALINK_SYSCTL_BASE + 0xE00) = (UART_LCR_WLEN8 | UART_LCR_DLAB);
+        DLL(RALINK_SYSCTL_BASE + 0xE00) = clock_divisor & 0xff;
+        DLM(RALINK_SYSCTL_BASE + 0xE00) = clock_divisor >> 8;
+        LCR(RALINK_SYSCTL_BASE + 0xE00) = UART_LCR_WLEN8;
 }
 
 
diff -Nur linux-3.10.14-p112871.bak/drivers/char/ralink_gpio.c linux-3.10.14-p112871/drivers/char/ralink_gpio.c
--- linux-3.10.14-p112871.bak/drivers/char/ralink_gpio.c	2017-07-10 02:59:20.095406683 -0700
+++ linux-3.10.14-p112871/drivers/char/ralink_gpio.c	2017-07-10 02:38:13.582588858 -0700
@@ -2492,6 +2492,7 @@
 	gpiomode &= ~0x2000;  //clear bit[13] WLAN_LED
 #endif
 	gpiomode |= RALINK_GPIOMODE_DFT;
+	gpiomode &=~(0x03<<26);  //clear bit[27][26] uart2
 	*(volatile u32 *)(RALINK_REG_GPIOMODE) = cpu_to_le32(gpiomode);
 
 	//enable gpio interrupt
diff -Nur linux-3.10.14-p112871.bak/drivers/char/ralink_gpio.h linux-3.10.14-p112871/drivers/char/ralink_gpio.h
--- linux-3.10.14-p112871.bak/drivers/char/ralink_gpio.h	2017-07-10 02:59:20.131406600 -0700
+++ linux-3.10.14-p112871/drivers/char/ralink_gpio.h	2017-07-10 02:38:14.270595114 -0700
@@ -479,7 +479,7 @@
 #define RALINK_GPIOMODE_SPI_SLAVE	0x4
 #define RALINK_GPIOMODE_SPI_CS1		0x10
 #define RALINK_GPIOMODE_I2S		0x40
-#define RALINK_GPIOMODE_UART1		0x100
+#define RALINK_GPIOMODE_UART1		0x000
 #define RALINK_GPIOMODE_SDXC		0x400
 #define RALINK_GPIOMODE_SPI		0x1000
 #define RALINK_GPIOMODE_WDT		0x4000
@@ -489,8 +489,8 @@
 #define RALINK_GPIOMODE_EPHY		0x40000
 #define RALINK_GPIOMODE_P0LED		0x100000
 #define RALINK_GPIOMODE_WLED		0x400000
-#define RALINK_GPIOMODE_UART2		0x1000000
-#define RALINK_GPIOMODE_UART3		0x4000000
+#define RALINK_GPIOMODE_UART2		0x0000000
+#define RALINK_GPIOMODE_UART3		0x0000000
 #define RALINK_GPIOMODE_PWM0		0x10000000
 #define RALINK_GPIOMODE_PWM1		0x40000000
 
@@ -505,7 +505,7 @@
 #elif defined (CONFIG_RALINK_MT7620)
 #define RALINK_GPIOMODE_DFT		(RALINK_GPIOMODE_I2C)
 #elif defined (CONFIG_RALINK_MT7628)
-#define RALINK_GPIOMODE_DFT		(RALINK_GPIOMODE_UART2 | RALINK_GPIOMODE_UART3) | (RALINK_GPIOMODE_SPI_CS1) | (RALINK_GPIOMODE_WDT) 
+#define RALINK_GPIOMODE_DFT		(RALINK_GPIOMODE_UART2 | RALINK_GPIOMODE_UART2 | RALINK_GPIOMODE_UART3) | (RALINK_GPIOMODE_SPI_CS1 | RALINK_GPIOMODE_SPI_SLAVE) | (RALINK_GPIOMODE_WDT) 
 #else
 #define RALINK_GPIOMODE_DFT             (RALINK_GPIOMODE_UARTF)
 #endif
