<block name="/home/ubuntu/RASP_Workspace/Class/DAC-ADC1.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		net1_1 
	</inputs>

	<outputs>
		out:out_mite_adc 
	</outputs>

	<clocks>
		
	</clocks>

	<block name="out:out_mite_adc" instance="io[0]" mode="outpad">
		<inputs>
			<port name="outpad">out_mite_adc </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:out_mite_adc" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out_mite_adc" instance="cab2[1]" mode="cab2">
		<inputs>
			<port name="I">open net1_1 open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">meas_volt_mite[1].out[0]->crossbar  open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="gnd">open </port>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ota_buffer[0]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="tgate[1]"/>
		<block name="open" instance="tgate[2]"/>
		<block name="open" instance="cap2[0]"/>
		<block name="open" instance="cap2[1]"/>
		<block name="open" instance="cap2[2]"/>
		<block name="open" instance="ota2[0]"/>
		<block name="open" instance="meas_volt_mite[0]"/>
		<block name="out_mite_adc" instance="meas_volt_mite[1]">
			<inputs>
				<port name="in">cab2.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">out_mite_adc </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
		<block name="open" instance="current_ref[0]"/>
		<block name="open" instance="tgate2[0]"/>
		<block name="open" instance="tgate2[1]"/>
		<block name="open" instance="tgate2[2]"/>
		<block name="open" instance="mite[0]"/>
		<block name="open" instance="mite[1]"/>
		<block name="open" instance="mite[2]"/>
		<block name="open" instance="mite2[0]"/>
		<block name="open" instance="mite2[1]"/>
		<block name="open" instance="mult[0]"/>
		<block name="open" instance="mult[1]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
	</block>
	<block name="net1_1" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="net1_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net1_1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

