;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SUB #12, @20
	DJN -1, @-20
	SUB #12, @20
	CMP @100, @23
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	CMP -1, <-20
	DAT #10, #-2
	SUB #12, @20
	SUB @121, 103
	SUB @121, 103
	CMP #12, @20
	CMP -207, <-120
	CMP <30, <2
	SUB #12, @20
	CMP #12, @20
	SUB <-1, <-20
	ADD 100, @200
	ADD 100, @200
	SUB -207, <-120
	DAT <30, #2
	SUB @121, 170
	DAT #-7, #-120
	DAT #-7, #-120
	SUB @121, 170
	CMP @10, -20
	CMP @-127, 100
	DAT <-1, #-20
	ADD @121, 106
	ADD @121, 106
	CMP -207, <-120
	DAT <30, #2
	SPL @300, 90
	SUB -7, <-120
	ADD @10, -20
	DAT #-127, #100
	SPL 0, <402
	SPL 0, <402
	DAT #-927, #700
	JMN <-927, 700
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-620
