
RGB_TEST_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a74  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a04c  08004c58  08004c58  00014c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eca4  0800eca4  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  0800eca4  0800eca4  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800eca4  0800eca4  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eca4  0800eca4  0001eca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eca8  0800eca8  0001eca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800ecac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db8  20000028  0800ecd4  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000de0  0800ecd4  00020de0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001122f  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c9e  00000000  00000000  00031280  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010a8  00000000  00000000  00033f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f40  00000000  00000000  00034fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000175fe  00000000  00000000  00035f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ddb4  00000000  00000000  0004d506  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00081a7e  00000000  00000000  0005b2ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dcd38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004418  00000000  00000000  000dcdb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000028 	.word	0x20000028
 8000200:	00000000 	.word	0x00000000
 8000204:	08004c40 	.word	0x08004c40

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000002c 	.word	0x2000002c
 8000220:	08004c40 	.word	0x08004c40

08000224 <crc_check>:
uint32	rxd_ok=0;
uint32	rxd_err=0;


void crc_check(uchar *ptr,uchar len)	//	CRC16  多项式： X^16+X^15+X^2+1
{
 8000224:	b480      	push	{r7}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	460b      	mov	r3, r1
 800022e:	70fb      	strb	r3, [r7, #3]
	uint crc=0xffff;
 8000230:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000234:	60fb      	str	r3, [r7, #12]
	uchar i_crc,j_crc;
	for(i_crc=0;i_crc<len;i_crc++)
 8000236:	2300      	movs	r3, #0
 8000238:	72fb      	strb	r3, [r7, #11]
 800023a:	e023      	b.n	8000284 <crc_check+0x60>
	{
		crc^=ptr[i_crc];
 800023c:	7afb      	ldrb	r3, [r7, #11]
 800023e:	687a      	ldr	r2, [r7, #4]
 8000240:	4413      	add	r3, r2
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	461a      	mov	r2, r3
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	4053      	eors	r3, r2
 800024a:	60fb      	str	r3, [r7, #12]
		for(j_crc=0;j_crc<8;j_crc++)
 800024c:	2300      	movs	r3, #0
 800024e:	72bb      	strb	r3, [r7, #10]
 8000250:	e012      	b.n	8000278 <crc_check+0x54>
		{
			if(crc&0x0001)
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	f003 0301 	and.w	r3, r3, #1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d007      	beq.n	800026c <crc_check+0x48>
				crc=(crc>>1)^0xA001;	//0xA001
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	085b      	lsrs	r3, r3, #1
 8000260:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 8000264:	f083 0301 	eor.w	r3, r3, #1
 8000268:	60fb      	str	r3, [r7, #12]
 800026a:	e002      	b.n	8000272 <crc_check+0x4e>
			else
				crc=crc>>1;
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	085b      	lsrs	r3, r3, #1
 8000270:	60fb      	str	r3, [r7, #12]
		for(j_crc=0;j_crc<8;j_crc++)
 8000272:	7abb      	ldrb	r3, [r7, #10]
 8000274:	3301      	adds	r3, #1
 8000276:	72bb      	strb	r3, [r7, #10]
 8000278:	7abb      	ldrb	r3, [r7, #10]
 800027a:	2b07      	cmp	r3, #7
 800027c:	d9e9      	bls.n	8000252 <crc_check+0x2e>
	for(i_crc=0;i_crc<len;i_crc++)
 800027e:	7afb      	ldrb	r3, [r7, #11]
 8000280:	3301      	adds	r3, #1
 8000282:	72fb      	strb	r3, [r7, #11]
 8000284:	7afa      	ldrb	r2, [r7, #11]
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	429a      	cmp	r2, r3
 800028a:	d3d7      	bcc.n	800023c <crc_check+0x18>
		}
	}
	CRC_LOW=crc&0x00ff;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	b2da      	uxtb	r2, r3
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <crc_check+0x84>)
 8000292:	701a      	strb	r2, [r3, #0]
	CRC_HIG=crc>>8;
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	0a1b      	lsrs	r3, r3, #8
 8000298:	b2da      	uxtb	r2, r3
 800029a:	4b04      	ldr	r3, [pc, #16]	; (80002ac <crc_check+0x88>)
 800029c:	701a      	strb	r2, [r3, #0]
}
 800029e:	bf00      	nop
 80002a0:	3714      	adds	r7, #20
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	20000554 	.word	0x20000554
 80002ac:	2000027a 	.word	0x2000027a

080002b0 <CC2520_GPIO_Config>:
///////////////////////////////////////////////////////////
void CC2520_GPIO_Config(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0



	/* 停止信号 FLASH: CS引脚高电平*/
	CSN_ON();
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <CC2520_GPIO_Config+0x18>)
 80002b6:	68db      	ldr	r3, [r3, #12]
 80002b8:	4a03      	ldr	r2, [pc, #12]	; (80002c8 <CC2520_GPIO_Config+0x18>)
 80002ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002be:	60d3      	str	r3, [r2, #12]
}
 80002c0:	bf00      	nop
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40011000 	.word	0x40011000

080002cc <CC2520_IntoActMode_Init>:
{

}

void CC2520_IntoActMode_Init(void)	//在进入act模式时要做初始化
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	/*CC2520_WriteReg(0x30,0x32);
	//CC2520_WriteReg(TXPOWER,0xF7);
	CC2520_WriteReg(0x36,0xF8);
	CC2520_WriteRAM(0x00, 0x46, 0x85);
	CC2520_WriteRAM(0x00, 0x47, 0x14);*/
	CC2520_WriteReg(0x30,0xF7);	//TXPOWER
 80002d0:	21f7      	movs	r1, #247	; 0xf7
 80002d2:	2030      	movs	r0, #48	; 0x30
 80002d4:	f000 f908 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteReg(0x31,0x94);	//TXCTRL
 80002d8:	2194      	movs	r1, #148	; 0x94
 80002da:	2031      	movs	r0, #49	; 0x31
 80002dc:	f000 f904 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteReg(0x36,0xF8);
 80002e0:	21f8      	movs	r1, #248	; 0xf8
 80002e2:	2036      	movs	r0, #54	; 0x36
 80002e4:	f000 f900 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteRAM(0x00, 0x46, 0x85);
 80002e8:	2285      	movs	r2, #133	; 0x85
 80002ea:	2146      	movs	r1, #70	; 0x46
 80002ec:	2000      	movs	r0, #0
 80002ee:	f000 f94b 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x47, 0x14);
 80002f2:	2214      	movs	r2, #20
 80002f4:	2147      	movs	r1, #71	; 0x47
 80002f6:	2000      	movs	r0, #0
 80002f8:	f000 f946 	bl	8000588 <CC2520_WriteRAM>

	CC2520_WriteRAM(0x00, 0x4A, 0x3F);//调整接收灵敏度
 80002fc:	223f      	movs	r2, #63	; 0x3f
 80002fe:	214a      	movs	r1, #74	; 0x4a
 8000300:	2000      	movs	r0, #0
 8000302:	f000 f941 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x4C, 0x7B);//FSCTRL	调整合成器电流
 8000306:	227b      	movs	r2, #123	; 0x7b
 8000308:	214c      	movs	r1, #76	; 0x4c
 800030a:	2000      	movs	r0, #0
 800030c:	f000 f93c 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x4F, 0x2B);
 8000310:	222b      	movs	r2, #43	; 0x2b
 8000312:	214f      	movs	r1, #79	; 0x4f
 8000314:	2000      	movs	r0, #0
 8000316:	f000 f937 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x53, 0x11);
 800031a:	2211      	movs	r2, #17
 800031c:	2153      	movs	r1, #83	; 0x53
 800031e:	2000      	movs	r0, #0
 8000320:	f000 f932 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x56, 0x10);
 8000324:	2210      	movs	r2, #16
 8000326:	2156      	movs	r1, #86	; 0x56
 8000328:	2000      	movs	r0, #0
 800032a:	f000 f92d 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x57, 0x0E);
 800032e:	220e      	movs	r2, #14
 8000330:	2157      	movs	r1, #87	; 0x57
 8000332:	2000      	movs	r0, #0
 8000334:	f000 f928 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x58, 0x03);
 8000338:	2203      	movs	r2, #3
 800033a:	2158      	movs	r1, #88	; 0x58
 800033c:	2000      	movs	r0, #0
 800033e:	f000 f923 	bl	8000588 <CC2520_WriteRAM>

	CC2520_WriteRAM(0x00, 0x4A, 0x3F);
 8000342:	223f      	movs	r2, #63	; 0x3f
 8000344:	214a      	movs	r1, #74	; 0x4a
 8000346:	2000      	movs	r0, #0
 8000348:	f000 f91e 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x4C, 0x5A);
 800034c:	225a      	movs	r2, #90	; 0x5a
 800034e:	214c      	movs	r1, #76	; 0x4c
 8000350:	2000      	movs	r0, #0
 8000352:	f000 f919 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x4F, 0x2B);
 8000356:	222b      	movs	r2, #43	; 0x2b
 8000358:	214f      	movs	r1, #79	; 0x4f
 800035a:	2000      	movs	r0, #0
 800035c:	f000 f914 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x53, 0x11);
 8000360:	2211      	movs	r2, #17
 8000362:	2153      	movs	r1, #83	; 0x53
 8000364:	2000      	movs	r0, #0
 8000366:	f000 f90f 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x56, 0x10);
 800036a:	2210      	movs	r2, #16
 800036c:	2156      	movs	r1, #86	; 0x56
 800036e:	2000      	movs	r0, #0
 8000370:	f000 f90a 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x57, 0x0E);
 8000374:	220e      	movs	r2, #14
 8000376:	2157      	movs	r1, #87	; 0x57
 8000378:	2000      	movs	r0, #0
 800037a:	f000 f905 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x00, 0x58, 0x03);
 800037e:	2203      	movs	r2, #3
 8000380:	2158      	movs	r1, #88	; 0x58
 8000382:	2000      	movs	r0, #0
 8000384:	f000 f900 	bl	8000588 <CC2520_WriteRAM>
}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}

0800038c <CC2520_Init>:
//---------------------------CC2520射频芯片初始化函数--------------------------------------
void CC2520_Init(uchar freq)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	4603      	mov	r3, r0
 8000394:	71fb      	strb	r3, [r7, #7]

	POWER_ON_CC2520();		//zigbee电源控制
 8000396:	4b4f      	ldr	r3, [pc, #316]	; (80004d4 <CC2520_Init+0x148>)
 8000398:	68db      	ldr	r3, [r3, #12]
 800039a:	4a4e      	ldr	r2, [pc, #312]	; (80004d4 <CC2520_Init+0x148>)
 800039c:	f043 0310 	orr.w	r3, r3, #16
 80003a0:	60d3      	str	r3, [r2, #12]
	HAL_Delay(30);
 80003a2:	201e      	movs	r0, #30
 80003a4:	f002 fa7e 	bl	80028a4 <HAL_Delay>
	POWER_OFF_CC2520();	//zigbee电源开启
 80003a8:	4b4a      	ldr	r3, [pc, #296]	; (80004d4 <CC2520_Init+0x148>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	4a49      	ldr	r2, [pc, #292]	; (80004d4 <CC2520_Init+0x148>)
 80003ae:	f023 0310 	bic.w	r3, r3, #16
 80003b2:	60d3      	str	r3, [r2, #12]

	RESET_OFF();
 80003b4:	4b48      	ldr	r3, [pc, #288]	; (80004d8 <CC2520_Init+0x14c>)
 80003b6:	68db      	ldr	r3, [r3, #12]
 80003b8:	4a47      	ldr	r2, [pc, #284]	; (80004d8 <CC2520_Init+0x14c>)
 80003ba:	f023 0310 	bic.w	r3, r3, #16
 80003be:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);
 80003c0:	200a      	movs	r0, #10
 80003c2:	f002 fa6f 	bl	80028a4 <HAL_Delay>
	RESET_ON();		//zigbee复位
 80003c6:	4b44      	ldr	r3, [pc, #272]	; (80004d8 <CC2520_Init+0x14c>)
 80003c8:	68db      	ldr	r3, [r3, #12]
 80003ca:	4a43      	ldr	r2, [pc, #268]	; (80004d8 <CC2520_Init+0x14c>)
 80003cc:	f043 0310 	orr.w	r3, r3, #16
 80003d0:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);
 80003d2:	200a      	movs	r0, #10
 80003d4:	f002 fa66 	bl	80028a4 <HAL_Delay>

	CC2520_Command(CMD_SXOSCON);	//zigbee晶振开启
 80003d8:	2040      	movs	r0, #64	; 0x40
 80003da:	f000 f94f 	bl	800067c <CC2520_Command>
	//HAL_Delay(10);

	CC2520_WriteRAM(0x03,RAM_PANID,  CC2520_Source_PANID[0]);
 80003de:	4b3f      	ldr	r3, [pc, #252]	; (80004dc <CC2520_Init+0x150>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	461a      	mov	r2, r3
 80003e4:	21f2      	movs	r1, #242	; 0xf2
 80003e6:	2003      	movs	r0, #3
 80003e8:	f000 f8ce 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03,RAM_PANID+1, CC2520_Source_PANID[1]);	//设置PANID
 80003ec:	4b3b      	ldr	r3, [pc, #236]	; (80004dc <CC2520_Init+0x150>)
 80003ee:	785b      	ldrb	r3, [r3, #1]
 80003f0:	461a      	mov	r2, r3
 80003f2:	21f3      	movs	r1, #243	; 0xf3
 80003f4:	2003      	movs	r0, #3
 80003f6:	f000 f8c7 	bl	8000588 <CC2520_WriteRAM>
	CC2520_ReadRAM(3,RAM_PANID);
 80003fa:	21f2      	movs	r1, #242	; 0xf2
 80003fc:	2003      	movs	r0, #3
 80003fe:	f000 f899 	bl	8000534 <CC2520_ReadRAM>

	CC2520_WriteRAM(0x03, RAM_IEEEADR,CC2520_Source_IEEEAddr[0]);
 8000402:	4b37      	ldr	r3, [pc, #220]	; (80004e0 <CC2520_Init+0x154>)
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	461a      	mov	r2, r3
 8000408:	21ea      	movs	r1, #234	; 0xea
 800040a:	2003      	movs	r0, #3
 800040c:	f000 f8bc 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+1,CC2520_Source_IEEEAddr[1]);
 8000410:	4b33      	ldr	r3, [pc, #204]	; (80004e0 <CC2520_Init+0x154>)
 8000412:	785b      	ldrb	r3, [r3, #1]
 8000414:	461a      	mov	r2, r3
 8000416:	21eb      	movs	r1, #235	; 0xeb
 8000418:	2003      	movs	r0, #3
 800041a:	f000 f8b5 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+2, CC2520_Source_IEEEAddr[2]);
 800041e:	4b30      	ldr	r3, [pc, #192]	; (80004e0 <CC2520_Init+0x154>)
 8000420:	789b      	ldrb	r3, [r3, #2]
 8000422:	461a      	mov	r2, r3
 8000424:	21ec      	movs	r1, #236	; 0xec
 8000426:	2003      	movs	r0, #3
 8000428:	f000 f8ae 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+3, CC2520_Source_IEEEAddr[3]);
 800042c:	4b2c      	ldr	r3, [pc, #176]	; (80004e0 <CC2520_Init+0x154>)
 800042e:	78db      	ldrb	r3, [r3, #3]
 8000430:	461a      	mov	r2, r3
 8000432:	21ed      	movs	r1, #237	; 0xed
 8000434:	2003      	movs	r0, #3
 8000436:	f000 f8a7 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+4, CC2520_Source_IEEEAddr[4]);
 800043a:	4b29      	ldr	r3, [pc, #164]	; (80004e0 <CC2520_Init+0x154>)
 800043c:	791b      	ldrb	r3, [r3, #4]
 800043e:	461a      	mov	r2, r3
 8000440:	21ee      	movs	r1, #238	; 0xee
 8000442:	2003      	movs	r0, #3
 8000444:	f000 f8a0 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+5, CC2520_Source_IEEEAddr[5]);
 8000448:	4b25      	ldr	r3, [pc, #148]	; (80004e0 <CC2520_Init+0x154>)
 800044a:	795b      	ldrb	r3, [r3, #5]
 800044c:	461a      	mov	r2, r3
 800044e:	21ef      	movs	r1, #239	; 0xef
 8000450:	2003      	movs	r0, #3
 8000452:	f000 f899 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+6, CC2520_Source_IEEEAddr[6]);
 8000456:	4b22      	ldr	r3, [pc, #136]	; (80004e0 <CC2520_Init+0x154>)
 8000458:	799b      	ldrb	r3, [r3, #6]
 800045a:	461a      	mov	r2, r3
 800045c:	21f0      	movs	r1, #240	; 0xf0
 800045e:	2003      	movs	r0, #3
 8000460:	f000 f892 	bl	8000588 <CC2520_WriteRAM>
	CC2520_WriteRAM(0x03, RAM_IEEEADR+7, CC2520_Source_IEEEAddr[7]);	//设置IEEEADR
 8000464:	4b1e      	ldr	r3, [pc, #120]	; (80004e0 <CC2520_Init+0x154>)
 8000466:	79db      	ldrb	r3, [r3, #7]
 8000468:	461a      	mov	r2, r3
 800046a:	21f1      	movs	r1, #241	; 0xf1
 800046c:	2003      	movs	r0, #3
 800046e:	f000 f88b 	bl	8000588 <CC2520_WriteRAM>
	CC2520_ReadRAM(3,RAM_IEEEADR);
 8000472:	21ea      	movs	r1, #234	; 0xea
 8000474:	2003      	movs	r0, #3
 8000476:	f000 f85d 	bl	8000534 <CC2520_ReadRAM>


	CC2520_WriteReg(FRMFILT0,0x0D);
 800047a:	210d      	movs	r1, #13
 800047c:	2000      	movs	r0, #0
 800047e:	f000 f833 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteReg(GPIOCTRL0,0x2A);
 8000482:	212a      	movs	r1, #42	; 0x2a
 8000484:	2020      	movs	r0, #32
 8000486:	f000 f82f 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteReg(GPIOCTRL1,0x27);
 800048a:	2127      	movs	r1, #39	; 0x27
 800048c:	2021      	movs	r0, #33	; 0x21
 800048e:	f000 f82b 	bl	80004e8 <CC2520_WriteReg>
	CC2520_WriteReg(GPIOCTRL,0x3F);	//使能上拉20K
 8000492:	213f      	movs	r1, #63	; 0x3f
 8000494:	2028      	movs	r0, #40	; 0x28
 8000496:	f000 f827 	bl	80004e8 <CC2520_WriteReg>
	//CC2520_WriteReg(FREQCTRL,0x0B);	//设置频段，2407M，
	//if (freq>63)	freq=0;

	//CC2520_WriteReg(FREQCTRL, FreqTable[freq]);

	CC2520_WriteReg(FREQCTRL, freq);		//设置频率
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	4619      	mov	r1, r3
 800049e:	202e      	movs	r0, #46	; 0x2e
 80004a0:	f000 f822 	bl	80004e8 <CC2520_WriteReg>

	CC2520_WorkFreqIndex = freq;
 80004a4:	4a0f      	ldr	r2, [pc, #60]	; (80004e4 <CC2520_Init+0x158>)
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	7013      	strb	r3, [r2, #0]

	CC2520_WriteReg(FSMCTRL,0);	//no timeout  有限元状态机
 80004aa:	2100      	movs	r1, #0
 80004ac:	2035      	movs	r0, #53	; 0x35
 80004ae:	f000 f81b 	bl	80004e8 <CC2520_WriteReg>

	CC2520_Command(CMD_SFLUSHRX);	//清除RX缓存
 80004b2:	2047      	movs	r0, #71	; 0x47
 80004b4:	f000 f8e2 	bl	800067c <CC2520_Command>
	CC2520_Command(CMD_SFLUSHTX);	//清除TX缓存
 80004b8:	2048      	movs	r0, #72	; 0x48
 80004ba:	f000 f8df 	bl	800067c <CC2520_Command>

	CC2520_IntoActMode_Init();
 80004be:	f7ff ff05 	bl	80002cc <CC2520_IntoActMode_Init>

	HAL_Delay(10);
 80004c2:	200a      	movs	r0, #10
 80004c4:	f002 f9ee 	bl	80028a4 <HAL_Delay>
	CC2520_SetRxMode();
 80004c8:	f000 f8f4 	bl	80006b4 <CC2520_SetRxMode>


}
 80004cc:	bf00      	nop
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40011000 	.word	0x40011000
 80004d8:	40010800 	.word	0x40010800
 80004dc:	20000000 	.word	0x20000000
 80004e0:	20000004 	.word	0x20000004
 80004e4:	20000555 	.word	0x20000555

080004e8 <CC2520_WriteReg>:
	CSN_ON();
	return value;
}
//---------------------------CC2520寄存器写入函数--------------------------------------
void  CC2520_WriteReg(uint8  addr, uint8 value)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	460a      	mov	r2, r1
 80004f2:	71fb      	strb	r3, [r7, #7]
 80004f4:	4613      	mov	r3, r2
 80004f6:	71bb      	strb	r3, [r7, #6]
	CSN_OFF();
 80004f8:	4b0d      	ldr	r3, [pc, #52]	; (8000530 <CC2520_WriteReg+0x48>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	4a0c      	ldr	r2, [pc, #48]	; (8000530 <CC2520_WriteReg+0x48>)
 80004fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000502:	60d3      	str	r3, [r2, #12]
	SPI_Write(addr|REG_WRITE);
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800050a:	b2db      	uxtb	r3, r3
 800050c:	4618      	mov	r0, r3
 800050e:	f000 f9f7 	bl	8000900 <SPI_Write>
	SPI_Write(value);
 8000512:	79bb      	ldrb	r3, [r7, #6]
 8000514:	4618      	mov	r0, r3
 8000516:	f000 f9f3 	bl	8000900 <SPI_Write>
	CSN_ON();
 800051a:	4b05      	ldr	r3, [pc, #20]	; (8000530 <CC2520_WriteReg+0x48>)
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	4a04      	ldr	r2, [pc, #16]	; (8000530 <CC2520_WriteReg+0x48>)
 8000520:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000524:	60d3      	str	r3, [r2, #12]
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40011000 	.word	0x40011000

08000534 <CC2520_ReadRAM>:
//---------------------------CC2520 RAM 读取函数--------------------------------------
uint8 CC2520_ReadRAM(uint8 addrH,uint8 addrL)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	460a      	mov	r2, r1
 800053e:	71fb      	strb	r3, [r7, #7]
 8000540:	4613      	mov	r3, r2
 8000542:	71bb      	strb	r3, [r7, #6]
	uint8 value;
	CSN_OFF();
 8000544:	4b0f      	ldr	r3, [pc, #60]	; (8000584 <CC2520_ReadRAM+0x50>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	4a0e      	ldr	r2, [pc, #56]	; (8000584 <CC2520_ReadRAM+0x50>)
 800054a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800054e:	60d3      	str	r3, [r2, #12]
	SPI_Write(addrH|MEM_READ);
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	f043 0310 	orr.w	r3, r3, #16
 8000556:	b2db      	uxtb	r3, r3
 8000558:	4618      	mov	r0, r3
 800055a:	f000 f9d1 	bl	8000900 <SPI_Write>
	SPI_Write(addrL);
 800055e:	79bb      	ldrb	r3, [r7, #6]
 8000560:	4618      	mov	r0, r3
 8000562:	f000 f9cd 	bl	8000900 <SPI_Write>
	value = SPI_Read();
 8000566:	f000 f963 	bl	8000830 <SPI_Read>
 800056a:	4603      	mov	r3, r0
 800056c:	73fb      	strb	r3, [r7, #15]
	CSN_ON();
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <CC2520_ReadRAM+0x50>)
 8000570:	68db      	ldr	r3, [r3, #12]
 8000572:	4a04      	ldr	r2, [pc, #16]	; (8000584 <CC2520_ReadRAM+0x50>)
 8000574:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000578:	60d3      	str	r3, [r2, #12]
	return value;
 800057a:	7bfb      	ldrb	r3, [r7, #15]
}
 800057c:	4618      	mov	r0, r3
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40011000 	.word	0x40011000

08000588 <CC2520_WriteRAM>:
//---------------------------CC2520 RAM 写入函数--------------------------------------
void CC2520_WriteRAM(uint8 addrH,uint8 addrL, uint8 value)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	71fb      	strb	r3, [r7, #7]
 8000592:	460b      	mov	r3, r1
 8000594:	71bb      	strb	r3, [r7, #6]
 8000596:	4613      	mov	r3, r2
 8000598:	717b      	strb	r3, [r7, #5]
	CSN_OFF();
 800059a:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <CC2520_WriteRAM+0x50>)
 800059c:	68db      	ldr	r3, [r3, #12]
 800059e:	4a0e      	ldr	r2, [pc, #56]	; (80005d8 <CC2520_WriteRAM+0x50>)
 80005a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80005a4:	60d3      	str	r3, [r2, #12]
	SPI_Write(addrH|MEM_WRITE);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	f043 0320 	orr.w	r3, r3, #32
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	4618      	mov	r0, r3
 80005b0:	f000 f9a6 	bl	8000900 <SPI_Write>
	SPI_Write(addrL);
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 f9a2 	bl	8000900 <SPI_Write>
	SPI_Write(value);
 80005bc:	797b      	ldrb	r3, [r7, #5]
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 f99e 	bl	8000900 <SPI_Write>
	CSN_ON();
 80005c4:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <CC2520_WriteRAM+0x50>)
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	4a03      	ldr	r2, [pc, #12]	; (80005d8 <CC2520_WriteRAM+0x50>)
 80005ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005ce:	60d3      	str	r3, [r2, #12]
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40011000 	.word	0x40011000

080005dc <CC2520_WriteTXFIFO>:


//---------------------------CC2520 TXFIFIO 写入函数--------------------------------------
void  CC2520_WriteTXFIFO(uchar txd_len)//3.5ms@len=16
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
	uint8 i;

	CC2520_Command(CMD_SFLUSHTX);//80us
 80005e6:	2048      	movs	r0, #72	; 0x48
 80005e8:	f000 f848 	bl	800067c <CC2520_Command>

	CSN_OFF();
 80005ec:	4b20      	ldr	r3, [pc, #128]	; (8000670 <CC2520_WriteTXFIFO+0x94>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	4a1f      	ldr	r2, [pc, #124]	; (8000670 <CC2520_WriteTXFIFO+0x94>)
 80005f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80005f6:	60d3      	str	r3, [r2, #12]

	SPI_Write(TXFIFO_WRITE); //80us
 80005f8:	203a      	movs	r0, #58	; 0x3a
 80005fa:	f000 f981 	bl	8000900 <SPI_Write>


	SPI_Write(23+txd_len+2);//80us
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	3319      	adds	r3, #25
 8000602:	b2db      	uxtb	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	f000 f97b 	bl	8000900 <SPI_Write>


	for(i=1;i<24;i++)
 800060a:	2301      	movs	r3, #1
 800060c:	73fb      	strb	r3, [r7, #15]
 800060e:	e008      	b.n	8000622 <CC2520_WriteTXFIFO+0x46>
	{
		SPI_Write(CC2520_PackHead[i]);//1.9ms@len=16
 8000610:	7bfb      	ldrb	r3, [r7, #15]
 8000612:	4a18      	ldr	r2, [pc, #96]	; (8000674 <CC2520_WriteTXFIFO+0x98>)
 8000614:	5cd3      	ldrb	r3, [r2, r3]
 8000616:	4618      	mov	r0, r3
 8000618:	f000 f972 	bl	8000900 <SPI_Write>
	for(i=1;i<24;i++)
 800061c:	7bfb      	ldrb	r3, [r7, #15]
 800061e:	3301      	adds	r3, #1
 8000620:	73fb      	strb	r3, [r7, #15]
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	2b17      	cmp	r3, #23
 8000626:	d9f3      	bls.n	8000610 <CC2520_WriteTXFIFO+0x34>
	}

	for(i=0;i<txd_len;i++)
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]
 800062c:	e008      	b.n	8000640 <CC2520_WriteTXFIFO+0x64>
	{
		SPI_Write(CC2520_PSDU[i]);//1.3ms@len=16
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	4a11      	ldr	r2, [pc, #68]	; (8000678 <CC2520_WriteTXFIFO+0x9c>)
 8000632:	5cd3      	ldrb	r3, [r2, r3]
 8000634:	4618      	mov	r0, r3
 8000636:	f000 f963 	bl	8000900 <SPI_Write>
	for(i=0;i<txd_len;i++)
 800063a:	7bfb      	ldrb	r3, [r7, #15]
 800063c:	3301      	adds	r3, #1
 800063e:	73fb      	strb	r3, [r7, #15]
 8000640:	7bfa      	ldrb	r2, [r7, #15]
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	429a      	cmp	r2, r3
 8000646:	d3f2      	bcc.n	800062e <CC2520_WriteTXFIFO+0x52>
	}

	SPI_Write(0x55);//80us
 8000648:	2055      	movs	r0, #85	; 0x55
 800064a:	f000 f959 	bl	8000900 <SPI_Write>
	SPI_Write(0xaa);//80us
 800064e:	20aa      	movs	r0, #170	; 0xaa
 8000650:	f000 f956 	bl	8000900 <SPI_Write>
	CSN_ON();
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <CC2520_WriteTXFIFO+0x94>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	4a05      	ldr	r2, [pc, #20]	; (8000670 <CC2520_WriteTXFIFO+0x94>)
 800065a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800065e:	60d3      	str	r3, [r2, #12]

	delay_us1(40);;//32us
 8000660:	2028      	movs	r0, #40	; 0x28
 8000662:	f000 fd9d 	bl	80011a0 <delay_us1>

}
 8000666:	bf00      	nop
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40011000 	.word	0x40011000
 8000674:	08004c6c 	.word	0x08004c6c
 8000678:	2000055c 	.word	0x2000055c

0800067c <CC2520_Command>:

//---------------------------CC2520命令函数--------------------------------------
void  CC2520_Command(uint8 cmd)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
	CSN_OFF();   //NRF_CS=0	片选有效
 8000686:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <CC2520_Command+0x34>)
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	4a09      	ldr	r2, [pc, #36]	; (80006b0 <CC2520_Command+0x34>)
 800068c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000690:	60d3      	str	r3, [r2, #12]
	SPI_Write(cmd);
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f933 	bl	8000900 <SPI_Write>
	CSN_ON();    //NRF_CS=1
 800069a:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <CC2520_Command+0x34>)
 800069c:	68db      	ldr	r3, [r3, #12]
 800069e:	4a04      	ldr	r2, [pc, #16]	; (80006b0 <CC2520_Command+0x34>)
 80006a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006a4:	60d3      	str	r3, [r2, #12]
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40011000 	.word	0x40011000

080006b4 <CC2520_SetRxMode>:

//---------------------------CC2520 设置接收函数--------------------------------------
void CC2520_SetRxMode(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	//CC2520_Command(CMD_SRFOFF);
	CC2520_Command(CMD_SRXON);
 80006b8:	2042      	movs	r0, #66	; 0x42
 80006ba:	f7ff ffdf 	bl	800067c <CC2520_Command>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <CC2520_RxPacket>:
//---------------------------CC2520 判断接收函数--------------------------------------
uint8 CC2520_RxPacket(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
	uchar	ok=0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	71fb      	strb	r3, [r7, #7]

    if((HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin)==0)&&(HAL_GPIO_ReadPin(CC2520_GP1_GPIO_GPIO_Port,CC2520_GP1_GPIO_Pin)!=0))
 80006ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d2:	4822      	ldr	r0, [pc, #136]	; (800075c <CC2520_RxPacket+0x98>)
 80006d4:	f002 fca4 	bl	8003020 <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d109      	bne.n	80006f2 <CC2520_RxPacket+0x2e>
 80006de:	2101      	movs	r1, #1
 80006e0:	481f      	ldr	r0, [pc, #124]	; (8000760 <CC2520_RxPacket+0x9c>)
 80006e2:	f002 fc9d 	bl	8003020 <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d002      	beq.n	80006f2 <CC2520_RxPacket+0x2e>
		ok++;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	3301      	adds	r3, #1
 80006f0:	71fb      	strb	r3, [r7, #7]
    if((HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin)==0)&&(HAL_GPIO_ReadPin(CC2520_GP1_GPIO_GPIO_Port,CC2520_GP1_GPIO_Pin)!=0))
 80006f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006f6:	4819      	ldr	r0, [pc, #100]	; (800075c <CC2520_RxPacket+0x98>)
 80006f8:	f002 fc92 	bl	8003020 <HAL_GPIO_ReadPin>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d109      	bne.n	8000716 <CC2520_RxPacket+0x52>
 8000702:	2101      	movs	r1, #1
 8000704:	4816      	ldr	r0, [pc, #88]	; (8000760 <CC2520_RxPacket+0x9c>)
 8000706:	f002 fc8b 	bl	8003020 <HAL_GPIO_ReadPin>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d002      	beq.n	8000716 <CC2520_RxPacket+0x52>
		ok++;
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	3301      	adds	r3, #1
 8000714:	71fb      	strb	r3, [r7, #7]
    if((HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin)==0)&&(HAL_GPIO_ReadPin(CC2520_GP1_GPIO_GPIO_Port,CC2520_GP1_GPIO_Pin)!=0))
 8000716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800071a:	4810      	ldr	r0, [pc, #64]	; (800075c <CC2520_RxPacket+0x98>)
 800071c:	f002 fc80 	bl	8003020 <HAL_GPIO_ReadPin>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d109      	bne.n	800073a <CC2520_RxPacket+0x76>
 8000726:	2101      	movs	r1, #1
 8000728:	480d      	ldr	r0, [pc, #52]	; (8000760 <CC2520_RxPacket+0x9c>)
 800072a:	f002 fc79 	bl	8003020 <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <CC2520_RxPacket+0x76>
   	 	ok++;
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	3301      	adds	r3, #1
 8000738:	71fb      	strb	r3, [r7, #7]
    if (ok>1)
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	2b01      	cmp	r3, #1
 800073e:	d907      	bls.n	8000750 <CC2520_RxPacket+0x8c>
	{
		//HAL_Delay(1);
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000740:	2201      	movs	r2, #1
 8000742:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000746:	4807      	ldr	r0, [pc, #28]	; (8000764 <CC2520_RxPacket+0xa0>)
 8000748:	f002 fc81 	bl	800304e <HAL_GPIO_WritePin>

		return TRUE;
 800074c:	2301      	movs	r3, #1
 800074e:	e000      	b.n	8000752 <CC2520_RxPacket+0x8e>
	}
    else
    {
    	//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
    	return FALSE;
 8000750:	2300      	movs	r3, #0

    }

}
 8000752:	4618      	mov	r0, r3
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40011000 	.word	0x40011000
 8000760:	40010c00 	.word	0x40010c00
 8000764:	40010800 	.word	0x40010800

08000768 <CC2520_TxPacket>:


//---------------------------CC2520 发送函数--------------------------------------
void CC2520_TxPacket(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
	uint32	i=0;
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
	uchar	hig_cnt;
	//CC2520_Command(CMD_SRFOFF);
	CC2520_Command(CMD_STXON);
 8000772:	2043      	movs	r0, #67	; 0x43
 8000774:	f7ff ff82 	bl	800067c <CC2520_Command>
	HAL_Delay(1);
 8000778:	2001      	movs	r0, #1
 800077a:	f002 f893 	bl	80028a4 <HAL_Delay>
	//for (i=0; i<2500;i++);
	for (i=0; i<200;i++)
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	e028      	b.n	80007d6 <CC2520_TxPacket+0x6e>
	{
		hig_cnt = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	70fb      	strb	r3, [r7, #3]
		if (HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin))
 8000788:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800078c:	481b      	ldr	r0, [pc, #108]	; (80007fc <CC2520_TxPacket+0x94>)
 800078e:	f002 fc47 	bl	8003020 <HAL_GPIO_ReadPin>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d002      	beq.n	800079e <CC2520_TxPacket+0x36>
			hig_cnt++;
 8000798:	78fb      	ldrb	r3, [r7, #3]
 800079a:	3301      	adds	r3, #1
 800079c:	70fb      	strb	r3, [r7, #3]
		if (HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin))
 800079e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a2:	4816      	ldr	r0, [pc, #88]	; (80007fc <CC2520_TxPacket+0x94>)
 80007a4:	f002 fc3c 	bl	8003020 <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d002      	beq.n	80007b4 <CC2520_TxPacket+0x4c>
			hig_cnt++;
 80007ae:	78fb      	ldrb	r3, [r7, #3]
 80007b0:	3301      	adds	r3, #1
 80007b2:	70fb      	strb	r3, [r7, #3]
		if (HAL_GPIO_ReadPin(CC2520_GP0_GPIO_GPIO_Port,CC2520_GP0_GPIO_Pin))
 80007b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b8:	4810      	ldr	r0, [pc, #64]	; (80007fc <CC2520_TxPacket+0x94>)
 80007ba:	f002 fc31 	bl	8003020 <HAL_GPIO_ReadPin>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d002      	beq.n	80007ca <CC2520_TxPacket+0x62>
			hig_cnt++;
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	3301      	adds	r3, #1
 80007c8:	70fb      	strb	r3, [r7, #3]
		if (hig_cnt>1)	break;
 80007ca:	78fb      	ldrb	r3, [r7, #3]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d806      	bhi.n	80007de <CC2520_TxPacket+0x76>
	for (i=0; i<200;i++)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3301      	adds	r3, #1
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2bc7      	cmp	r3, #199	; 0xc7
 80007da:	d9d3      	bls.n	8000784 <CC2520_TxPacket+0x1c>
 80007dc:	e000      	b.n	80007e0 <CC2520_TxPacket+0x78>
		if (hig_cnt>1)	break;
 80007de:	bf00      	nop
	}
	if (i==200)	RF_BadCycCnt++;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2bc8      	cmp	r3, #200	; 0xc8
 80007e4:	d105      	bne.n	80007f2 <CC2520_TxPacket+0x8a>
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <CC2520_TxPacket+0x98>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	3301      	adds	r3, #1
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b04      	ldr	r3, [pc, #16]	; (8000800 <CC2520_TxPacket+0x98>)
 80007f0:	701a      	strb	r2, [r3, #0]
	//else
		//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40011000 	.word	0x40011000
 8000800:	20000059 	.word	0x20000059

08000804 <CC2520_SPI_Init>:

//--------------------------SPI初始化函数---------------------------
void CC2520_SPI_Init(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
	SCLK_OFF();
 8000808:	4b07      	ldr	r3, [pc, #28]	; (8000828 <CC2520_SPI_Init+0x24>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	4a06      	ldr	r2, [pc, #24]	; (8000828 <CC2520_SPI_Init+0x24>)
 800080e:	f023 0320 	bic.w	r3, r3, #32
 8000812:	60d3      	str	r3, [r2, #12]
	CSN_ON();
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <CC2520_SPI_Init+0x28>)
 8000816:	68db      	ldr	r3, [r3, #12]
 8000818:	4a04      	ldr	r2, [pc, #16]	; (800082c <CC2520_SPI_Init+0x28>)
 800081a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800081e:	60d3      	str	r3, [r2, #12]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	40010800 	.word	0x40010800
 800082c:	40011000 	.word	0x40011000

08000830 <SPI_Read>:
//--------------------------SPI单字节读取函数---------------------------
uint8 SPI_Read(void)//30us
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	uint8 i,rxdata, hig_cnt;
	rxdata = 0x00;
 8000836:	2300      	movs	r3, #0
 8000838:	71bb      	strb	r3, [r7, #6]

	//SET_CC2520_GP0_Input();
	//SET_CC2520_GP1_Input();

	for (i = 0;i < 8;i++)
 800083a:	2300      	movs	r3, #0
 800083c:	71fb      	strb	r3, [r7, #7]
 800083e:	e055      	b.n	80008ec <SPI_Read+0xbc>
	{
		rxdata = rxdata<<1;
 8000840:	79bb      	ldrb	r3, [r7, #6]
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	71bb      	strb	r3, [r7, #6]
		SCLK_ON();
 8000846:	4b2d      	ldr	r3, [pc, #180]	; (80008fc <SPI_Read+0xcc>)
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	4a2c      	ldr	r2, [pc, #176]	; (80008fc <SPI_Read+0xcc>)
 800084c:	f043 0320 	orr.w	r3, r3, #32
 8000850:	60d3      	str	r3, [r2, #12]
		delay_init(72);
 8000852:	2048      	movs	r0, #72	; 0x48
 8000854:	f000 fc92 	bl	800117c <delay_init>
		delay_init(72);
 8000858:	2048      	movs	r0, #72	; 0x48
 800085a:	f000 fc8f 	bl	800117c <delay_init>
		delay_init(72);
 800085e:	2048      	movs	r0, #72	; 0x48
 8000860:	f000 fc8c 	bl	800117c <delay_init>
		delay_init(72);
 8000864:	2048      	movs	r0, #72	; 0x48
 8000866:	f000 fc89 	bl	800117c <delay_init>
		hig_cnt = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	717b      	strb	r3, [r7, #5]

		if (MISO_IN())	hig_cnt++;
 800086e:	2180      	movs	r1, #128	; 0x80
 8000870:	4822      	ldr	r0, [pc, #136]	; (80008fc <SPI_Read+0xcc>)
 8000872:	f002 fbd5 	bl	8003020 <HAL_GPIO_ReadPin>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d002      	beq.n	8000882 <SPI_Read+0x52>
 800087c:	797b      	ldrb	r3, [r7, #5]
 800087e:	3301      	adds	r3, #1
 8000880:	717b      	strb	r3, [r7, #5]
		if (MISO_IN())	hig_cnt++;
 8000882:	2180      	movs	r1, #128	; 0x80
 8000884:	481d      	ldr	r0, [pc, #116]	; (80008fc <SPI_Read+0xcc>)
 8000886:	f002 fbcb 	bl	8003020 <HAL_GPIO_ReadPin>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d002      	beq.n	8000896 <SPI_Read+0x66>
 8000890:	797b      	ldrb	r3, [r7, #5]
 8000892:	3301      	adds	r3, #1
 8000894:	717b      	strb	r3, [r7, #5]
		if (MISO_IN())	hig_cnt++;
 8000896:	2180      	movs	r1, #128	; 0x80
 8000898:	4818      	ldr	r0, [pc, #96]	; (80008fc <SPI_Read+0xcc>)
 800089a:	f002 fbc1 	bl	8003020 <HAL_GPIO_ReadPin>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d002      	beq.n	80008aa <SPI_Read+0x7a>
 80008a4:	797b      	ldrb	r3, [r7, #5]
 80008a6:	3301      	adds	r3, #1
 80008a8:	717b      	strb	r3, [r7, #5]
		if (hig_cnt>1)
 80008aa:	797b      	ldrb	r3, [r7, #5]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d904      	bls.n	80008ba <SPI_Read+0x8a>
        {
			rxdata |= 0x01;
 80008b0:	79bb      	ldrb	r3, [r7, #6]
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	71bb      	strb	r3, [r7, #6]
 80008b8:	e003      	b.n	80008c2 <SPI_Read+0x92>
		}
		else
		{
			rxdata &= ~0x01;
 80008ba:	79bb      	ldrb	r3, [r7, #6]
 80008bc:	f023 0301 	bic.w	r3, r3, #1
 80008c0:	71bb      	strb	r3, [r7, #6]
		}
		SCLK_OFF();
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <SPI_Read+0xcc>)
 80008c4:	68db      	ldr	r3, [r3, #12]
 80008c6:	4a0d      	ldr	r2, [pc, #52]	; (80008fc <SPI_Read+0xcc>)
 80008c8:	f023 0320 	bic.w	r3, r3, #32
 80008cc:	60d3      	str	r3, [r2, #12]
		delay_init(72);
 80008ce:	2048      	movs	r0, #72	; 0x48
 80008d0:	f000 fc54 	bl	800117c <delay_init>
		delay_init(72);
 80008d4:	2048      	movs	r0, #72	; 0x48
 80008d6:	f000 fc51 	bl	800117c <delay_init>
		delay_init(72);
 80008da:	2048      	movs	r0, #72	; 0x48
 80008dc:	f000 fc4e 	bl	800117c <delay_init>
		delay_init(72);
 80008e0:	2048      	movs	r0, #72	; 0x48
 80008e2:	f000 fc4b 	bl	800117c <delay_init>
	for (i = 0;i < 8;i++)
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	3301      	adds	r3, #1
 80008ea:	71fb      	strb	r3, [r7, #7]
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b07      	cmp	r3, #7
 80008f0:	d9a6      	bls.n	8000840 <SPI_Read+0x10>
	 }

	 return rxdata;
 80008f2:	79bb      	ldrb	r3, [r7, #6]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40010800 	.word	0x40010800

08000900 <SPI_Write>:
//----------------------------SPI单字节写入函数---------------------------
void SPI_Write(uint8 txdata)  //SPI=100kHz
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	uint8 i;

	for (i = 0;i < 8;i++)
 800090a:	2300      	movs	r3, #0
 800090c:	73fb      	strb	r3, [r7, #15]
 800090e:	e03a      	b.n	8000986 <SPI_Write+0x86>
	{
		if (txdata&0x80)
 8000910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000914:	2b00      	cmp	r3, #0
 8000916:	da06      	bge.n	8000926 <SPI_Write+0x26>
		{
			MOSI_ON();
 8000918:	4b1e      	ldr	r3, [pc, #120]	; (8000994 <SPI_Write+0x94>)
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	4a1d      	ldr	r2, [pc, #116]	; (8000994 <SPI_Write+0x94>)
 800091e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000922:	60d3      	str	r3, [r2, #12]
 8000924:	e005      	b.n	8000932 <SPI_Write+0x32>
		}
		else
		{
			MOSI_OFF();
 8000926:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <SPI_Write+0x94>)
 8000928:	68db      	ldr	r3, [r3, #12]
 800092a:	4a1a      	ldr	r2, [pc, #104]	; (8000994 <SPI_Write+0x94>)
 800092c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000930:	60d3      	str	r3, [r2, #12]
		}
		SCLK_ON();
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <SPI_Write+0x94>)
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	4a17      	ldr	r2, [pc, #92]	; (8000994 <SPI_Write+0x94>)
 8000938:	f043 0320 	orr.w	r3, r3, #32
 800093c:	60d3      	str	r3, [r2, #12]
		delay_init(72);
 800093e:	2048      	movs	r0, #72	; 0x48
 8000940:	f000 fc1c 	bl	800117c <delay_init>
		delay_init(72);
 8000944:	2048      	movs	r0, #72	; 0x48
 8000946:	f000 fc19 	bl	800117c <delay_init>
		delay_init(72);
 800094a:	2048      	movs	r0, #72	; 0x48
 800094c:	f000 fc16 	bl	800117c <delay_init>
		delay_init(72);
 8000950:	2048      	movs	r0, #72	; 0x48
 8000952:	f000 fc13 	bl	800117c <delay_init>
		//delay_init(10);
		//delay_us1(1);//延时4.7us
		txdata = txdata<<1;
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	71fb      	strb	r3, [r7, #7]
		SCLK_OFF();
 800095c:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <SPI_Write+0x94>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <SPI_Write+0x94>)
 8000962:	f023 0320 	bic.w	r3, r3, #32
 8000966:	60d3      	str	r3, [r2, #12]
		delay_init(72);
 8000968:	2048      	movs	r0, #72	; 0x48
 800096a:	f000 fc07 	bl	800117c <delay_init>
		delay_init(72);
 800096e:	2048      	movs	r0, #72	; 0x48
 8000970:	f000 fc04 	bl	800117c <delay_init>
		delay_init(72);
 8000974:	2048      	movs	r0, #72	; 0x48
 8000976:	f000 fc01 	bl	800117c <delay_init>
		delay_init(72);
 800097a:	2048      	movs	r0, #72	; 0x48
 800097c:	f000 fbfe 	bl	800117c <delay_init>
	for (i = 0;i < 8;i++)
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	3301      	adds	r3, #1
 8000984:	73fb      	strb	r3, [r7, #15]
 8000986:	7bfb      	ldrb	r3, [r7, #15]
 8000988:	2b07      	cmp	r3, #7
 800098a:	d9c1      	bls.n	8000910 <SPI_Write+0x10>
		//delay_us1(1);//延时4.7us
	}
}
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40010800 	.word	0x40010800

08000998 <CC2520_Search>:
	 return rxdata;
}


void CC2520_Search(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
	uchar time_search_set;
	uchar i,j;
	for(i=0;i<12;i++)
 800099e:	2300      	movs	r3, #0
 80009a0:	71fb      	strb	r3, [r7, #7]
 80009a2:	e013      	b.n	80009cc <CC2520_Search+0x34>
	{
		for(j=0;j<16;j++)
 80009a4:	2300      	movs	r3, #0
 80009a6:	71bb      	strb	r3, [r7, #6]
 80009a8:	e00a      	b.n	80009c0 <CC2520_Search+0x28>
			cc2520_rx[i][j]=0;
 80009aa:	79fa      	ldrb	r2, [r7, #7]
 80009ac:	79bb      	ldrb	r3, [r7, #6]
 80009ae:	4918      	ldr	r1, [pc, #96]	; (8000a10 <CC2520_Search+0x78>)
 80009b0:	0112      	lsls	r2, r2, #4
 80009b2:	440a      	add	r2, r1
 80009b4:	4413      	add	r3, r2
 80009b6:	2200      	movs	r2, #0
 80009b8:	701a      	strb	r2, [r3, #0]
		for(j=0;j<16;j++)
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	3301      	adds	r3, #1
 80009be:	71bb      	strb	r3, [r7, #6]
 80009c0:	79bb      	ldrb	r3, [r7, #6]
 80009c2:	2b0f      	cmp	r3, #15
 80009c4:	d9f1      	bls.n	80009aa <CC2520_Search+0x12>
	for(i=0;i<12;i++)
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	3301      	adds	r3, #1
 80009ca:	71fb      	strb	r3, [r7, #7]
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b0b      	cmp	r3, #11
 80009d0:	d9e8      	bls.n	80009a4 <CC2520_Search+0xc>
	}


	time_search_set=60;
 80009d2:	233c      	movs	r3, #60	; 0x3c
 80009d4:	717b      	strb	r3, [r7, #5]
	while(time_display<time_search_set)
 80009d6:	e006      	b.n	80009e6 <CC2520_Search+0x4e>
			{
				fre_set_change=0;
			}
		}
		*/
		CC2520_Init(fre_set_change);
 80009d8:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <CC2520_Search+0x7c>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fcd5 	bl	800038c <CC2520_Init>
		CC2520_IntoActMode_Init();
 80009e2:	f7ff fc73 	bl	80002cc <CC2520_IntoActMode_Init>
	while(time_display<time_search_set)
 80009e6:	797a      	ldrb	r2, [r7, #5]
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <CC2520_Search+0x80>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d8f3      	bhi.n	80009d8 <CC2520_Search+0x40>

	}



	CC2520_Init(fre_set);
 80009f0:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <CC2520_Search+0x84>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fcc9 	bl	800038c <CC2520_Init>
	CC2520_IntoActMode_Init();
 80009fa:	f7ff fc67 	bl	80002cc <CC2520_IntoActMode_Init>
	CC2520_SetRxMode();		//设置为接收模式
 80009fe:	f7ff fe59 	bl	80006b4 <CC2520_SetRxMode>
	time_display=0;
 8000a02:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <CC2520_Search+0x80>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]


}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	2000048c 	.word	0x2000048c
 8000a14:	20000270 	.word	0x20000270
 8000a18:	20000558 	.word	0x20000558
 8000a1c:	20000489 	.word	0x20000489

08000a20 <CC2520_ReadRXFIFO>:
//---------------------------CC2520 RXFIFIO 读取函数--------------------------------------

void CC2520_ReadRXFIFO(void)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
	uint8 i;
	CSN_OFF();
 8000a26:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <CC2520_ReadRXFIFO+0x74>)
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	4a1a      	ldr	r2, [pc, #104]	; (8000a94 <CC2520_ReadRXFIFO+0x74>)
 8000a2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a30:	60d3      	str	r3, [r2, #12]
	SPI_Write(RXFIFO_READ);
 8000a32:	2030      	movs	r0, #48	; 0x30
 8000a34:	f7ff ff64 	bl	8000900 <SPI_Write>
	CC2520_PSDU[0] = SPI_Read(); //CC2520_PSDU[0]表示收到的数据包长度，实测值为41
 8000a38:	f7ff fefa 	bl	8000830 <SPI_Read>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <CC2520_ReadRXFIFO+0x78>)
 8000a42:	701a      	strb	r2, [r3, #0]
	if (CC2520_PSDU[0]>127)
 8000a44:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <CC2520_ReadRXFIFO+0x78>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	da02      	bge.n	8000a54 <CC2520_ReadRXFIFO+0x34>
		CC2520_PSDU[0]=127;
 8000a4e:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <CC2520_ReadRXFIFO+0x78>)
 8000a50:	227f      	movs	r2, #127	; 0x7f
 8000a52:	701a      	strb	r2, [r3, #0]
	for(i=0;i<CC2520_PSDU[0];i++)
 8000a54:	2300      	movs	r3, #0
 8000a56:	71fb      	strb	r3, [r7, #7]
 8000a58:	e00a      	b.n	8000a70 <CC2520_ReadRXFIFO+0x50>
	{
		CC2520_PSDU[1+i] = SPI_Read();
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	1c5c      	adds	r4, r3, #1
 8000a5e:	f7ff fee7 	bl	8000830 <SPI_Read>
 8000a62:	4603      	mov	r3, r0
 8000a64:	461a      	mov	r2, r3
 8000a66:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <CC2520_ReadRXFIFO+0x78>)
 8000a68:	551a      	strb	r2, [r3, r4]
	for(i=0;i<CC2520_PSDU[0];i++)
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	71fb      	strb	r3, [r7, #7]
 8000a70:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <CC2520_ReadRXFIFO+0x78>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	79fa      	ldrb	r2, [r7, #7]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d3ef      	bcc.n	8000a5a <CC2520_ReadRXFIFO+0x3a>
	}
	CSN_ON();
 8000a7a:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <CC2520_ReadRXFIFO+0x74>)
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	4a05      	ldr	r2, [pc, #20]	; (8000a94 <CC2520_ReadRXFIFO+0x74>)
 8000a80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a84:	60d3      	str	r3, [r2, #12]
	CC2520_Command(CMD_SFLUSHRX);
 8000a86:	2047      	movs	r0, #71	; 0x47
 8000a88:	f7ff fdf8 	bl	800067c <CC2520_Command>
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd90      	pop	{r4, r7, pc}
 8000a94:	40011000 	.word	0x40011000
 8000a98:	2000055c 	.word	0x2000055c

08000a9c <cc2520_data_load>:

void cc2520_data_load()		//数据判断装载  是本机配对senser接收   非本机的丢弃
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
	uchar i;
	if(CC2520_PSDU[1]==0x01)  //收到确认
 8000aa2:	4b20      	ldr	r3, [pc, #128]	; (8000b24 <cc2520_data_load+0x88>)
 8000aa4:	785b      	ldrb	r3, [r3, #1]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d126      	bne.n	8000af8 <cc2520_data_load+0x5c>
	//if((CC2520_PSDU[01]==0x01)||(CC2520_PSDU[28]==ID_ARM_UP_A[0])||(CC2520_PSDU[27]==ID_ARM_UP_A[0])||(CC2520_PSDU[29]==0x03)||(CC2520_PSDU[29]==ID_ARM_UP_A[0]))
	{
		delay_us1(4);
 8000aaa:	2004      	movs	r0, #4
 8000aac:	f000 fb78 	bl	80011a0 <delay_us1>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab6:	481c      	ldr	r0, [pc, #112]	; (8000b28 <cc2520_data_load+0x8c>)
 8000ab8:	f002 fac9 	bl	800304e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac2:	4819      	ldr	r0, [pc, #100]	; (8000b28 <cc2520_data_load+0x8c>)
 8000ac4:	f002 fac3 	bl	800304e <HAL_GPIO_WritePin>
		for(i=24;i<CC2520_PSDU[0]-1 ;i++)
 8000ac8:	2318      	movs	r3, #24
 8000aca:	71fb      	strb	r3, [r7, #7]
 8000acc:	e009      	b.n	8000ae2 <cc2520_data_load+0x46>
		{
			cc2520_rx[0][i-24]=CC2520_PSDU[i];
 8000ace:	79fa      	ldrb	r2, [r7, #7]
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	3b18      	subs	r3, #24
 8000ad4:	4913      	ldr	r1, [pc, #76]	; (8000b24 <cc2520_data_load+0x88>)
 8000ad6:	5c89      	ldrb	r1, [r1, r2]
 8000ad8:	4a14      	ldr	r2, [pc, #80]	; (8000b2c <cc2520_data_load+0x90>)
 8000ada:	54d1      	strb	r1, [r2, r3]
		for(i=24;i<CC2520_PSDU[0]-1 ;i++)
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	71fb      	strb	r3, [r7, #7]
 8000ae2:	79fa      	ldrb	r2, [r7, #7]
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <cc2520_data_load+0x88>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	3b01      	subs	r3, #1
 8000aea:	429a      	cmp	r2, r3
 8000aec:	dbef      	blt.n	8000ace <cc2520_data_load+0x32>
		}
		host_ack(ID_ARM_UP_A, 12100);
 8000aee:	f642 7144 	movw	r1, #12100	; 0x2f44
 8000af2:	480f      	ldr	r0, [pc, #60]	; (8000b30 <cc2520_data_load+0x94>)
 8000af4:	f000 f81e 	bl	8000b34 <host_ack>
		PIE1=0X30;
		TXEN1=1;
		*/
	}

	CC2520_PSDU[29]=0; CC2520_PSDU[28]=0; CC2520_PSDU[27]=0;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <cc2520_data_load+0x88>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	775a      	strb	r2, [r3, #29]
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <cc2520_data_load+0x88>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	771a      	strb	r2, [r3, #28]
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <cc2520_data_load+0x88>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	76da      	strb	r2, [r3, #27]
	CC2520_PSDU[26]=0; CC2520_PSDU[25]=0; CC2520_PSDU[24]=0;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <cc2520_data_load+0x88>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	769a      	strb	r2, [r3, #26]
 8000b10:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <cc2520_data_load+0x88>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	765a      	strb	r2, [r3, #25]
 8000b16:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <cc2520_data_load+0x88>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	761a      	strb	r2, [r3, #24]
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	2000055c 	.word	0x2000055c
 8000b28:	40010800 	.word	0x40010800
 8000b2c:	2000048c 	.word	0x2000048c
 8000b30:	2000000c 	.word	0x2000000c

08000b34 <host_ack>:
	;
}


void host_ack(uchar *dp, uint time_set)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
	CC2520_PSDU[0]=*(dp+5);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	795a      	ldrb	r2, [r3, #5]
 8000b42:	4b23      	ldr	r3, [pc, #140]	; (8000bd0 <host_ack+0x9c>)
 8000b44:	701a      	strb	r2, [r3, #0]
	CC2520_PSDU[1]=*(dp+4);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	791a      	ldrb	r2, [r3, #4]
 8000b4a:	4b21      	ldr	r3, [pc, #132]	; (8000bd0 <host_ack+0x9c>)
 8000b4c:	705a      	strb	r2, [r3, #1]
	CC2520_PSDU[2]=*(dp+3);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	78da      	ldrb	r2, [r3, #3]
 8000b52:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <host_ack+0x9c>)
 8000b54:	709a      	strb	r2, [r3, #2]
	CC2520_PSDU[3]=*(dp+2);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	789a      	ldrb	r2, [r3, #2]
 8000b5a:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <host_ack+0x9c>)
 8000b5c:	70da      	strb	r2, [r3, #3]
	CC2520_PSDU[4]=*(dp+1);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	785a      	ldrb	r2, [r3, #1]
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <host_ack+0x9c>)
 8000b64:	711a      	strb	r2, [r3, #4]
	CC2520_PSDU[5]=*(dp+0);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	781a      	ldrb	r2, [r3, #0]
 8000b6a:	4b19      	ldr	r3, [pc, #100]	; (8000bd0 <host_ack+0x9c>)
 8000b6c:	715a      	strb	r2, [r3, #5]

	CC2520_PSDU[6]=0x01;
 8000b6e:	4b18      	ldr	r3, [pc, #96]	; (8000bd0 <host_ack+0x9c>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	719a      	strb	r2, [r3, #6]
	CC2520_PSDU[7]=0X04;
 8000b74:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <host_ack+0x9c>)
 8000b76:	2204      	movs	r2, #4
 8000b78:	71da      	strb	r2, [r3, #7]
	CC2520_PSDU[8]=time_set>>8;
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	0a1b      	lsrs	r3, r3, #8
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <host_ack+0x9c>)
 8000b82:	721a      	strb	r2, [r3, #8]
	CC2520_PSDU[9]=time_set;
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <host_ack+0x9c>)
 8000b8a:	725a      	strb	r2, [r3, #9]
	CC2520_PSDU[10]=0xff;
 8000b8c:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <host_ack+0x9c>)
 8000b8e:	22ff      	movs	r2, #255	; 0xff
 8000b90:	729a      	strb	r2, [r3, #10]
	CC2520_PSDU[11]=0xff;
 8000b92:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <host_ack+0x9c>)
 8000b94:	22ff      	movs	r2, #255	; 0xff
 8000b96:	72da      	strb	r2, [r3, #11]

	ptr=CC2520_PSDU;
 8000b98:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <host_ack+0xa0>)
 8000b9a:	4a0d      	ldr	r2, [pc, #52]	; (8000bd0 <host_ack+0x9c>)
 8000b9c:	601a      	str	r2, [r3, #0]
	crc_check(ptr,12);
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	; (8000bd4 <host_ack+0xa0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	210c      	movs	r1, #12
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff fb3d 	bl	8000224 <crc_check>
	CC2520_PSDU[12]=CRC_LOW;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <host_ack+0xa4>)
 8000bac:	781a      	ldrb	r2, [r3, #0]
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <host_ack+0x9c>)
 8000bb0:	731a      	strb	r2, [r3, #12]
	CC2520_PSDU[13]=CRC_HIG;
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <host_ack+0xa8>)
 8000bb4:	781a      	ldrb	r2, [r3, #0]
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <host_ack+0x9c>)
 8000bb8:	735a      	strb	r2, [r3, #13]
	CC2520_WriteTXFIFO(14);
 8000bba:	200e      	movs	r0, #14
 8000bbc:	f7ff fd0e 	bl	80005dc <CC2520_WriteTXFIFO>
	CC2520_TxPacket();
 8000bc0:	f7ff fdd2 	bl	8000768 <CC2520_TxPacket>
	CC2520_SetRxMode();		//设置为接收模式
 8000bc4:	f7ff fd76 	bl	80006b4 <CC2520_SetRxMode>

}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	2000055c 	.word	0x2000055c
 8000bd4:	20000168 	.word	0x20000168
 8000bd8:	20000554 	.word	0x20000554
 8000bdc:	2000027a 	.word	0x2000027a

08000be0 <LCD_DA>:
#define purple 0xa1d6	 	//定义紫色
#define brown  0x8200	 //定义棕色
#define gray   0x8410	 	//定义灰色

void LCD_DA(u8 da)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
	if((da & (1<<0))==(1<<0))
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	f003 0301 	and.w	r3, r3, #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d006      	beq.n	8000c02 <LCD_DA+0x22>
		 SET_D0;
 8000bf4:	4b47      	ldr	r3, [pc, #284]	; (8000d14 <LCD_DA+0x134>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	4a46      	ldr	r2, [pc, #280]	; (8000d14 <LCD_DA+0x134>)
 8000bfa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bfe:	60d3      	str	r3, [r2, #12]
 8000c00:	e005      	b.n	8000c0e <LCD_DA+0x2e>
	else
		 CLR_D0;
 8000c02:	4b44      	ldr	r3, [pc, #272]	; (8000d14 <LCD_DA+0x134>)
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	4a43      	ldr	r2, [pc, #268]	; (8000d14 <LCD_DA+0x134>)
 8000c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c0c:	60d3      	str	r3, [r2, #12]
	if((da & (1<<1))==(1<<1))
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	f003 0302 	and.w	r3, r3, #2
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d006      	beq.n	8000c26 <LCD_DA+0x46>
		 SET_D1;
 8000c18:	4b3e      	ldr	r3, [pc, #248]	; (8000d14 <LCD_DA+0x134>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	4a3d      	ldr	r2, [pc, #244]	; (8000d14 <LCD_DA+0x134>)
 8000c1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c22:	60d3      	str	r3, [r2, #12]
 8000c24:	e005      	b.n	8000c32 <LCD_DA+0x52>
	else
		 CLR_D1;
 8000c26:	4b3b      	ldr	r3, [pc, #236]	; (8000d14 <LCD_DA+0x134>)
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	4a3a      	ldr	r2, [pc, #232]	; (8000d14 <LCD_DA+0x134>)
 8000c2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c30:	60d3      	str	r3, [r2, #12]
	if((da & (1<<2))==(1<<2))
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f003 0304 	and.w	r3, r3, #4
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d006      	beq.n	8000c4a <LCD_DA+0x6a>
		 SET_D2;
 8000c3c:	4b35      	ldr	r3, [pc, #212]	; (8000d14 <LCD_DA+0x134>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	4a34      	ldr	r2, [pc, #208]	; (8000d14 <LCD_DA+0x134>)
 8000c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c46:	60d3      	str	r3, [r2, #12]
 8000c48:	e005      	b.n	8000c56 <LCD_DA+0x76>
	else
		 CLR_D2;
 8000c4a:	4b32      	ldr	r3, [pc, #200]	; (8000d14 <LCD_DA+0x134>)
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	4a31      	ldr	r2, [pc, #196]	; (8000d14 <LCD_DA+0x134>)
 8000c50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c54:	60d3      	str	r3, [r2, #12]
	if((da & (1<<3))==(1<<3))
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	f003 0308 	and.w	r3, r3, #8
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d006      	beq.n	8000c6e <LCD_DA+0x8e>
		 SET_D3;
 8000c60:	4b2c      	ldr	r3, [pc, #176]	; (8000d14 <LCD_DA+0x134>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	4a2b      	ldr	r2, [pc, #172]	; (8000d14 <LCD_DA+0x134>)
 8000c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c6a:	60d3      	str	r3, [r2, #12]
 8000c6c:	e005      	b.n	8000c7a <LCD_DA+0x9a>
	else
		 CLR_D3;
 8000c6e:	4b29      	ldr	r3, [pc, #164]	; (8000d14 <LCD_DA+0x134>)
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	4a28      	ldr	r2, [pc, #160]	; (8000d14 <LCD_DA+0x134>)
 8000c74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000c78:	60d3      	str	r3, [r2, #12]
	if((da & (1<<4))==(1<<4))
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	f003 0310 	and.w	r3, r3, #16
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d006      	beq.n	8000c92 <LCD_DA+0xb2>
		 SET_D4;
 8000c84:	4b24      	ldr	r3, [pc, #144]	; (8000d18 <LCD_DA+0x138>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	4a23      	ldr	r2, [pc, #140]	; (8000d18 <LCD_DA+0x138>)
 8000c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c8e:	60d3      	str	r3, [r2, #12]
 8000c90:	e005      	b.n	8000c9e <LCD_DA+0xbe>
	else
		 CLR_D4;
 8000c92:	4b21      	ldr	r3, [pc, #132]	; (8000d18 <LCD_DA+0x138>)
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	4a20      	ldr	r2, [pc, #128]	; (8000d18 <LCD_DA+0x138>)
 8000c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c9c:	60d3      	str	r3, [r2, #12]
	if((da & (1<<5))==(1<<5))
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 0320 	and.w	r3, r3, #32
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d006      	beq.n	8000cb6 <LCD_DA+0xd6>
		 SET_D5;
 8000ca8:	4b1b      	ldr	r3, [pc, #108]	; (8000d18 <LCD_DA+0x138>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	4a1a      	ldr	r2, [pc, #104]	; (8000d18 <LCD_DA+0x138>)
 8000cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb2:	60d3      	str	r3, [r2, #12]
 8000cb4:	e005      	b.n	8000cc2 <LCD_DA+0xe2>
	else
		 CLR_D5;
 8000cb6:	4b18      	ldr	r3, [pc, #96]	; (8000d18 <LCD_DA+0x138>)
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	4a17      	ldr	r2, [pc, #92]	; (8000d18 <LCD_DA+0x138>)
 8000cbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cc0:	60d3      	str	r3, [r2, #12]
	if((da & (1<<6))==(1<<6))
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d006      	beq.n	8000cda <LCD_DA+0xfa>
		 SET_D6;
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <LCD_DA+0x138>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	4a11      	ldr	r2, [pc, #68]	; (8000d18 <LCD_DA+0x138>)
 8000cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd6:	60d3      	str	r3, [r2, #12]
 8000cd8:	e005      	b.n	8000ce6 <LCD_DA+0x106>
	else
		 CLR_D6;
 8000cda:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <LCD_DA+0x138>)
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	4a0e      	ldr	r2, [pc, #56]	; (8000d18 <LCD_DA+0x138>)
 8000ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ce4:	60d3      	str	r3, [r2, #12]
	if((da & (1<<7))==(1<<7))
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	da06      	bge.n	8000cfc <LCD_DA+0x11c>
		 SET_D7;
 8000cee:	4b0a      	ldr	r3, [pc, #40]	; (8000d18 <LCD_DA+0x138>)
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	4a09      	ldr	r2, [pc, #36]	; (8000d18 <LCD_DA+0x138>)
 8000cf4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cf8:	60d3      	str	r3, [r2, #12]
	else
		 CLR_D7;
}
 8000cfa:	e005      	b.n	8000d08 <LCD_DA+0x128>
		 CLR_D7;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <LCD_DA+0x138>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	4a05      	ldr	r2, [pc, #20]	; (8000d18 <LCD_DA+0x138>)
 8000d02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	40010c00 	.word	0x40010c00
 8000d18:	40011000 	.word	0x40011000

08000d1c <delay1>:

void delay1(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
	asm("nop");
 8000d20:	bf00      	nop

}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr
	...

08000d2c <vSdCmd>:

//////////////////////////////////////////////////
void vSdCmd(uint8_t Command)       //send command
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]

	  CLR_DC;
 8000d36:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <vSdCmd+0x5c>)
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	4a13      	ldr	r2, [pc, #76]	; (8000d88 <vSdCmd+0x5c>)
 8000d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d40:	60d3      	str	r3, [r2, #12]

	  LCD_DA(Command);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff ff4b 	bl	8000be0 <LCD_DA>

	  CLR_CS;
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <vSdCmd+0x60>)
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	4a0f      	ldr	r2, [pc, #60]	; (8000d8c <vSdCmd+0x60>)
 8000d50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d54:	60d3      	str	r3, [r2, #12]

	  CLR_WR;
 8000d56:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <vSdCmd+0x5c>)
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <vSdCmd+0x5c>)
 8000d5c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d60:	60d3      	str	r3, [r2, #12]

	   delay1();
 8000d62:	f7ff ffdb 	bl	8000d1c <delay1>

	    SET_WR;
 8000d66:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <vSdCmd+0x5c>)
 8000d68:	68db      	ldr	r3, [r3, #12]
 8000d6a:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <vSdCmd+0x5c>)
 8000d6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d70:	60d3      	str	r3, [r2, #12]

		  SET_CS;
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <vSdCmd+0x60>)
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	4a05      	ldr	r2, [pc, #20]	; (8000d8c <vSdCmd+0x60>)
 8000d78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d7c:	60d3      	str	r3, [r2, #12]
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40010800 	.word	0x40010800
 8000d8c:	40010c00 	.word	0x40010c00

08000d90 <vSdData>:
//////////////////////////////////////////////////
void vSdData(uint8_t Ddata)       //send command
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]


	  SET_DC;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	; (8000dec <vSdData+0x5c>)
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	4a13      	ldr	r2, [pc, #76]	; (8000dec <vSdData+0x5c>)
 8000da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da4:	60d3      	str	r3, [r2, #12]

	  LCD_DA(Ddata);
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff19 	bl	8000be0 <LCD_DA>

	  CLR_CS;
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <vSdData+0x60>)
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	4a0f      	ldr	r2, [pc, #60]	; (8000df0 <vSdData+0x60>)
 8000db4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000db8:	60d3      	str	r3, [r2, #12]

	  CLR_WR;
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <vSdData+0x5c>)
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <vSdData+0x5c>)
 8000dc0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000dc4:	60d3      	str	r3, [r2, #12]

		delay1();
 8000dc6:	f7ff ffa9 	bl	8000d1c <delay1>

		SET_WR;
 8000dca:	4b08      	ldr	r3, [pc, #32]	; (8000dec <vSdData+0x5c>)
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	4a07      	ldr	r2, [pc, #28]	; (8000dec <vSdData+0x5c>)
 8000dd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dd4:	60d3      	str	r3, [r2, #12]

	  SET_CS;
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <vSdData+0x60>)
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	4a05      	ldr	r2, [pc, #20]	; (8000df0 <vSdData+0x60>)
 8000ddc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000de0:	60d3      	str	r3, [r2, #12]
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40010800 	.word	0x40010800
 8000df0:	40010c00 	.word	0x40010c00

08000df4 <data_out_16>:
//////////////////////////////////////////////////////

//传16位数据，16位数据一起赋值
void data_out_16(uint data_16bit)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	uchar hdata,ldata;
	hdata=(data_16bit>>8)&0X00FF;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	0a1b      	lsrs	r3, r3, #8
 8000e00:	73fb      	strb	r3, [r7, #15]
	ldata=data_16bit&0X00FF;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	73bb      	strb	r3, [r7, #14]
	vSdData(hdata);
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff ffc1 	bl	8000d90 <vSdData>
	vSdData(ldata);
 8000e0e:	7bbb      	ldrb	r3, [r7, #14]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ffbd 	bl	8000d90 <vSdData>
}
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <lcd_init>:
      vSdData(Fg_Color);
}


void lcd_init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0

	//PORT_LCD_RST=0;
	//lcd_gpio_config();

	CLR_RS;			//低电平：复位
 8000e24:	4b21      	ldr	r3, [pc, #132]	; (8000eac <lcd_init+0x8c>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	4a20      	ldr	r2, [pc, #128]	; (8000eac <lcd_init+0x8c>)
 8000e2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e2e:	60d3      	str	r3, [r2, #12]
	HAL_Delay(20);
 8000e30:	2014      	movs	r0, #20
 8000e32:	f001 fd37 	bl	80028a4 <HAL_Delay>
	//PORT_LCD_RST=1;
	SET_RS;			//高电平：复位结束
 8000e36:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <lcd_init+0x8c>)
 8000e38:	68db      	ldr	r3, [r3, #12]
 8000e3a:	4a1c      	ldr	r2, [pc, #112]	; (8000eac <lcd_init+0x8c>)
 8000e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e40:	60d3      	str	r3, [r2, #12]
	HAL_Delay(80);
 8000e42:	2050      	movs	r0, #80	; 0x50
 8000e44:	f001 fd2e 	bl	80028a4 <HAL_Delay>

	vSdCmd(0x11);	//开始初始化：
 8000e48:	2011      	movs	r0, #17
 8000e4a:	f7ff ff6f 	bl	8000d2c <vSdCmd>
	vSdCmd(0x26);vSdData(0x04);	//设置GAMMA参数
 8000e4e:	2026      	movs	r0, #38	; 0x26
 8000e50:	f7ff ff6c 	bl	8000d2c <vSdCmd>
 8000e54:	2004      	movs	r0, #4
 8000e56:	f7ff ff9b 	bl	8000d90 <vSdData>
	vSdCmd(0x36);vSdData(0xa8);	//行扫描顺序，列扫描顺序，横放/竖放    //设置：RAM写入方向从左向右、从上到下、数据顺序BGR
 8000e5a:	2036      	movs	r0, #54	; 0x36
 8000e5c:	f7ff ff66 	bl	8000d2c <vSdCmd>
 8000e60:	20a8      	movs	r0, #168	; 0xa8
 8000e62:	f7ff ff95 	bl	8000d90 <vSdData>
	vSdCmd(0xb1);vSdData(0x0e);vSdData(0x14);		//设置fr=61.7hz
 8000e66:	20b1      	movs	r0, #177	; 0xb1
 8000e68:	f7ff ff60 	bl	8000d2c <vSdCmd>
 8000e6c:	200e      	movs	r0, #14
 8000e6e:	f7ff ff8f 	bl	8000d90 <vSdData>
 8000e72:	2014      	movs	r0, #20
 8000e74:	f7ff ff8c 	bl	8000d90 <vSdData>
	vSdCmd(0x3a);vSdData(0x05);		//数据格式16bit
 8000e78:	203a      	movs	r0, #58	; 0x3a
 8000e7a:	f7ff ff57 	bl	8000d2c <vSdCmd>
 8000e7e:	2005      	movs	r0, #5
 8000e80:	f7ff ff86 	bl	8000d90 <vSdData>
	vSdCmd(0x29);	//开显示
 8000e84:	2029      	movs	r0, #41	; 0x29
 8000e86:	f7ff ff51 	bl	8000d2c <vSdCmd>

	SET_BK;
 8000e8a:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <lcd_init+0x90>)
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	4a08      	ldr	r2, [pc, #32]	; (8000eb0 <lcd_init+0x90>)
 8000e90:	f043 0302 	orr.w	r3, r3, #2
 8000e94:	60d3      	str	r3, [r2, #12]
	display_color(green);
 8000e96:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8000e9a:	f000 f865 	bl	8000f68 <display_color>
	HAL_Delay(1000);
 8000e9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ea2:	f001 fcff 	bl	80028a4 <HAL_Delay>
	//TFT_Disp128160(gImage_Peaks_logo);
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40010c00 	.word	0x40010c00
 8000eb0:	40010800 	.word	0x40010800

08000eb4 <lcd_address>:
//定义窗口坐标：开始坐标（XS,YS)以及窗口大小（x_total,y_total)
void lcd_address(uint XS,uint YS,uint x_total,uint y_total)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	603b      	str	r3, [r7, #0]
	int XE,YE;
	XE=XS+x_total-1;
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
	YE=YS+y_total-1;
 8000ecc:	68ba      	ldr	r2, [r7, #8]
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	613b      	str	r3, [r7, #16]
	vSdCmd(0x2a);		// 设置X开始及结束的地址
 8000ed6:	202a      	movs	r0, #42	; 0x2a
 8000ed8:	f7ff ff28 	bl	8000d2c <vSdCmd>
	data_out_16(XS);	// X开始地址(16位）
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	f7ff ff89 	bl	8000df4 <data_out_16>
	data_out_16(XE);	// X结束地址(16位）
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff85 	bl	8000df4 <data_out_16>

	vSdCmd(0x2b);		// 设置Y开始及结束的地址
 8000eea:	202b      	movs	r0, #43	; 0x2b
 8000eec:	f7ff ff1e 	bl	8000d2c <vSdCmd>
	data_out_16(YS);	// Y开始地址(16位）
 8000ef0:	68b8      	ldr	r0, [r7, #8]
 8000ef2:	f7ff ff7f 	bl	8000df4 <data_out_16>
	data_out_16(YE);	// Y结束地址(16位）
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff7b 	bl	8000df4 <data_out_16>

	vSdCmd(0x2c);	    // 写数据开始
 8000efe:	202c      	movs	r0, #44	; 0x2c
 8000f00:	f7ff ff14 	bl	8000d2c <vSdCmd>
}
 8000f04:	bf00      	nop
 8000f06:	3718      	adds	r7, #24
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <TFT_Disp128160>:
-函数功能:显示128*160大小图片
-入口参数:水平扫高位在前160*128bmp
-出口参数:无
---------------------------------------------------------------------------------------*/
void TFT_Disp128160(const uchar *dat)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
    int i1,j;
//	横屏显示
	lcd_address(0,0,160,128);
 8000f14:	2380      	movs	r3, #128	; 0x80
 8000f16:	22a0      	movs	r2, #160	; 0xa0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffca 	bl	8000eb4 <lcd_address>
	for(i1=0;i1<128;i1++)
 8000f20:	2300      	movs	r3, #0
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	e019      	b.n	8000f5a <TFT_Disp128160+0x4e>
	{
		for(j=0;j<160;j++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	e010      	b.n	8000f4e <TFT_Disp128160+0x42>
		{
			vSdData(*dat++);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	607a      	str	r2, [r7, #4]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff ff2b 	bl	8000d90 <vSdData>
			vSdData(*dat++);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff ff24 	bl	8000d90 <vSdData>
		for(j=0;j<160;j++)
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	2b9f      	cmp	r3, #159	; 0x9f
 8000f52:	ddeb      	ble.n	8000f2c <TFT_Disp128160+0x20>
	for(i1=0;i1<128;i1++)
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	3301      	adds	r3, #1
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f5e:	dde2      	ble.n	8000f26 <TFT_Disp128160+0x1a>
//		{
//		 vSdData(*dat++);
//		 vSdData(*dat++);
//		}
//	}
}
 8000f60:	bf00      	nop
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <display_color>:
	}
}

//显示全屏单一色彩
void display_color(uint color)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	int i1,j;

	lcd_address(0,0,160,128);
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	22a0      	movs	r2, #160	; 0xa0
 8000f74:	2100      	movs	r1, #0
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff ff9c 	bl	8000eb4 <lcd_address>
	for(i1=0;i1<128;i1++)
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	e00e      	b.n	8000fa0 <display_color+0x38>
	{
		for(j=0;j<160;j++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	e005      	b.n	8000f94 <display_color+0x2c>
		{
			data_out_16(color);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff ff33 	bl	8000df4 <data_out_16>
		for(j=0;j<160;j++)
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3301      	adds	r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	2b9f      	cmp	r3, #159	; 0x9f
 8000f98:	ddf6      	ble.n	8000f88 <display_color+0x20>
	for(i1=0;i1<128;i1++)
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8000fa4:	dded      	ble.n	8000f82 <display_color+0x1a>
		{
			data_out_16(color);
		}
	}
	*/
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc4:	4b69      	ldr	r3, [pc, #420]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a68      	ldr	r2, [pc, #416]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fca:	f043 0310 	orr.w	r3, r3, #16
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b66      	ldr	r3, [pc, #408]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fdc:	4b63      	ldr	r3, [pc, #396]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a62      	ldr	r2, [pc, #392]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fe2:	f043 0320 	orr.w	r3, r3, #32
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b60      	ldr	r3, [pc, #384]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0320 	and.w	r3, r3, #32
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	4b5d      	ldr	r3, [pc, #372]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	4a5c      	ldr	r2, [pc, #368]	; (800116c <MX_GPIO_Init+0x1bc>)
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	6193      	str	r3, [r2, #24]
 8001000:	4b5a      	ldr	r3, [pc, #360]	; (800116c <MX_GPIO_Init+0x1bc>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100c:	4b57      	ldr	r3, [pc, #348]	; (800116c <MX_GPIO_Init+0x1bc>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	4a56      	ldr	r2, [pc, #344]	; (800116c <MX_GPIO_Init+0x1bc>)
 8001012:	f043 0308 	orr.w	r3, r3, #8
 8001016:	6193      	str	r3, [r2, #24]
 8001018:	4b54      	ldr	r3, [pc, #336]	; (800116c <MX_GPIO_Init+0x1bc>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f003 0308 	and.w	r3, r3, #8
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, KEY3A_Pin|LED1_DO_Pin|LED_DO_Pin|KEY4_Pin 
 8001024:	2201      	movs	r2, #1
 8001026:	f248 71ce 	movw	r1, #34766	; 0x87ce
 800102a:	4851      	ldr	r0, [pc, #324]	; (8001170 <MX_GPIO_Init+0x1c0>)
 800102c:	f002 f80f 	bl	800304e <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin 
                          |CC2520_CS_GPIO_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8|LED2_Pin|LED1_Pin 
 8001030:	2200      	movs	r2, #0
 8001032:	f248 7102 	movw	r1, #34562	; 0x8702
 8001036:	484f      	ldr	r0, [pc, #316]	; (8001174 <MX_GPIO_Init+0x1c4>)
 8001038:	f002 f809 	bl	800304e <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CC2520_NRST_GPIO_Pin|CC2520_CLK_GPIO_Pin|CC2520_MOSI_GPIO_Pin, GPIO_PIN_SET);
 800103c:	2201      	movs	r2, #1
 800103e:	2170      	movs	r1, #112	; 0x70
 8001040:	484c      	ldr	r0, [pc, #304]	; (8001174 <MX_GPIO_Init+0x1c4>)
 8001042:	f002 f804 	bl	800304e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CC2520_POWEN_GPIO_GPIO_Port, CC2520_POWEN_GPIO_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	2110      	movs	r1, #16
 800104a:	4849      	ldr	r0, [pc, #292]	; (8001170 <MX_GPIO_Init+0x1c0>)
 800104c:	f001 ffff 	bl	800304e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_CE3_Pin|D0_Pin|D1_Pin|D2_Pin 
 8001050:	2201      	movs	r2, #1
 8001052:	f24f 0102 	movw	r1, #61442	; 0xf002
 8001056:	4848      	ldr	r0, [pc, #288]	; (8001178 <MX_GPIO_Init+0x1c8>)
 8001058:	f001 fff9 	bl	800304e <HAL_GPIO_WritePin>
                          |D3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001062:	4845      	ldr	r0, [pc, #276]	; (8001178 <MX_GPIO_Init+0x1c8>)
 8001064:	f001 fff3 	bl	800304e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin|KEY5_Pin|CC2520_GP0_GPIO_Pin;
 8001068:	f247 0320 	movw	r3, #28704	; 0x7020
 800106c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001076:	f107 0310 	add.w	r3, r7, #16
 800107a:	4619      	mov	r1, r3
 800107c:	483c      	ldr	r0, [pc, #240]	; (8001170 <MX_GPIO_Init+0x1c0>)
 800107e:	f001 fe65 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = KEY3A_Pin|LED1_DO_Pin|LED_DO_Pin|KEY4_Pin 
 8001082:	f248 73ce 	movw	r3, #34766	; 0x87ce
 8001086:	613b      	str	r3, [r7, #16]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin 
                          |CC2520_CS_GPIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	4835      	ldr	r0, [pc, #212]	; (8001170 <MX_GPIO_Init+0x1c0>)
 800109c:	f001 fe56 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 PAPin PAPin 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|LED2_Pin|LED1_Pin 
 80010a0:	f248 7302 	movw	r3, #34562	; 0x8702
 80010a4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a6:	2301      	movs	r3, #1
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2302      	movs	r3, #2
 80010b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b2:	f107 0310 	add.w	r3, r7, #16
 80010b6:	4619      	mov	r1, r3
 80010b8:	482e      	ldr	r0, [pc, #184]	; (8001174 <MX_GPIO_Init+0x1c4>)
 80010ba:	f001 fe47 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CC2520_NRST_GPIO_Pin|CC2520_CLK_GPIO_Pin|CC2520_MOSI_GPIO_Pin;
 80010be:	2370      	movs	r3, #112	; 0x70
 80010c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ca:	2303      	movs	r3, #3
 80010cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	4619      	mov	r1, r3
 80010d4:	4827      	ldr	r0, [pc, #156]	; (8001174 <MX_GPIO_Init+0x1c4>)
 80010d6:	f001 fe39 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CC2520_MISO_GPIO_Pin;
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CC2520_MISO_GPIO_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 0310 	add.w	r3, r7, #16
 80010ea:	4619      	mov	r1, r3
 80010ec:	4821      	ldr	r0, [pc, #132]	; (8001174 <MX_GPIO_Init+0x1c4>)
 80010ee:	f001 fe2d 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CC2520_POWEN_GPIO_Pin;
 80010f2:	2310      	movs	r3, #16
 80010f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2302      	movs	r3, #2
 8001100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CC2520_POWEN_GPIO_GPIO_Port, &GPIO_InitStruct);
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	4619      	mov	r1, r3
 8001108:	4819      	ldr	r0, [pc, #100]	; (8001170 <MX_GPIO_Init+0x1c0>)
 800110a:	f001 fe1f 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CC2520_GP1_GPIO_Pin;
 800110e:	2301      	movs	r3, #1
 8001110:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CC2520_GP1_GPIO_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 0310 	add.w	r3, r7, #16
 800111e:	4619      	mov	r1, r3
 8001120:	4815      	ldr	r0, [pc, #84]	; (8001178 <MX_GPIO_Init+0x1c8>)
 8001122:	f001 fe13 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = RS485_CE3_Pin|D0_Pin|D1_Pin|D2_Pin 
 8001126:	f24f 0302 	movw	r3, #61442	; 0xf002
 800112a:	613b      	str	r3, [r7, #16]
                          |D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4619      	mov	r1, r3
 800113e:	480e      	ldr	r0, [pc, #56]	; (8001178 <MX_GPIO_Init+0x1c8>)
 8001140:	f001 fe04 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001144:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001148:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2302      	movs	r3, #2
 8001154:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0310 	add.w	r3, r7, #16
 800115a:	4619      	mov	r1, r3
 800115c:	4806      	ldr	r0, [pc, #24]	; (8001178 <MX_GPIO_Init+0x1c8>)
 800115e:	f001 fdf5 	bl	8002d4c <HAL_GPIO_Init>

}
 8001162:	bf00      	nop
 8001164:	3720      	adds	r7, #32
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000
 8001170:	40011000 	.word	0x40011000
 8001174:	40010800 	.word	0x40010800
 8001178:	40010c00 	.word	0x40010c00

0800117c <delay_init>:
typedef uint32_t u32;
u8 fac_us;


void delay_init(u8 SYSCLK)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
    #if SYSTEM_SUPPORT_OS
        u32 reload;
    #endif

    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001186:	2004      	movs	r0, #4
 8001188:	f001 fcbc 	bl	8002b04 <HAL_SYSTICK_CLKSourceConfig>
    //SysTick  HCLK
    fac_us=SYSCLK;              // OS,fac_us
 800118c:	4a03      	ldr	r2, [pc, #12]	; (800119c <delay_init+0x20>)
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	7013      	strb	r3, [r2, #0]
        SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;// SYSTICK
        SysTick->LOAD=reload;                   // 1/OS_TICKS_PER_SEC
        SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; // SYSTICK
        #else
    #endif
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200007f0 	.word	0x200007f0

080011a0 <delay_us1>:


void delay_us1(u32 nus)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b089      	sub	sp, #36	; 0x24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
    u32 ticks;
    u32 told,tnow,tcnt=0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61bb      	str	r3, [r7, #24]
    u32 reload=SysTick->LOAD;                   //LOAD
 80011ac:	4b19      	ldr	r3, [pc, #100]	; (8001214 <delay_us1+0x74>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	617b      	str	r3, [r7, #20]
    ticks=nus*fac_us;
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <delay_us1+0x78>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	fb02 f303 	mul.w	r3, r2, r3
 80011be:	613b      	str	r3, [r7, #16]
    told=SysTick->VAL;
 80011c0:	4b14      	ldr	r3, [pc, #80]	; (8001214 <delay_us1+0x74>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	61fb      	str	r3, [r7, #28]
    while(1)
    {
        tnow=SysTick->VAL;
 80011c6:	4b13      	ldr	r3, [pc, #76]	; (8001214 <delay_us1+0x74>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	60fb      	str	r3, [r7, #12]
        if(tnow!=told)
 80011cc:	68fa      	ldr	r2, [r7, #12]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d0f8      	beq.n	80011c6 <delay_us1+0x26>
        {
            if(tnow<told)tcnt+=told-tnow;       // SYSTICK.
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d206      	bcs.n	80011ea <delay_us1+0x4a>
 80011dc:	69fa      	ldr	r2, [r7, #28]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4413      	add	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
 80011e8:	e007      	b.n	80011fa <delay_us1+0x5a>
            else tcnt+=reload-tnow+told;
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	1ad2      	subs	r2, r2, r3
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	4413      	add	r3, r2
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4413      	add	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
            told=tnow;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	61fb      	str	r3, [r7, #28]
            if(tcnt>=ticks)break;
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	429a      	cmp	r2, r3
 8001204:	d200      	bcs.n	8001208 <delay_us1+0x68>
        tnow=SysTick->VAL;
 8001206:	e7de      	b.n	80011c6 <delay_us1+0x26>
            if(tcnt>=ticks)break;
 8001208:	bf00      	nop
        }
    }
}
 800120a:	bf00      	nop
 800120c:	3724      	adds	r7, #36	; 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr
 8001214:	e000e010 	.word	0xe000e010
 8001218:	200007f0 	.word	0x200007f0

0800121c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001220:	f001 fade 	bl	80027e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001224:	f000 f89e 	bl	8001364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001228:	f7ff fec2 	bl	8000fb0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800122c:	f000 fd6a 	bl	8001d04 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001230:	f000 fe02 	bl	8001e38 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001234:	f000 ff0c 	bl	8002050 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001238:	f000 ff34 	bl	80020a4 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800123c:	f000 fdae 	bl	8001d9c <MX_TIM3_Init>
  MX_USB_PCD_Init();
 8001240:	f000 ffe8 	bl	8002214 <MX_USB_PCD_Init>
  MX_TIM5_Init();
 8001244:	f000 fe46 	bl	8001ed4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_Base_Start_IT(&htim3);
 8001248:	4839      	ldr	r0, [pc, #228]	; (8001330 <main+0x114>)
 800124a:	f002 fd0e 	bl	8003c6a <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800124e:	4839      	ldr	r0, [pc, #228]	; (8001334 <main+0x118>)
 8001250:	f002 fd0b 	bl	8003c6a <HAL_TIM_Base_Start_IT>
  RR=0; GG=0; BB=0;
 8001254:	4b38      	ldr	r3, [pc, #224]	; (8001338 <main+0x11c>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	4b38      	ldr	r3, [pc, #224]	; (800133c <main+0x120>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	4b37      	ldr	r3, [pc, #220]	; (8001340 <main+0x124>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
  FLAG_RECEIVE_OK1=1;
 8001266:	4a37      	ldr	r2, [pc, #220]	; (8001344 <main+0x128>)
 8001268:	7813      	ldrb	r3, [r2, #0]
 800126a:	f043 0304 	orr.w	r3, r3, #4
 800126e:	7013      	strb	r3, [r2, #0]
  fre_set=0;
 8001270:	4b35      	ldr	r3, [pc, #212]	; (8001348 <main+0x12c>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart3,(uint8_t *)cRxBuffer,13); //
 8001276:	220d      	movs	r2, #13
 8001278:	4934      	ldr	r1, [pc, #208]	; (800134c <main+0x130>)
 800127a:	4835      	ldr	r0, [pc, #212]	; (8001350 <main+0x134>)
 800127c:	f003 f8d9 	bl	8004432 <HAL_UART_Receive_IT>
 // delay_init(72);

  reset_ws2812();
 8001280:	f001 f808 	bl	8002294 <reset_ws2812>
  reset_ws2812_1();
 8001284:	f001 f816 	bl	80022b4 <reset_ws2812_1>
  RGB_close1();
 8001288:	f001 fa60 	bl	800274c <RGB_close1>
  RGB_close();
 800128c:	f001 fa3a 	bl	8002704 <RGB_close>
	while(HAL_UART_Transmit_IT(&huart3, (uint8_t *)TX_BUFF_WENXIN, sizeof(TX_BUFF_WENXIN))!=HAL_OK)
	{
		;
	}
	*/
  lcd_init();
 8001290:	f7ff fdc6 	bl	8000e20 <lcd_init>
  TFT_Disp128160(gImage_Peaks_logo);
 8001294:	482f      	ldr	r0, [pc, #188]	; (8001354 <main+0x138>)
 8001296:	f7ff fe39 	bl	8000f0c <TFT_Disp128160>
	  HAL_GPIO_WritePin(RS485_CE3_GPIO_Port, RS485_CE3_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2102      	movs	r1, #2
 800129e:	482e      	ldr	r0, [pc, #184]	; (8001358 <main+0x13c>)
 80012a0:	f001 fed5 	bl	800304e <HAL_GPIO_WritePin>

	  HAL_Delay(1);//延时大概 1mS
 80012a4:	2001      	movs	r0, #1
 80012a6:	f001 fafd 	bl	80028a4 <HAL_Delay>
	  CC2520_GPIO_Config();
 80012aa:	f7ff f801 	bl	80002b0 <CC2520_GPIO_Config>
	  //--------------------------SPI初始化函�??????---------------------------
		CC2520_SPI_Init();
 80012ae:	f7ff faa9 	bl	8000804 <CC2520_SPI_Init>
		CC2520_Init(0);
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff f86a 	bl	800038c <CC2520_Init>
		//CC2520_SetRxMode();		//设置为接收模式
		//CC2520_Command(CMD_SXOSCOFF);
		//CC2520_IntoActMode_Init();
	 // CC2520_Init(0);
	  flag_CC2520_Search=0;
 80012b8:	4a28      	ldr	r2, [pc, #160]	; (800135c <main+0x140>)
 80012ba:	7813      	ldrb	r3, [r2, #0]
 80012bc:	f36f 0382 	bfc	r3, #2, #1
 80012c0:	7013      	strb	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(CC2520_RxPacket())		//判断RF2520接收
 80012c2:	f7ff f9ff 	bl	80006c4 <CC2520_RxPacket>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <main+0xb8>
		{
			//time_cc2520_no_rx=0;
			CC2520_ReadRXFIFO();	//数据接收
 80012cc:	f7ff fba8 	bl	8000a20 <CC2520_ReadRXFIFO>
			cc2520_data_load();
 80012d0:	f7ff fbe4 	bl	8000a9c <cc2520_data_load>
		}

		if(flag_CC2520_Search)
 80012d4:	4b21      	ldr	r3, [pc, #132]	; (800135c <main+0x140>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d006      	beq.n	80012f0 <main+0xd4>
		{
			flag_CC2520_Search=0;
 80012e2:	4a1e      	ldr	r2, [pc, #120]	; (800135c <main+0x140>)
 80012e4:	7813      	ldrb	r3, [r2, #0]
 80012e6:	f36f 0382 	bfc	r3, #2, #1
 80012ea:	7013      	strb	r3, [r2, #0]
			CC2520_Search();
 80012ec:	f7ff fb54 	bl	8000998 <CC2520_Search>
			CC2520_Init(fre_set);
			CC2520_IntoActMode_Init();
			CC2520_SetRxMode();		//设置为接收模�??????
		}
		*/
      if(FLAG_RECEIVE_OK)
 80012f0:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <main+0x144>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0e1      	beq.n	80012c2 <main+0xa6>
      {
    	  FLAG_RECEIVE_OK=0;
 80012fe:	4a18      	ldr	r2, [pc, #96]	; (8001360 <main+0x144>)
 8001300:	7813      	ldrb	r3, [r2, #0]
 8001302:	f36f 13c7 	bfc	r3, #7, #1
 8001306:	7013      	strb	r3, [r2, #0]
	      HAL_GPIO_WritePin(GPIOB, RS485_CE3_Pin, GPIO_PIN_SET);
 8001308:	2201      	movs	r2, #1
 800130a:	2102      	movs	r1, #2
 800130c:	4812      	ldr	r0, [pc, #72]	; (8001358 <main+0x13c>)
 800130e:	f001 fe9e 	bl	800304e <HAL_GPIO_WritePin>
	      HAL_Delay(2);//延时大概 1mS
 8001312:	2002      	movs	r0, #2
 8001314:	f001 fac6 	bl	80028a4 <HAL_Delay>
    	  IOT_PROCESS();	//IOT处理进程
 8001318:	f000 fa9e 	bl	8001858 <IOT_PROCESS>
				;
			}
			*/
    	//}

		  HAL_GPIO_WritePin(GPIOB, RS485_CE3_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	2102      	movs	r1, #2
 8001320:	480d      	ldr	r0, [pc, #52]	; (8001358 <main+0x13c>)
 8001322:	f001 fe94 	bl	800304e <HAL_GPIO_WritePin>
		  HAL_Delay(1);//延时大概 1mS
 8001326:	2001      	movs	r0, #1
 8001328:	f001 fabc 	bl	80028a4 <HAL_Delay>
		if(CC2520_RxPacket())		//判断RF2520接收
 800132c:	e7c9      	b.n	80012c2 <main+0xa6>
 800132e:	bf00      	nop
 8001330:	200007b0 	.word	0x200007b0
 8001334:	200005e4 	.word	0x200005e4
 8001338:	20000dd6 	.word	0x20000dd6
 800133c:	20000dd0 	.word	0x20000dd0
 8001340:	20000dd8 	.word	0x20000dd8
 8001344:	20000164 	.word	0x20000164
 8001348:	20000489 	.word	0x20000489
 800134c:	2000083c 	.word	0x2000083c
 8001350:	20000628 	.word	0x20000628
 8001354:	08004c84 	.word	0x08004c84
 8001358:	40010c00 	.word	0x40010c00
 800135c:	20000058 	.word	0x20000058
 8001360:	20000054 	.word	0x20000054

08001364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b096      	sub	sp, #88	; 0x58
 8001368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800136e:	2228      	movs	r2, #40	; 0x28
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fc5c 	bl	8004c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]
 8001396:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001398:	2301      	movs	r3, #1
 800139a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800139c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a6:	2301      	movs	r3, #1
 80013a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013aa:	2302      	movs	r3, #2
 80013ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013b4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013b8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013be:	4618      	mov	r0, r3
 80013c0:	f001 ff56 	bl	8003270 <HAL_RCC_OscConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80013ca:	f000 fbdd 	bl	8001b88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ce:	230f      	movs	r3, #15
 80013d0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d2:	2302      	movs	r3, #2
 80013d4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	2102      	movs	r1, #2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f002 f9c0 	bl	8003770 <HAL_RCC_ClockConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80013f6:	f000 fbc7 	bl	8001b88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013fa:	2310      	movs	r3, #16
 80013fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fb4f 	bl	8003aa8 <HAL_RCCEx_PeriphCLKConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001410:	f000 fbba 	bl	8001b88 <Error_Handler>
  }
}
 8001414:	bf00      	nop
 8001416:	3758      	adds	r7, #88	; 0x58
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

	if (htim->Instance == htim2.Instance)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4bae      	ldr	r3, [pc, #696]	; (80016e4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	429a      	cmp	r2, r3
 800142e:	d10e      	bne.n	800144e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		FLAG_RECEIVE_OK = 1;	//断帧机制   20ms没接收到数据，判断为1 �????????????
 8001430:	4aad      	ldr	r2, [pc, #692]	; (80016e8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001432:	7813      	ldrb	r3, [r2, #0]
 8001434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001438:	7013      	strb	r3, [r2, #0]

		Rx_LEN=Rx_count_UART3;
 800143a:	4bac      	ldr	r3, [pc, #688]	; (80016ec <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	4bac      	ldr	r3, [pc, #688]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001440:	701a      	strb	r2, [r3, #0]
		Rx_count_UART3=0;
 8001442:	4baa      	ldr	r3, [pc, #680]	; (80016ec <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim2);//关闭定时
 8001448:	48a6      	ldr	r0, [pc, #664]	; (80016e4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800144a:	f002 fc31 	bl	8003cb0 <HAL_TIM_Base_Stop_IT>
	}
	if (htim->Instance == htim3.Instance)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4ba8      	ldr	r3, [pc, #672]	; (80016f4 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	f040 818f 	bne.w	800177a <HAL_TIM_PeriodElapsedCallback+0x35e>
	{
		cc2520_rx_cycle++;
 800145c:	4ba6      	ldr	r3, [pc, #664]	; (80016f8 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	b29a      	uxth	r2, r3
 8001464:	4ba4      	ldr	r3, [pc, #656]	; (80016f8 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001466:	801a      	strh	r2, [r3, #0]
		time_cc2520_no_rx++;
 8001468:	4ba4      	ldr	r3, [pc, #656]	; (80016fc <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	3301      	adds	r3, #1
 800146e:	4aa3      	ldr	r2, [pc, #652]	; (80016fc <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001470:	6013      	str	r3, [r2, #0]
		time_delay++;
 8001472:	4ba3      	ldr	r3, [pc, #652]	; (8001700 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	3301      	adds	r3, #1
 8001478:	4aa1      	ldr	r2, [pc, #644]	; (8001700 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800147a:	6013      	str	r3, [r2, #0]
		time3_20ms++;
 800147c:	4ba1      	ldr	r3, [pc, #644]	; (8001704 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	3301      	adds	r3, #1
 8001482:	b29a      	uxth	r2, r3
 8001484:	4b9f      	ldr	r3, [pc, #636]	; (8001704 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001486:	801a      	strh	r2, [r3, #0]
		if(time3_20ms>25)
 8001488:	4b9e      	ldr	r3, [pc, #632]	; (8001704 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	2b19      	cmp	r3, #25
 800148e:	d90e      	bls.n	80014ae <HAL_TIM_PeriodElapsedCallback+0x92>
		{
			time3_20ms=0;
 8001490:	4b9c      	ldr	r3, [pc, #624]	; (8001704 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]
			if(flag_cc2520_ok)
 8001496:	4b9c      	ldr	r3, [pc, #624]	; (8001708 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d004      	beq.n	80014ae <HAL_TIM_PeriodElapsedCallback+0x92>
			{
				HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80014a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a8:	4898      	ldr	r0, [pc, #608]	; (800170c <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80014aa:	f001 fde8 	bl	800307e <HAL_GPIO_TogglePin>
			}
		}

		SET_KEY3_0;
 80014ae:	4b98      	ldr	r3, [pc, #608]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	4a97      	ldr	r2, [pc, #604]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80014b8:	60d3      	str	r3, [r2, #12]
		SET_KEY4_1;
 80014ba:	4b95      	ldr	r3, [pc, #596]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	4a94      	ldr	r2, [pc, #592]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014c0:	f043 0308 	orr.w	r3, r3, #8
 80014c4:	60d3      	str	r3, [r2, #12]
		//asm("nop");asm("nop");
		  if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin)==0)	//SW1
 80014c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ca:	4891      	ldr	r0, [pc, #580]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80014cc:	f001 fda8 	bl	8003020 <HAL_GPIO_ReadPin>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d112      	bne.n	80014fc <HAL_TIM_PeriodElapsedCallback+0xe0>
		  {
			  g_u8Time20ms_1++;
 80014d6:	4b8f      	ldr	r3, [pc, #572]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	3301      	adds	r3, #1
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	4b8d      	ldr	r3, [pc, #564]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014e0:	701a      	strb	r2, [r3, #0]
			  if(g_u8Time20ms_1>1)
 80014e2:	4b8c      	ldr	r3, [pc, #560]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d927      	bls.n	800153a <HAL_TIM_PeriodElapsedCallback+0x11e>
			  {
				  g_u8Time20ms_1=3;
 80014ea:	4b8a      	ldr	r3, [pc, #552]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014ec:	2203      	movs	r2, #3
 80014ee:	701a      	strb	r2, [r3, #0]
				  key1_in_Flag=1;
 80014f0:	4a89      	ldr	r2, [pc, #548]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80014f2:	7813      	ldrb	r3, [r2, #0]
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	7013      	strb	r3, [r2, #0]
 80014fa:	e01e      	b.n	800153a <HAL_TIM_PeriodElapsedCallback+0x11e>
			  }
		  }
		  else
		  {
			  g_u8Time20ms_1=0;
 80014fc:	4b85      	ldr	r3, [pc, #532]	; (8001714 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	701a      	strb	r2, [r3, #0]
			  if(key1_in_Flag)
 8001502:	4b85      	ldr	r3, [pc, #532]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d014      	beq.n	800153a <HAL_TIM_PeriodElapsedCallback+0x11e>
			  {
				  key1_in_Flag=0;
 8001510:	4a81      	ldr	r2, [pc, #516]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001512:	7813      	ldrb	r3, [r2, #0]
 8001514:	f36f 0300 	bfc	r3, #0, #1
 8001518:	7013      	strb	r3, [r2, #0]
				  RR=25; GG=0; BB=0;
 800151a:	4b80      	ldr	r3, [pc, #512]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x300>)
 800151c:	2219      	movs	r2, #25
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	4b7f      	ldr	r3, [pc, #508]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]
 8001526:	4b7f      	ldr	r3, [pc, #508]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
				 // HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
				  ID_ARM_UP_A[5]=0x01;
 800152c:	4b7e      	ldr	r3, [pc, #504]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800152e:	2201      	movs	r2, #1
 8001530:	715a      	strb	r2, [r3, #5]
				  send_string_data();
 8001532:	f001 f897 	bl	8002664 <send_string_data>
				  send_string_data1();
 8001536:	f001 f8d1 	bl	80026dc <send_string_data1>
				  //send_image(gImage_8);
			  }
		  }
		  if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin)==0)	//SW3
 800153a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800153e:	4874      	ldr	r0, [pc, #464]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001540:	f001 fd6e 	bl	8003020 <HAL_GPIO_ReadPin>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d112      	bne.n	8001570 <HAL_TIM_PeriodElapsedCallback+0x154>
		  {
			  g_u8Time20ms_2++;
 800154a:	4b78      	ldr	r3, [pc, #480]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x310>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	3301      	adds	r3, #1
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4b76      	ldr	r3, [pc, #472]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001554:	701a      	strb	r2, [r3, #0]
			  if(g_u8Time20ms_2>1)
 8001556:	4b75      	ldr	r3, [pc, #468]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d927      	bls.n	80015ae <HAL_TIM_PeriodElapsedCallback+0x192>
			  {
				  g_u8Time20ms_2=3;
 800155e:	4b73      	ldr	r3, [pc, #460]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001560:	2203      	movs	r2, #3
 8001562:	701a      	strb	r2, [r3, #0]
				  key2_in_Flag=1;
 8001564:	4a6c      	ldr	r2, [pc, #432]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001566:	7813      	ldrb	r3, [r2, #0]
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	7013      	strb	r3, [r2, #0]
 800156e:	e01e      	b.n	80015ae <HAL_TIM_PeriodElapsedCallback+0x192>
			  }
		  }
		  else
		  {
			  g_u8Time20ms_2=0;
 8001570:	4b6e      	ldr	r3, [pc, #440]	; (800172c <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
			  if(key2_in_Flag)
 8001576:	4b68      	ldr	r3, [pc, #416]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b00      	cmp	r3, #0
 8001582:	d014      	beq.n	80015ae <HAL_TIM_PeriodElapsedCallback+0x192>
			  {
				  key2_in_Flag=0;
 8001584:	4a64      	ldr	r2, [pc, #400]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001586:	7813      	ldrb	r3, [r2, #0]
 8001588:	f36f 0341 	bfc	r3, #1, #1
 800158c:	7013      	strb	r3, [r2, #0]
				  ID_ARM_UP_A[5]=0x03;
 800158e:	4b66      	ldr	r3, [pc, #408]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001590:	2203      	movs	r2, #3
 8001592:	715a      	strb	r2, [r3, #5]
				  //send_image(gImage_9);
				  RR=0; GG=0; BB=25;
 8001594:	4b61      	ldr	r3, [pc, #388]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
 800159a:	4b61      	ldr	r3, [pc, #388]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	4b60      	ldr	r3, [pc, #384]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80015a2:	2219      	movs	r2, #25
 80015a4:	701a      	strb	r2, [r3, #0]
				  send_string_data();
 80015a6:	f001 f85d 	bl	8002664 <send_string_data>
				  send_string_data1();
 80015aa:	f001 f897 	bl	80026dc <send_string_data1>
			  }
		  }

		SET_KEY3_1;
 80015ae:	4b58      	ldr	r3, [pc, #352]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	4a57      	ldr	r2, [pc, #348]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015b8:	60d3      	str	r3, [r2, #12]
		SET_KEY4_0;
 80015ba:	4b55      	ldr	r3, [pc, #340]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	4a54      	ldr	r2, [pc, #336]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015c0:	f023 0308 	bic.w	r3, r3, #8
 80015c4:	60d3      	str	r3, [r2, #12]
		//asm("nop");asm("nop");
		  if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin)==0)	//SW2
 80015c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ca:	4851      	ldr	r0, [pc, #324]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015cc:	f001 fd28 	bl	8003020 <HAL_GPIO_ReadPin>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d112      	bne.n	80015fc <HAL_TIM_PeriodElapsedCallback+0x1e0>
		  {
			  g_u8Time20ms_3++;
 80015d6:	4b56      	ldr	r3, [pc, #344]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	3301      	adds	r3, #1
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	4b54      	ldr	r3, [pc, #336]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015e0:	701a      	strb	r2, [r3, #0]
			  if(g_u8Time20ms_3>1)
 80015e2:	4b53      	ldr	r3, [pc, #332]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d927      	bls.n	800163a <HAL_TIM_PeriodElapsedCallback+0x21e>
			  {
				  g_u8Time20ms_3=3;
 80015ea:	4b51      	ldr	r3, [pc, #324]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015ec:	2203      	movs	r2, #3
 80015ee:	701a      	strb	r2, [r3, #0]
				  key3_in_Flag=1;
 80015f0:	4a49      	ldr	r2, [pc, #292]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80015f2:	7813      	ldrb	r3, [r2, #0]
 80015f4:	f043 0304 	orr.w	r3, r3, #4
 80015f8:	7013      	strb	r3, [r2, #0]
 80015fa:	e01e      	b.n	800163a <HAL_TIM_PeriodElapsedCallback+0x21e>
			  }
		  }
		  else
		  {
			  g_u8Time20ms_3=0;
 80015fc:	4b4c      	ldr	r3, [pc, #304]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
			  if(key3_in_Flag)
 8001602:	4b45      	ldr	r3, [pc, #276]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d014      	beq.n	800163a <HAL_TIM_PeriodElapsedCallback+0x21e>
			  {
				  key3_in_Flag=0;
 8001610:	4a41      	ldr	r2, [pc, #260]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001612:	7813      	ldrb	r3, [r2, #0]
 8001614:	f36f 0382 	bfc	r3, #2, #1
 8001618:	7013      	strb	r3, [r2, #0]
				  ID_ARM_UP_A[5]=0x02;
 800161a:	4b43      	ldr	r3, [pc, #268]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800161c:	2202      	movs	r2, #2
 800161e:	715a      	strb	r2, [r3, #5]
				 // send_image(gImage_8);
				  RR=0; GG=25; BB=0;
 8001620:	4b3e      	ldr	r3, [pc, #248]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
 8001626:	4b3e      	ldr	r3, [pc, #248]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001628:	2219      	movs	r2, #25
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	4b3d      	ldr	r3, [pc, #244]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
				  send_string_data();
 8001632:	f001 f817 	bl	8002664 <send_string_data>
				  send_string_data1();
 8001636:	f001 f851 	bl	80026dc <send_string_data1>
			  }
		  }
		  if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin)==0)	//SW4
 800163a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800163e:	4834      	ldr	r0, [pc, #208]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001640:	f001 fcee 	bl	8003020 <HAL_GPIO_ReadPin>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d112      	bne.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x254>
		  {
			  g_u8Time20ms_4++;
 800164a:	4b3a      	ldr	r3, [pc, #232]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b38      	ldr	r3, [pc, #224]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001654:	701a      	strb	r2, [r3, #0]
			  if(g_u8Time20ms_4>1)
 8001656:	4b37      	ldr	r3, [pc, #220]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d927      	bls.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x292>
			  {
				  g_u8Time20ms_4=3;
 800165e:	4b35      	ldr	r3, [pc, #212]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001660:	2203      	movs	r2, #3
 8001662:	701a      	strb	r2, [r3, #0]
				  key4_in_Flag=1;
 8001664:	4a2c      	ldr	r2, [pc, #176]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001666:	7813      	ldrb	r3, [r2, #0]
 8001668:	f043 0308 	orr.w	r3, r3, #8
 800166c:	7013      	strb	r3, [r2, #0]
 800166e:	e01e      	b.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x292>
			  }
		  }
		  else
		  {
			  g_u8Time20ms_4=0;
 8001670:	4b30      	ldr	r3, [pc, #192]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
			  if(key4_in_Flag)
 8001676:	4b28      	ldr	r3, [pc, #160]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b00      	cmp	r3, #0
 8001682:	d014      	beq.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x292>
			  {
				  key4_in_Flag=0;
 8001684:	4a24      	ldr	r2, [pc, #144]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001686:	7813      	ldrb	r3, [r2, #0]
 8001688:	f36f 03c3 	bfc	r3, #3, #1
 800168c:	7013      	strb	r3, [r2, #0]
				  ID_ARM_UP_A[5]=0x04;
 800168e:	4b26      	ldr	r3, [pc, #152]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001690:	2204      	movs	r2, #4
 8001692:	715a      	strb	r2, [r3, #5]
				  //send_image(gImage_9);
				  RR=25; GG=25; BB=25;
 8001694:	4b21      	ldr	r3, [pc, #132]	; (800171c <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001696:	2219      	movs	r2, #25
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800169c:	2219      	movs	r2, #25
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	4b20      	ldr	r3, [pc, #128]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80016a2:	2219      	movs	r2, #25
 80016a4:	701a      	strb	r2, [r3, #0]
				  send_string_data();
 80016a6:	f000 ffdd 	bl	8002664 <send_string_data>
				  send_string_data1();
 80016aa:	f001 f817 	bl	80026dc <send_string_data1>
			  }
		  }
		  if(HAL_GPIO_ReadPin(KEY5_GPIO_Port, KEY5_Pin)==0)
 80016ae:	2120      	movs	r1, #32
 80016b0:	4817      	ldr	r0, [pc, #92]	; (8001710 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80016b2:	f001 fcb5 	bl	8003020 <HAL_GPIO_ReadPin>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d13f      	bne.n	800173c <HAL_TIM_PeriodElapsedCallback+0x320>
		  {
			  g_u8Time20ms_5++;
 80016bc:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	3301      	adds	r3, #1
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80016c6:	701a      	strb	r2, [r3, #0]
			  if(g_u8Time20ms_5>1)
 80016c8:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d954      	bls.n	800177a <HAL_TIM_PeriodElapsedCallback+0x35e>
			  {
				  g_u8Time20ms_5=3;
 80016d0:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80016d2:	2203      	movs	r2, #3
 80016d4:	701a      	strb	r2, [r3, #0]
				  key5_in_Flag=1;
 80016d6:	4a10      	ldr	r2, [pc, #64]	; (8001718 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80016d8:	7813      	ldrb	r3, [r2, #0]
 80016da:	f043 0320 	orr.w	r3, r3, #32
 80016de:	7013      	strb	r3, [r2, #0]
 80016e0:	e04b      	b.n	800177a <HAL_TIM_PeriodElapsedCallback+0x35e>
 80016e2:	bf00      	nop
 80016e4:	20000a10 	.word	0x20000a10
 80016e8:	20000054 	.word	0x20000054
 80016ec:	2000076b 	.word	0x2000076b
 80016f0:	20000624 	.word	0x20000624
 80016f4:	200007b0 	.word	0x200007b0
 80016f8:	20000550 	.word	0x20000550
 80016fc:	2000015c 	.word	0x2000015c
 8001700:	20000380 	.word	0x20000380
 8001704:	20000044 	.word	0x20000044
 8001708:	20000058 	.word	0x20000058
 800170c:	40010800 	.word	0x40010800
 8001710:	40011000 	.word	0x40011000
 8001714:	20000b5e 	.word	0x20000b5e
 8001718:	2000004c 	.word	0x2000004c
 800171c:	20000dd6 	.word	0x20000dd6
 8001720:	20000dd0 	.word	0x20000dd0
 8001724:	20000dd8 	.word	0x20000dd8
 8001728:	2000000c 	.word	0x2000000c
 800172c:	20000905 	.word	0x20000905
 8001730:	20000b60 	.word	0x20000b60
 8001734:	200007ac 	.word	0x200007ac
 8001738:	2000098c 	.word	0x2000098c
			  }
		  }
		  else
		  {
			  g_u8Time20ms_5=0;
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x390>)
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
			  if(key5_in_Flag)
 8001742:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d014      	beq.n	800177a <HAL_TIM_PeriodElapsedCallback+0x35e>
			  {
				  key5_in_Flag=0;
 8001750:	4a17      	ldr	r2, [pc, #92]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001752:	7813      	ldrb	r3, [r2, #0]
 8001754:	f36f 1345 	bfc	r3, #5, #1
 8001758:	7013      	strb	r3, [r2, #0]
				  ID_ARM_UP_A[5]=0x05;
 800175a:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800175c:	2205      	movs	r2, #5
 800175e:	715a      	strb	r2, [r3, #5]
				  RR=0; GG=0; BB=0;
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
				  send_string_data();
 8001772:	f000 ff77 	bl	8002664 <send_string_data>
				  send_string_data1();
 8001776:	f000 ffb1 	bl	80026dc <send_string_data1>
					}
					*/
			  }
		  }
	}
	if (htim->Instance == htim4.Instance)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	d10d      	bne.n	80017a2 <HAL_TIM_PeriodElapsedCallback+0x386>
	{
		////HAL_GPIO_TogglePin(LED_DO_GPIO_Port, LED_DO_Pin);
		////HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
    	if(FLAG_RECEIVE_OK1)
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	d006      	beq.n	80017a2 <HAL_TIM_PeriodElapsedCallback+0x386>
    	{
    		FLAG_RECEIVE_OK1=0;
 8001794:	4a0c      	ldr	r2, [pc, #48]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8001796:	7813      	ldrb	r3, [r2, #0]
 8001798:	f36f 0382 	bfc	r3, #2, #1
 800179c:	7013      	strb	r3, [r2, #0]
    		send_string_data1();
 800179e:	f000 ff9d 	bl	80026dc <send_string_data1>
    		//send_string_data1();
    		//send_string_data1();
    		//send_string_data1();
    	}
	}
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2000098c 	.word	0x2000098c
 80017b0:	2000004c 	.word	0x2000004c
 80017b4:	2000000c 	.word	0x2000000c
 80017b8:	20000dd6 	.word	0x20000dd6
 80017bc:	20000dd0 	.word	0x20000dd0
 80017c0:	20000dd8 	.word	0x20000dd8
 80017c4:	200005e4 	.word	0x200005e4
 80017c8:	20000164 	.word	0x20000164

080017cc <HAL_UART_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param huart: uart handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if(huart==&huart1)
  {

  }

  if(huart==&huart3)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a1b      	ldr	r2, [pc, #108]	; (8001844 <HAL_UART_RxCpltCallback+0x78>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d12f      	bne.n	800183c <HAL_UART_RxCpltCallback+0x70>
  {
		__HAL_TIM_SET_COUNTER(&htim2,0);
 80017dc:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	; 0x24
		Rxbuff3[Rx_count_UART3++] = cRxBuffer[0];
 80017e4:	4b19      	ldr	r3, [pc, #100]	; (800184c <HAL_UART_RxCpltCallback+0x80>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	b2d1      	uxtb	r1, r2
 80017ec:	4a17      	ldr	r2, [pc, #92]	; (800184c <HAL_UART_RxCpltCallback+0x80>)
 80017ee:	7011      	strb	r1, [r2, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <HAL_UART_RxCpltCallback+0x84>)
 80017f4:	7819      	ldrb	r1, [r3, #0]
 80017f6:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_UART_RxCpltCallback+0x88>)
 80017f8:	5499      	strb	r1, [r3, r2]
		if((Rxbuff3[0]=='R'))
 80017fa:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_UART_RxCpltCallback+0x88>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b52      	cmp	r3, #82	; 0x52
 8001800:	d108      	bne.n	8001814 <HAL_UART_RxCpltCallback+0x48>
		{
			__HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_UPDATE);
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f06f 0201 	mvn.w	r2, #1
 800180a:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 800180c:	480e      	ldr	r0, [pc, #56]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 800180e:	f002 fa2c 	bl	8003c6a <HAL_TIM_Base_Start_IT>
 8001812:	e00e      	b.n	8001832 <HAL_UART_RxCpltCallback+0x66>
			//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
		}
		else
		{
			__HAL_TIM_SET_COUNTER(&htim2,0);
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2200      	movs	r2, #0
 800181a:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_UPDATE);
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f06f 0201 	mvn.w	r2, #1
 8001824:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8001826:	4808      	ldr	r0, [pc, #32]	; (8001848 <HAL_UART_RxCpltCallback+0x7c>)
 8001828:	f002 fa1f 	bl	8003c6a <HAL_TIM_Base_Start_IT>
			Rx_count_UART3=0;
 800182c:	4b07      	ldr	r3, [pc, #28]	; (800184c <HAL_UART_RxCpltCallback+0x80>)
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]
		if(Rx_count_UART3>=7)
		{
		  Rx_count_UART3=0;
		}
		*/
		HAL_UART_Receive_IT(&huart3,(uint8_t *)cRxBuffer,1);
 8001832:	2201      	movs	r2, #1
 8001834:	4906      	ldr	r1, [pc, #24]	; (8001850 <HAL_UART_RxCpltCallback+0x84>)
 8001836:	4803      	ldr	r0, [pc, #12]	; (8001844 <HAL_UART_RxCpltCallback+0x78>)
 8001838:	f002 fdfb 	bl	8004432 <HAL_UART_Receive_IT>
  }




}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000628 	.word	0x20000628
 8001848:	20000a10 	.word	0x20000a10
 800184c:	2000076b 	.word	0x2000076b
 8001850:	2000083c 	.word	0x2000083c
 8001854:	20000a94 	.word	0x20000a94

08001858 <IOT_PROCESS>:
/******************************************/
void IOT_PROCESS(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
	//if((Rxbuff3[0]=='R'))
    if((Rxbuff3[0]=='R')&&(Rxbuff3[Rx_LEN-1]=='*'))
 800185c:	4b95      	ldr	r3, [pc, #596]	; (8001ab4 <IOT_PROCESS+0x25c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b52      	cmp	r3, #82	; 0x52
 8001862:	f040 8175 	bne.w	8001b50 <IOT_PROCESS+0x2f8>
 8001866:	4b94      	ldr	r3, [pc, #592]	; (8001ab8 <IOT_PROCESS+0x260>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	3b01      	subs	r3, #1
 800186c:	4a91      	ldr	r2, [pc, #580]	; (8001ab4 <IOT_PROCESS+0x25c>)
 800186e:	5cd3      	ldrb	r3, [r2, r3]
 8001870:	2b2a      	cmp	r3, #42	; 0x2a
 8001872:	f040 816d 	bne.w	8001b50 <IOT_PROCESS+0x2f8>
    {
       FLAG_RECEIVE_OK1=1;
 8001876:	4a91      	ldr	r2, [pc, #580]	; (8001abc <IOT_PROCESS+0x264>)
 8001878:	7813      	ldrb	r3, [r2, #0]
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	7013      	strb	r3, [r2, #0]
       for(i=0;i<Rx_LEN-1;i++)
 8001880:	4b8f      	ldr	r3, [pc, #572]	; (8001ac0 <IOT_PROCESS+0x268>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
 8001886:	e028      	b.n	80018da <IOT_PROCESS+0x82>
       {
    	   if(Rxbuff3[i]=='R')
 8001888:	4b8d      	ldr	r3, [pc, #564]	; (8001ac0 <IOT_PROCESS+0x268>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b89      	ldr	r3, [pc, #548]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001890:	5c9b      	ldrb	r3, [r3, r2]
 8001892:	2b52      	cmp	r3, #82	; 0x52
 8001894:	d104      	bne.n	80018a0 <IOT_PROCESS+0x48>
    	   {
    		   R_BIT=i;
 8001896:	4b8a      	ldr	r3, [pc, #552]	; (8001ac0 <IOT_PROCESS+0x268>)
 8001898:	781a      	ldrb	r2, [r3, #0]
 800189a:	4b8a      	ldr	r3, [pc, #552]	; (8001ac4 <IOT_PROCESS+0x26c>)
 800189c:	701a      	strb	r2, [r3, #0]
 800189e:	e016      	b.n	80018ce <IOT_PROCESS+0x76>
    	   }
    	   else if(Rxbuff3[i]=='G')
 80018a0:	4b87      	ldr	r3, [pc, #540]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b83      	ldr	r3, [pc, #524]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80018a8:	5c9b      	ldrb	r3, [r3, r2]
 80018aa:	2b47      	cmp	r3, #71	; 0x47
 80018ac:	d104      	bne.n	80018b8 <IOT_PROCESS+0x60>
    	   {
    		   G_BIT=i;
 80018ae:	4b84      	ldr	r3, [pc, #528]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018b0:	781a      	ldrb	r2, [r3, #0]
 80018b2:	4b85      	ldr	r3, [pc, #532]	; (8001ac8 <IOT_PROCESS+0x270>)
 80018b4:	701a      	strb	r2, [r3, #0]
 80018b6:	e00a      	b.n	80018ce <IOT_PROCESS+0x76>
    	   }
    	   else if(Rxbuff3[i]=='B')
 80018b8:	4b81      	ldr	r3, [pc, #516]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b7d      	ldr	r3, [pc, #500]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80018c0:	5c9b      	ldrb	r3, [r3, r2]
 80018c2:	2b42      	cmp	r3, #66	; 0x42
 80018c4:	d103      	bne.n	80018ce <IOT_PROCESS+0x76>
    	   {
    		   B_BIT=i;
 80018c6:	4b7e      	ldr	r3, [pc, #504]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018c8:	781a      	ldrb	r2, [r3, #0]
 80018ca:	4b80      	ldr	r3, [pc, #512]	; (8001acc <IOT_PROCESS+0x274>)
 80018cc:	701a      	strb	r2, [r3, #0]
       for(i=0;i<Rx_LEN-1;i++)
 80018ce:	4b7c      	ldr	r3, [pc, #496]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	3301      	adds	r3, #1
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b7a      	ldr	r3, [pc, #488]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018d8:	701a      	strb	r2, [r3, #0]
 80018da:	4b79      	ldr	r3, [pc, #484]	; (8001ac0 <IOT_PROCESS+0x268>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	4b75      	ldr	r3, [pc, #468]	; (8001ab8 <IOT_PROCESS+0x260>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	429a      	cmp	r2, r3
 80018e8:	dbce      	blt.n	8001888 <IOT_PROCESS+0x30>
    	   }
       }
       delta_RG=G_BIT-R_BIT-1;
 80018ea:	4b77      	ldr	r3, [pc, #476]	; (8001ac8 <IOT_PROCESS+0x270>)
 80018ec:	781a      	ldrb	r2, [r3, #0]
 80018ee:	4b75      	ldr	r3, [pc, #468]	; (8001ac4 <IOT_PROCESS+0x26c>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4b75      	ldr	r3, [pc, #468]	; (8001ad0 <IOT_PROCESS+0x278>)
 80018fc:	701a      	strb	r2, [r3, #0]
       delta_GB=B_BIT-G_BIT-1;
 80018fe:	4b73      	ldr	r3, [pc, #460]	; (8001acc <IOT_PROCESS+0x274>)
 8001900:	781a      	ldrb	r2, [r3, #0]
 8001902:	4b71      	ldr	r3, [pc, #452]	; (8001ac8 <IOT_PROCESS+0x270>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	3b01      	subs	r3, #1
 800190c:	b2da      	uxtb	r2, r3
 800190e:	4b71      	ldr	r3, [pc, #452]	; (8001ad4 <IOT_PROCESS+0x27c>)
 8001910:	701a      	strb	r2, [r3, #0]
       delta_BX=Rx_LEN-B_BIT-1-1;
 8001912:	4b69      	ldr	r3, [pc, #420]	; (8001ab8 <IOT_PROCESS+0x260>)
 8001914:	781a      	ldrb	r2, [r3, #0]
 8001916:	4b6d      	ldr	r3, [pc, #436]	; (8001acc <IOT_PROCESS+0x274>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	3b02      	subs	r3, #2
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b6d      	ldr	r3, [pc, #436]	; (8001ad8 <IOT_PROCESS+0x280>)
 8001924:	701a      	strb	r2, [r3, #0]
       switch (delta_RG)
 8001926:	4b6a      	ldr	r3, [pc, #424]	; (8001ad0 <IOT_PROCESS+0x278>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d00d      	beq.n	800194a <IOT_PROCESS+0xf2>
 800192e:	2b03      	cmp	r3, #3
 8001930:	d021      	beq.n	8001976 <IOT_PROCESS+0x11e>
 8001932:	2b01      	cmp	r3, #1
 8001934:	d146      	bne.n	80019c4 <IOT_PROCESS+0x16c>
       {
           case 0x01:
           {
        	   RR=Rxbuff3[G_BIT-1]-0X30;
 8001936:	4b64      	ldr	r3, [pc, #400]	; (8001ac8 <IOT_PROCESS+0x270>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	3b01      	subs	r3, #1
 800193c:	4a5d      	ldr	r2, [pc, #372]	; (8001ab4 <IOT_PROCESS+0x25c>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	3b30      	subs	r3, #48	; 0x30
 8001942:	b2da      	uxtb	r2, r3
 8001944:	4b65      	ldr	r3, [pc, #404]	; (8001adc <IOT_PROCESS+0x284>)
 8001946:	701a      	strb	r2, [r3, #0]
           }break;
 8001948:	e03c      	b.n	80019c4 <IOT_PROCESS+0x16c>
           case 0x02:
           {
        	   RR=(Rxbuff3[G_BIT-1]-0X30)+(Rxbuff3[G_BIT-2]-0X30)*10;
 800194a:	4b5f      	ldr	r3, [pc, #380]	; (8001ac8 <IOT_PROCESS+0x270>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	3b01      	subs	r3, #1
 8001950:	4a58      	ldr	r2, [pc, #352]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001952:	5cd2      	ldrb	r2, [r2, r3]
 8001954:	4b5c      	ldr	r3, [pc, #368]	; (8001ac8 <IOT_PROCESS+0x270>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	3b02      	subs	r3, #2
 800195a:	4956      	ldr	r1, [pc, #344]	; (8001ab4 <IOT_PROCESS+0x25c>)
 800195c:	5ccb      	ldrb	r3, [r1, r3]
 800195e:	4619      	mov	r1, r3
 8001960:	0089      	lsls	r1, r1, #2
 8001962:	440b      	add	r3, r1
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	b2db      	uxtb	r3, r3
 8001968:	4413      	add	r3, r2
 800196a:	b2db      	uxtb	r3, r3
 800196c:	3b10      	subs	r3, #16
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b5a      	ldr	r3, [pc, #360]	; (8001adc <IOT_PROCESS+0x284>)
 8001972:	701a      	strb	r2, [r3, #0]
           }break;
 8001974:	e026      	b.n	80019c4 <IOT_PROCESS+0x16c>
           case 0x03:
           {
        	   RR=(Rxbuff3[G_BIT-1]-0X30)+(Rxbuff3[G_BIT-2]-0X30)*10+(Rxbuff3[G_BIT-3]-0X30)*100;
 8001976:	4b54      	ldr	r3, [pc, #336]	; (8001ac8 <IOT_PROCESS+0x270>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	3b01      	subs	r3, #1
 800197c:	4a4d      	ldr	r2, [pc, #308]	; (8001ab4 <IOT_PROCESS+0x25c>)
 800197e:	5cd2      	ldrb	r2, [r2, r3]
 8001980:	4b51      	ldr	r3, [pc, #324]	; (8001ac8 <IOT_PROCESS+0x270>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	3b02      	subs	r3, #2
 8001986:	494b      	ldr	r1, [pc, #300]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001988:	5ccb      	ldrb	r3, [r1, r3]
 800198a:	4619      	mov	r1, r3
 800198c:	0089      	lsls	r1, r1, #2
 800198e:	440b      	add	r3, r1
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	b2db      	uxtb	r3, r3
 8001994:	4413      	add	r3, r2
 8001996:	b2da      	uxtb	r2, r3
 8001998:	4b4b      	ldr	r3, [pc, #300]	; (8001ac8 <IOT_PROCESS+0x270>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	3b03      	subs	r3, #3
 800199e:	4945      	ldr	r1, [pc, #276]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80019a0:	5ccb      	ldrb	r3, [r1, r3]
 80019a2:	4619      	mov	r1, r3
 80019a4:	0089      	lsls	r1, r1, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	4619      	mov	r1, r3
 80019aa:	0088      	lsls	r0, r1, #2
 80019ac:	4619      	mov	r1, r3
 80019ae:	4603      	mov	r3, r0
 80019b0:	440b      	add	r3, r1
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	4413      	add	r3, r2
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	3330      	adds	r3, #48	; 0x30
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4b47      	ldr	r3, [pc, #284]	; (8001adc <IOT_PROCESS+0x284>)
 80019c0:	701a      	strb	r2, [r3, #0]
           }break;
 80019c2:	bf00      	nop
       }
       switch (delta_GB)
 80019c4:	4b43      	ldr	r3, [pc, #268]	; (8001ad4 <IOT_PROCESS+0x27c>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d00d      	beq.n	80019e8 <IOT_PROCESS+0x190>
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d021      	beq.n	8001a14 <IOT_PROCESS+0x1bc>
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d146      	bne.n	8001a62 <IOT_PROCESS+0x20a>
       {
           case 0x01:
           {
        	   GG=Rxbuff3[B_BIT-1]-0X30;
 80019d4:	4b3d      	ldr	r3, [pc, #244]	; (8001acc <IOT_PROCESS+0x274>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	3b01      	subs	r3, #1
 80019da:	4a36      	ldr	r2, [pc, #216]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80019dc:	5cd3      	ldrb	r3, [r2, r3]
 80019de:	3b30      	subs	r3, #48	; 0x30
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4b3f      	ldr	r3, [pc, #252]	; (8001ae0 <IOT_PROCESS+0x288>)
 80019e4:	701a      	strb	r2, [r3, #0]
           }break;
 80019e6:	e03c      	b.n	8001a62 <IOT_PROCESS+0x20a>
           case 0x02:
           {
        	   GG=(Rxbuff3[B_BIT-1]-0X30)+(Rxbuff3[B_BIT-2]-0X30)*10;
 80019e8:	4b38      	ldr	r3, [pc, #224]	; (8001acc <IOT_PROCESS+0x274>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	4a31      	ldr	r2, [pc, #196]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80019f0:	5cd2      	ldrb	r2, [r2, r3]
 80019f2:	4b36      	ldr	r3, [pc, #216]	; (8001acc <IOT_PROCESS+0x274>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	3b02      	subs	r3, #2
 80019f8:	492e      	ldr	r1, [pc, #184]	; (8001ab4 <IOT_PROCESS+0x25c>)
 80019fa:	5ccb      	ldrb	r3, [r1, r3]
 80019fc:	4619      	mov	r1, r3
 80019fe:	0089      	lsls	r1, r1, #2
 8001a00:	440b      	add	r3, r1
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	3b10      	subs	r3, #16
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	4b34      	ldr	r3, [pc, #208]	; (8001ae0 <IOT_PROCESS+0x288>)
 8001a10:	701a      	strb	r2, [r3, #0]
           }break;
 8001a12:	e026      	b.n	8001a62 <IOT_PROCESS+0x20a>
           case 0x03:
           {
        	   GG=(Rxbuff3[B_BIT-1]-0X30)+(Rxbuff3[B_BIT-2]-0X30)*10+(Rxbuff3[B_BIT-3]-0X30)*100;
 8001a14:	4b2d      	ldr	r3, [pc, #180]	; (8001acc <IOT_PROCESS+0x274>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	4a26      	ldr	r2, [pc, #152]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a1c:	5cd2      	ldrb	r2, [r2, r3]
 8001a1e:	4b2b      	ldr	r3, [pc, #172]	; (8001acc <IOT_PROCESS+0x274>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	3b02      	subs	r3, #2
 8001a24:	4923      	ldr	r1, [pc, #140]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a26:	5ccb      	ldrb	r3, [r1, r3]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	0089      	lsls	r1, r1, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	4413      	add	r3, r2
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4b25      	ldr	r3, [pc, #148]	; (8001acc <IOT_PROCESS+0x274>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3b03      	subs	r3, #3
 8001a3c:	491d      	ldr	r1, [pc, #116]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a3e:	5ccb      	ldrb	r3, [r1, r3]
 8001a40:	4619      	mov	r1, r3
 8001a42:	0089      	lsls	r1, r1, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	4619      	mov	r1, r3
 8001a48:	0088      	lsls	r0, r1, #2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	440b      	add	r3, r1
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4413      	add	r3, r2
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	3330      	adds	r3, #48	; 0x30
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <IOT_PROCESS+0x288>)
 8001a5e:	701a      	strb	r2, [r3, #0]
           }break;
 8001a60:	bf00      	nop
       }
       switch (delta_BX)
 8001a62:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <IOT_PROCESS+0x280>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d00d      	beq.n	8001a86 <IOT_PROCESS+0x22e>
 8001a6a:	2b03      	cmp	r3, #3
 8001a6c:	d03c      	beq.n	8001ae8 <IOT_PROCESS+0x290>
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d161      	bne.n	8001b36 <IOT_PROCESS+0x2de>
       {
           case 0x01:
           {
        	   BB=Rxbuff3[Rx_LEN-1-1]-0X30;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <IOT_PROCESS+0x260>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	3b02      	subs	r3, #2
 8001a78:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a7a:	5cd3      	ldrb	r3, [r2, r3]
 8001a7c:	3b30      	subs	r3, #48	; 0x30
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <IOT_PROCESS+0x28c>)
 8001a82:	701a      	strb	r2, [r3, #0]
           }break;
 8001a84:	e057      	b.n	8001b36 <IOT_PROCESS+0x2de>
           case 0x02:
           {
        	   BB=(Rxbuff3[Rx_LEN-1-1]-0X30)+(Rxbuff3[Rx_LEN-1-2]-0X30)*10;
 8001a86:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <IOT_PROCESS+0x260>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	3b02      	subs	r3, #2
 8001a8c:	4a09      	ldr	r2, [pc, #36]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a8e:	5cd2      	ldrb	r2, [r2, r3]
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <IOT_PROCESS+0x260>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	3b03      	subs	r3, #3
 8001a96:	4907      	ldr	r1, [pc, #28]	; (8001ab4 <IOT_PROCESS+0x25c>)
 8001a98:	5ccb      	ldrb	r3, [r1, r3]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	0089      	lsls	r1, r1, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	4413      	add	r3, r2
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	3b10      	subs	r3, #16
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <IOT_PROCESS+0x28c>)
 8001aae:	701a      	strb	r2, [r3, #0]
           }break;
 8001ab0:	e041      	b.n	8001b36 <IOT_PROCESS+0x2de>
 8001ab2:	bf00      	nop
 8001ab4:	20000a94 	.word	0x20000a94
 8001ab8:	20000624 	.word	0x20000624
 8001abc:	20000164 	.word	0x20000164
 8001ac0:	200007f1 	.word	0x200007f1
 8001ac4:	20000754 	.word	0x20000754
 8001ac8:	20000755 	.word	0x20000755
 8001acc:	20000a51 	.word	0x20000a51
 8001ad0:	200005e0 	.word	0x200005e0
 8001ad4:	20000904 	.word	0x20000904
 8001ad8:	20000838 	.word	0x20000838
 8001adc:	20000dd6 	.word	0x20000dd6
 8001ae0:	20000dd0 	.word	0x20000dd0
 8001ae4:	20000dd8 	.word	0x20000dd8
           case 0x03:
           {
        	   BB=(Rxbuff3[Rx_LEN-1-1]-0X30)+(Rxbuff3[Rx_LEN-1-2]-0X30)*10+(Rxbuff3[Rx_LEN-1-3]-0X30)*100;
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <IOT_PROCESS+0x310>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	3b02      	subs	r3, #2
 8001aee:	4a1f      	ldr	r2, [pc, #124]	; (8001b6c <IOT_PROCESS+0x314>)
 8001af0:	5cd2      	ldrb	r2, [r2, r3]
 8001af2:	4b1d      	ldr	r3, [pc, #116]	; (8001b68 <IOT_PROCESS+0x310>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	3b03      	subs	r3, #3
 8001af8:	491c      	ldr	r1, [pc, #112]	; (8001b6c <IOT_PROCESS+0x314>)
 8001afa:	5ccb      	ldrb	r3, [r1, r3]
 8001afc:	4619      	mov	r1, r3
 8001afe:	0089      	lsls	r1, r1, #2
 8001b00:	440b      	add	r3, r1
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	4413      	add	r3, r2
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <IOT_PROCESS+0x310>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	3b04      	subs	r3, #4
 8001b10:	4916      	ldr	r1, [pc, #88]	; (8001b6c <IOT_PROCESS+0x314>)
 8001b12:	5ccb      	ldrb	r3, [r1, r3]
 8001b14:	4619      	mov	r1, r3
 8001b16:	0089      	lsls	r1, r1, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	0088      	lsls	r0, r1, #2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4603      	mov	r3, r0
 8001b22:	440b      	add	r3, r1
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	4413      	add	r3, r2
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	3330      	adds	r3, #48	; 0x30
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <IOT_PROCESS+0x318>)
 8001b32:	701a      	strb	r2, [r3, #0]
           }break;
 8001b34:	bf00      	nop
       }

       TX_BUFF_WENXIN[0]=RR;
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <IOT_PROCESS+0x31c>)
 8001b38:	781a      	ldrb	r2, [r3, #0]
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <IOT_PROCESS+0x320>)
 8001b3c:	701a      	strb	r2, [r3, #0]
       TX_BUFF_WENXIN[1]=GG;
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <IOT_PROCESS+0x324>)
 8001b40:	781a      	ldrb	r2, [r3, #0]
 8001b42:	4b0d      	ldr	r3, [pc, #52]	; (8001b78 <IOT_PROCESS+0x320>)
 8001b44:	705a      	strb	r2, [r3, #1]
       TX_BUFF_WENXIN[2]=BB;
 8001b46:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <IOT_PROCESS+0x318>)
 8001b48:	781a      	ldrb	r2, [r3, #0]
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <IOT_PROCESS+0x320>)
 8001b4c:	709a      	strb	r2, [r3, #2]
 8001b4e:	e007      	b.n	8001b60 <IOT_PROCESS+0x308>

    }
	else
	{
		Rx_count_UART3=0;
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <IOT_PROCESS+0x328>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
		FLAG_RECEIVE_OK1=0;
 8001b56:	4a0b      	ldr	r2, [pc, #44]	; (8001b84 <IOT_PROCESS+0x32c>)
 8001b58:	7813      	ldrb	r3, [r2, #0]
 8001b5a:	f36f 0382 	bfc	r3, #2, #1
 8001b5e:	7013      	strb	r3, [r2, #0]
	}
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	20000624 	.word	0x20000624
 8001b6c:	20000a94 	.word	0x20000a94
 8001b70:	20000dd8 	.word	0x20000dd8
 8001b74:	20000dd6 	.word	0x20000dd6
 8001b78:	20000014 	.word	0x20000014
 8001b7c:	20000dd0 	.word	0x20000dd0
 8001b80:	2000076b 	.word	0x2000076b
 8001b84:	20000164 	.word	0x20000164

08001b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	4a14      	ldr	r2, [pc, #80]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6193      	str	r3, [r2, #24]
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bbc:	61d3      	str	r3, [r2, #28]
 8001bbe:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <HAL_MspInit+0x5c>)
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bca:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_MspInit+0x60>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <HAL_MspInit+0x60>)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be6:	bf00      	nop
 8001be8:	3714      	adds	r7, #20
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	40010000 	.word	0x40010000

08001bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <HardFault_Handler+0x4>

08001c0a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c0e:	e7fe      	b.n	8001c0e <MemManage_Handler+0x4>

08001c10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <BusFault_Handler+0x4>

08001c16 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <UsageFault_Handler+0x4>

08001c1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr

08001c28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr

08001c34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c44:	f000 fe12 	bl	800286c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <TIM2_IRQHandler+0x10>)
 8001c52:	f002 f857 	bl	8003d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000a10 	.word	0x20000a10

08001c60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <TIM3_IRQHandler+0x10>)
 8001c66:	f002 f84d 	bl	8003d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200007b0 	.word	0x200007b0

08001c74 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <TIM4_IRQHandler+0x10>)
 8001c7a:	f002 f843 	bl	8003d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200005e4 	.word	0x200005e4

08001c88 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <USART3_IRQHandler+0x10>)
 8001c8e:	f002 fc25 	bl	80044dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000628 	.word	0x20000628

08001c9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <SystemInit+0x5c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <SystemInit+0x5c>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <SystemInit+0x5c>)
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	4911      	ldr	r1, [pc, #68]	; (8001cf8 <SystemInit+0x5c>)
 8001cb2:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <SystemInit+0x60>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <SystemInit+0x5c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <SystemInit+0x5c>)
 8001cbe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <SystemInit+0x5c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <SystemInit+0x5c>)
 8001cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001cd4:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <SystemInit+0x5c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a07      	ldr	r2, [pc, #28]	; (8001cf8 <SystemInit+0x5c>)
 8001cda:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cde:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <SystemInit+0x5c>)
 8001ce2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ce6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <SystemInit+0x64>)
 8001cea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cee:	609a      	str	r2, [r3, #8]
#endif 
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	f8ff0000 	.word	0xf8ff0000
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d0a:	f107 0308 	add.w	r3, r7, #8
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d18:	463b      	mov	r3, r7
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001d20:	4b1d      	ldr	r3, [pc, #116]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8001d28:	4b1b      	ldr	r3, [pc, #108]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d2a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001d2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d30:	4b19      	ldr	r3, [pc, #100]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8001d36:	4b18      	ldr	r3, [pc, #96]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d38:	22c7      	movs	r2, #199	; 0xc7
 8001d3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d3c:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d48:	4813      	ldr	r0, [pc, #76]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d4a:	f001 ff63 	bl	8003c14 <HAL_TIM_Base_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d54:	f7ff ff18 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	4619      	mov	r1, r3
 8001d64:	480c      	ldr	r0, [pc, #48]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d66:	f002 f8d5 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d70:	f7ff ff0a 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d74:	2300      	movs	r3, #0
 8001d76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <MX_TIM2_Init+0x94>)
 8001d82:	f002 fab3 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d8c:	f7ff fefc 	bl	8001b88 <Error_Handler>
  }

}
 8001d90:	bf00      	nop
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000a10 	.word	0x20000a10

08001d9c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001da2:	f107 0308 	add.w	r3, r7, #8
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	605a      	str	r2, [r3, #4]
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db0:	463b      	mov	r3, r7
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001db8:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dba:	4a1e      	ldr	r2, [pc, #120]	; (8001e34 <MX_TIM3_Init+0x98>)
 8001dbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8001dbe:	4b1c      	ldr	r3, [pc, #112]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dc0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001dc4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001dcc:	4b18      	ldr	r3, [pc, #96]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dce:	22c7      	movs	r2, #199	; 0xc7
 8001dd0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd8:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001dde:	4814      	ldr	r0, [pc, #80]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001de0:	f001 ff18 	bl	8003c14 <HAL_TIM_Base_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001dea:	f7ff fecd 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001df4:	f107 0308 	add.w	r3, r7, #8
 8001df8:	4619      	mov	r1, r3
 8001dfa:	480d      	ldr	r0, [pc, #52]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001dfc:	f002 f88a 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001e06:	f7ff febf 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4806      	ldr	r0, [pc, #24]	; (8001e30 <MX_TIM3_Init+0x94>)
 8001e18:	f002 fa68 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001e22:	f7ff feb1 	bl	8001b88 <Error_Handler>
  }

}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200007b0 	.word	0x200007b0
 8001e34:	40000400 	.word	0x40000400

08001e38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e3e:	f107 0308 	add.w	r3, r7, #8
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001e54:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e56:	4a1e      	ldr	r2, [pc, #120]	; (8001ed0 <MX_TIM4_Init+0x98>)
 8001e58:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e5c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001e60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 8001e68:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e6a:	22c7      	movs	r2, #199	; 0xc7
 8001e6c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e74:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e7a:	4814      	ldr	r0, [pc, #80]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e7c:	f001 feca 	bl	8003c14 <HAL_TIM_Base_Init>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001e86:	f7ff fe7f 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e90:	f107 0308 	add.w	r3, r7, #8
 8001e94:	4619      	mov	r1, r3
 8001e96:	480d      	ldr	r0, [pc, #52]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001e98:	f002 f83c 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001ea2:	f7ff fe71 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001eae:	463b      	mov	r3, r7
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4806      	ldr	r0, [pc, #24]	; (8001ecc <MX_TIM4_Init+0x94>)
 8001eb4:	f002 fa1a 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001ebe:	f7ff fe63 	bl	8001b88 <Error_Handler>
  }

}
 8001ec2:	bf00      	nop
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	200005e4 	.word	0x200005e4
 8001ed0:	40000800 	.word	0x40000800

08001ed4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0308 	add.w	r3, r7, #8
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	463b      	mov	r3, r7
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001ef2:	4a1e      	ldr	r2, [pc, #120]	; (8001f6c <MX_TIM5_Init+0x98>)
 8001ef4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7200-1;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001ef8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001efc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efe:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 200-1;
 8001f04:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f06:	22c7      	movs	r2, #199	; 0xc7
 8001f08:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0a:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f10:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001f16:	4814      	ldr	r0, [pc, #80]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f18:	f001 fe7c 	bl	8003c14 <HAL_TIM_Base_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001f22:	f7ff fe31 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001f2c:	f107 0308 	add.w	r3, r7, #8
 8001f30:	4619      	mov	r1, r3
 8001f32:	480d      	ldr	r0, [pc, #52]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f34:	f001 ffee 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001f3e:	f7ff fe23 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f42:	2300      	movs	r3, #0
 8001f44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f46:	2300      	movs	r3, #0
 8001f48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001f4a:	463b      	mov	r3, r7
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4806      	ldr	r0, [pc, #24]	; (8001f68 <MX_TIM5_Init+0x94>)
 8001f50:	f002 f9cc 	bl	80042ec <HAL_TIMEx_MasterConfigSynchronization>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001f5a:	f7ff fe15 	bl	8001b88 <Error_Handler>
  }

}
 8001f5e:	bf00      	nop
 8001f60:	3718      	adds	r7, #24
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	2000076c 	.word	0x2000076c
 8001f6c:	40000c00 	.word	0x40000c00

08001f70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f80:	d114      	bne.n	8001fac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f82:	4b2f      	ldr	r3, [pc, #188]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	4a2e      	ldr	r2, [pc, #184]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	61d3      	str	r3, [r2, #28]
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2102      	movs	r1, #2
 8001f9e:	201c      	movs	r0, #28
 8001fa0:	f000 fd79 	bl	8002a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fa4:	201c      	movs	r0, #28
 8001fa6:	f000 fd92 	bl	8002ace <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001faa:	e044      	b.n	8002036 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM3)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a24      	ldr	r2, [pc, #144]	; (8002044 <HAL_TIM_Base_MspInit+0xd4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d114      	bne.n	8001fe0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fb6:	4b22      	ldr	r3, [pc, #136]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4a21      	ldr	r2, [pc, #132]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001fbc:	f043 0302 	orr.w	r3, r3, #2
 8001fc0:	61d3      	str	r3, [r2, #28]
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	201d      	movs	r0, #29
 8001fd4:	f000 fd5f 	bl	8002a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fd8:	201d      	movs	r0, #29
 8001fda:	f000 fd78 	bl	8002ace <HAL_NVIC_EnableIRQ>
}
 8001fde:	e02a      	b.n	8002036 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a18      	ldr	r2, [pc, #96]	; (8002048 <HAL_TIM_Base_MspInit+0xd8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d114      	bne.n	8002014 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fea:	4b15      	ldr	r3, [pc, #84]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	4a14      	ldr	r2, [pc, #80]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001ff0:	f043 0304 	orr.w	r3, r3, #4
 8001ff4:	61d3      	str	r3, [r2, #28]
 8001ff6:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	f003 0304 	and.w	r3, r3, #4
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	201e      	movs	r0, #30
 8002008:	f000 fd45 	bl	8002a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800200c:	201e      	movs	r0, #30
 800200e:	f000 fd5e 	bl	8002ace <HAL_NVIC_EnableIRQ>
}
 8002012:	e010      	b.n	8002036 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM5)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0c      	ldr	r2, [pc, #48]	; (800204c <HAL_TIM_Base_MspInit+0xdc>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d10b      	bne.n	8002036 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800201e:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a07      	ldr	r2, [pc, #28]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 8002024:	f043 0308 	orr.w	r3, r3, #8
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <HAL_TIM_Base_MspInit+0xd0>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
}
 8002036:	bf00      	nop
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000
 8002044:	40000400 	.word	0x40000400
 8002048:	40000800 	.word	0x40000800
 800204c:	40000c00 	.word	0x40000c00

08002050 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <MX_USART2_UART_Init+0x50>)
 8002058:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <MX_USART2_UART_Init+0x4c>)
 800205c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002060:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002062:	4b0e      	ldr	r3, [pc, #56]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <MX_USART2_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800206e:	4b0b      	ldr	r3, [pc, #44]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002070:	2200      	movs	r2, #0
 8002072:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002074:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002076:	220c      	movs	r2, #12
 8002078:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207a:	4b08      	ldr	r3, [pc, #32]	; (800209c <MX_USART2_UART_Init+0x4c>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002082:	2200      	movs	r2, #0
 8002084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002086:	4805      	ldr	r0, [pc, #20]	; (800209c <MX_USART2_UART_Init+0x4c>)
 8002088:	f002 f986 	bl	8004398 <HAL_UART_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002092:	f7ff fd79 	bl	8001b88 <Error_Handler>
  }

}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000a54 	.word	0x20000a54
 80020a0:	40004400 	.word	0x40004400

080020a4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <MX_USART3_UART_Init+0x50>)
 80020ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020c8:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020ca:	220c      	movs	r2, #12
 80020cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ce:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020da:	4805      	ldr	r0, [pc, #20]	; (80020f0 <MX_USART3_UART_Init+0x4c>)
 80020dc:	f002 f95c 	bl	8004398 <HAL_UART_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020e6:	f7ff fd4f 	bl	8001b88 <Error_Handler>
  }

}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000628 	.word	0x20000628
 80020f4:	40004800 	.word	0x40004800

080020f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0318 	add.w	r3, r7, #24
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a3b      	ldr	r2, [pc, #236]	; (8002200 <HAL_UART_MspInit+0x108>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d130      	bne.n	800217a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002118:	4b3a      	ldr	r3, [pc, #232]	; (8002204 <HAL_UART_MspInit+0x10c>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	4a39      	ldr	r2, [pc, #228]	; (8002204 <HAL_UART_MspInit+0x10c>)
 800211e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002122:	61d3      	str	r3, [r2, #28]
 8002124:	4b37      	ldr	r3, [pc, #220]	; (8002204 <HAL_UART_MspInit+0x10c>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	4b34      	ldr	r3, [pc, #208]	; (8002204 <HAL_UART_MspInit+0x10c>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	4a33      	ldr	r2, [pc, #204]	; (8002204 <HAL_UART_MspInit+0x10c>)
 8002136:	f043 0304 	orr.w	r3, r3, #4
 800213a:	6193      	str	r3, [r2, #24]
 800213c:	4b31      	ldr	r3, [pc, #196]	; (8002204 <HAL_UART_MspInit+0x10c>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002148:	2304      	movs	r3, #4
 800214a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214c:	2302      	movs	r3, #2
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002150:	2303      	movs	r3, #3
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002154:	f107 0318 	add.w	r3, r7, #24
 8002158:	4619      	mov	r1, r3
 800215a:	482b      	ldr	r0, [pc, #172]	; (8002208 <HAL_UART_MspInit+0x110>)
 800215c:	f000 fdf6 	bl	8002d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002160:	2308      	movs	r3, #8
 8002162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002164:	2300      	movs	r3, #0
 8002166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216c:	f107 0318 	add.w	r3, r7, #24
 8002170:	4619      	mov	r1, r3
 8002172:	4825      	ldr	r0, [pc, #148]	; (8002208 <HAL_UART_MspInit+0x110>)
 8002174:	f000 fdea 	bl	8002d4c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002178:	e03e      	b.n	80021f8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a23      	ldr	r2, [pc, #140]	; (800220c <HAL_UART_MspInit+0x114>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d139      	bne.n	80021f8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002184:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <HAL_UART_MspInit+0x10c>)
 8002186:	69db      	ldr	r3, [r3, #28]
 8002188:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <HAL_UART_MspInit+0x10c>)
 800218a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218e:	61d3      	str	r3, [r2, #28]
 8002190:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_UART_MspInit+0x10c>)
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_UART_MspInit+0x10c>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	4a18      	ldr	r2, [pc, #96]	; (8002204 <HAL_UART_MspInit+0x10c>)
 80021a2:	f043 0308 	orr.w	r3, r3, #8
 80021a6:	6193      	str	r3, [r2, #24]
 80021a8:	4b16      	ldr	r3, [pc, #88]	; (8002204 <HAL_UART_MspInit+0x10c>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	f003 0308 	and.w	r3, r3, #8
 80021b0:	60bb      	str	r3, [r7, #8]
 80021b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021be:	2303      	movs	r3, #3
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c2:	f107 0318 	add.w	r3, r7, #24
 80021c6:	4619      	mov	r1, r3
 80021c8:	4811      	ldr	r0, [pc, #68]	; (8002210 <HAL_UART_MspInit+0x118>)
 80021ca:	f000 fdbf 	bl	8002d4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021dc:	f107 0318 	add.w	r3, r7, #24
 80021e0:	4619      	mov	r1, r3
 80021e2:	480b      	ldr	r0, [pc, #44]	; (8002210 <HAL_UART_MspInit+0x118>)
 80021e4:	f000 fdb2 	bl	8002d4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	2100      	movs	r1, #0
 80021ec:	2027      	movs	r0, #39	; 0x27
 80021ee:	f000 fc52 	bl	8002a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021f2:	2027      	movs	r0, #39	; 0x27
 80021f4:	f000 fc6b 	bl	8002ace <HAL_NVIC_EnableIRQ>
}
 80021f8:	bf00      	nop
 80021fa:	3728      	adds	r7, #40	; 0x28
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40004400 	.word	0x40004400
 8002204:	40021000 	.word	0x40021000
 8002208:	40010800 	.word	0x40010800
 800220c:	40004800 	.word	0x40004800
 8002210:	40010c00 	.word	0x40010c00

08002214 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0

  hpcd_USB_FS.Instance = USB;
 8002218:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 800221a:	4a0e      	ldr	r2, [pc, #56]	; (8002254 <MX_USB_PCD_Init+0x40>)
 800221c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800221e:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 8002220:	2208      	movs	r2, #8
 8002222:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 8002226:	2202      	movs	r2, #2
 8002228:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 8002232:	2200      	movs	r2, #0
 8002234:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 8002238:	2200      	movs	r2, #0
 800223a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800223c:	4804      	ldr	r0, [pc, #16]	; (8002250 <MX_USB_PCD_Init+0x3c>)
 800223e:	f000 ff36 	bl	80030ae <HAL_PCD_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8002248:	f7ff fc9e 	bl	8001b88 <Error_Handler>
  }

}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000b64 	.word	0x20000b64
 8002254:	40005c00 	.word	0x40005c00

08002258 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  if(pcdHandle->Instance==USB)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a09      	ldr	r2, [pc, #36]	; (800228c <HAL_PCD_MspInit+0x34>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d10b      	bne.n	8002282 <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800226a:	4b09      	ldr	r3, [pc, #36]	; (8002290 <HAL_PCD_MspInit+0x38>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	4a08      	ldr	r2, [pc, #32]	; (8002290 <HAL_PCD_MspInit+0x38>)
 8002270:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002274:	61d3      	str	r3, [r2, #28]
 8002276:	4b06      	ldr	r3, [pc, #24]	; (8002290 <HAL_PCD_MspInit+0x38>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	40005c00 	.word	0x40005c00
 8002290:	40021000 	.word	0x40021000

08002294 <reset_ws2812>:
}
//=============================================
//reset_ws2812
//=============================================
void reset_ws2812()
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
	CLR_WS2812DATA_ME;
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <reset_ws2812+0x1c>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <reset_ws2812+0x1c>)
 800229e:	f023 0304 	bic.w	r3, r3, #4
 80022a2:	60d3      	str	r3, [r2, #12]
	delay_us1(300);
 80022a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80022a8:	f7fe ff7a 	bl	80011a0 <delay_us1>
	//SET_WS2812DATA_ME;
}
 80022ac:	bf00      	nop
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40011000 	.word	0x40011000

080022b4 <reset_ws2812_1>:
void reset_ws2812_1()
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	CLR_WS2812DATA;
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <reset_ws2812_1+0x1c>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <reset_ws2812_1+0x1c>)
 80022be:	f023 0302 	bic.w	r3, r3, #2
 80022c2:	60d3      	str	r3, [r2, #12]
	delay_us1(300);
 80022c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80022c8:	f7fe ff6a 	bl	80011a0 <delay_us1>
	//SET_WS2812DATA_ME;
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40011000 	.word	0x40011000

080022d4 <WS2812_BYTE_1>:
        SET_WS2812DATA_ME;
}
*/
/***********************************************************************/
void WS2812_BYTE_1(uint8_t x)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
	uint8_t y;
	for(y=0;y<8;y++)
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]
 80022e2:	e0bb      	b.n	800245c <WS2812_BYTE_1+0x188>
	{
		if(x&0x80)
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	da70      	bge.n	80023ce <WS2812_BYTE_1+0xfa>
		{
            SET_WS2812DATA;
 80022ec:	4b60      	ldr	r3, [pc, #384]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	4a5f      	ldr	r2, [pc, #380]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80022f2:	f043 0302 	orr.w	r3, r3, #2
 80022f6:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	bf00      	nop
 80022fe:	bf00      	nop
 8002300:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	bf00      	nop
 8002308:	bf00      	nop
 800230a:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002316:	bf00      	nop
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	bf00      	nop
 800231e:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800232a:	bf00      	nop
 800232c:	bf00      	nop
 800232e:	bf00      	nop
 8002330:	bf00      	nop
 8002332:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800233e:	bf00      	nop
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002352:	bf00      	nop
 8002354:	bf00      	nop
 8002356:	bf00      	nop
 8002358:	bf00      	nop
 800235a:	bf00      	nop
            CLR_WS2812DATA;
 800235c:	4b44      	ldr	r3, [pc, #272]	; (8002470 <WS2812_BYTE_1+0x19c>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	4a43      	ldr	r2, [pc, #268]	; (8002470 <WS2812_BYTE_1+0x19c>)
 8002362:	f023 0302 	bic.w	r3, r3, #2
 8002366:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002372:	bf00      	nop
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	bf00      	nop
 800237a:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	bf00      	nop
 8002382:	bf00      	nop
 8002384:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002386:	bf00      	nop
 8002388:	bf00      	nop
 800238a:	bf00      	nop
 800238c:	bf00      	nop
 800238e:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800239a:	bf00      	nop
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	bf00      	nop
 80023a2:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	bf00      	nop
 80023c0:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023c2:	bf00      	nop
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	e040      	b.n	8002450 <WS2812_BYTE_1+0x17c>
		}
		else
		{
            SET_WS2812DATA;
 80023ce:	4b28      	ldr	r3, [pc, #160]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	4a27      	ldr	r2, [pc, #156]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80023d4:	f043 0302 	orr.w	r3, r3, #2
 80023d8:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");
 80023da:	bf00      	nop
 80023dc:	bf00      	nop
 80023de:	bf00      	nop
            CLR_WS2812DATA;
 80023e0:	4b23      	ldr	r3, [pc, #140]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4a22      	ldr	r2, [pc, #136]	; (8002470 <WS2812_BYTE_1+0x19c>)
 80023e6:	f023 0302 	bic.w	r3, r3, #2
 80023ea:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023ec:	bf00      	nop
 80023ee:	bf00      	nop
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80023f6:	bf00      	nop
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	bf00      	nop
 80023fe:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800240a:	bf00      	nop
 800240c:	bf00      	nop
 800240e:	bf00      	nop
 8002410:	bf00      	nop
 8002412:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002414:	bf00      	nop
 8002416:	bf00      	nop
 8002418:	bf00      	nop
 800241a:	bf00      	nop
 800241c:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800241e:	bf00      	nop
 8002420:	bf00      	nop
 8002422:	bf00      	nop
 8002424:	bf00      	nop
 8002426:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	bf00      	nop
 800243a:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002446:	bf00      	nop
 8002448:	bf00      	nop
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	bf00      	nop
		}
		x<<=1;
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	71fb      	strb	r3, [r7, #7]
	for(y=0;y<8;y++)
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	3301      	adds	r3, #1
 800245a:	73fb      	strb	r3, [r7, #15]
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	2b07      	cmp	r3, #7
 8002460:	f67f af40 	bls.w	80022e4 <WS2812_BYTE_1+0x10>
	}
    //delay50us();
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40011000 	.word	0x40011000

08002474 <WS2812_BYTE>:
/***********************************************************************/
void WS2812_BYTE(uint8_t x)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
	uint8_t y;
	for(y=0;y<8;y++)
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]
 8002482:	e0bb      	b.n	80025fc <WS2812_BYTE+0x188>
	{
		if(x&0x80)
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	da70      	bge.n	800256e <WS2812_BYTE+0xfa>
		{
            SET_WS2812DATA_ME;
 800248c:	4b60      	ldr	r3, [pc, #384]	; (8002610 <WS2812_BYTE+0x19c>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a5f      	ldr	r2, [pc, #380]	; (8002610 <WS2812_BYTE+0x19c>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002498:	bf00      	nop
 800249a:	bf00      	nop
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024b6:	bf00      	nop
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	bf00      	nop
 80024be:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024ca:	bf00      	nop
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024de:	bf00      	nop
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024e8:	bf00      	nop
 80024ea:	bf00      	nop
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
            CLR_WS2812DATA_ME;
 80024fc:	4b44      	ldr	r3, [pc, #272]	; (8002610 <WS2812_BYTE+0x19c>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	4a43      	ldr	r2, [pc, #268]	; (8002610 <WS2812_BYTE+0x19c>)
 8002502:	f023 0304 	bic.w	r3, r3, #4
 8002506:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002508:	bf00      	nop
 800250a:	bf00      	nop
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002512:	bf00      	nop
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800251c:	bf00      	nop
 800251e:	bf00      	nop
 8002520:	bf00      	nop
 8002522:	bf00      	nop
 8002524:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002526:	bf00      	nop
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	bf00      	nop
 800252e:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800253a:	bf00      	nop
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	bf00      	nop
 800254a:	bf00      	nop
 800254c:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800254e:	bf00      	nop
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002562:	bf00      	nop
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	bf00      	nop
 800256a:	bf00      	nop
 800256c:	e040      	b.n	80025f0 <WS2812_BYTE+0x17c>
		}
		else
		{
            SET_WS2812DATA_ME;
 800256e:	4b28      	ldr	r3, [pc, #160]	; (8002610 <WS2812_BYTE+0x19c>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	4a27      	ldr	r2, [pc, #156]	; (8002610 <WS2812_BYTE+0x19c>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");
 800257a:	bf00      	nop
 800257c:	bf00      	nop
 800257e:	bf00      	nop
            CLR_WS2812DATA_ME;
 8002580:	4b23      	ldr	r3, [pc, #140]	; (8002610 <WS2812_BYTE+0x19c>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a22      	ldr	r2, [pc, #136]	; (8002610 <WS2812_BYTE+0x19c>)
 8002586:	f023 0304 	bic.w	r3, r3, #4
 800258a:	60d3      	str	r3, [r2, #12]
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	bf00      	nop
 800259e:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025aa:	bf00      	nop
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025b4:	bf00      	nop
 80025b6:	bf00      	nop
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025d2:	bf00      	nop
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	bf00      	nop

            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	bf00      	nop
            asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 80025e6:	bf00      	nop
 80025e8:	bf00      	nop
 80025ea:	bf00      	nop
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
		}
		x<<=1;
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	71fb      	strb	r3, [r7, #7]
	for(y=0;y<8;y++)
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	3301      	adds	r3, #1
 80025fa:	73fb      	strb	r3, [r7, #15]
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
 80025fe:	2b07      	cmp	r3, #7
 8002600:	f67f af40 	bls.w	8002484 <WS2812_BYTE+0x10>
	}
    //delay50us();
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40011000 	.word	0x40011000

08002614 <send_single_data>:
//============================================
//发送RGB数据
//============================================
void send_single_data()  //数据格式G7-G0-R7-R0-B7-B0
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
   LED_DAT=GG;
 8002618:	4b0e      	ldr	r3, [pc, #56]	; (8002654 <send_single_data+0x40>)
 800261a:	781a      	ldrb	r2, [r3, #0]
 800261c:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <send_single_data+0x44>)
 800261e:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE(LED_DAT);
 8002620:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <send_single_data+0x44>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff25 	bl	8002474 <WS2812_BYTE>
   LED_DAT=RR;
 800262a:	4b0c      	ldr	r3, [pc, #48]	; (800265c <send_single_data+0x48>)
 800262c:	781a      	ldrb	r2, [r3, #0]
 800262e:	4b0a      	ldr	r3, [pc, #40]	; (8002658 <send_single_data+0x44>)
 8002630:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE(LED_DAT);
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <send_single_data+0x44>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff ff1c 	bl	8002474 <WS2812_BYTE>
   LED_DAT=BB;
 800263c:	4b08      	ldr	r3, [pc, #32]	; (8002660 <send_single_data+0x4c>)
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <send_single_data+0x44>)
 8002642:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE(LED_DAT);
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <send_single_data+0x44>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff13 	bl	8002474 <WS2812_BYTE>
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000dd0 	.word	0x20000dd0
 8002658:	20000dd2 	.word	0x20000dd2
 800265c:	20000dd6 	.word	0x20000dd6
 8002660:	20000dd8 	.word	0x20000dd8

08002664 <send_string_data>:
void  send_string_data()
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
    uint8_t i;
    for(i=0;i<3;i++)
 800266a:	2300      	movs	r3, #0
 800266c:	71fb      	strb	r3, [r7, #7]
 800266e:	e004      	b.n	800267a <send_string_data+0x16>
    {
        send_single_data();
 8002670:	f7ff ffd0 	bl	8002614 <send_single_data>
    for(i=0;i<3;i++)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	3301      	adds	r3, #1
 8002678:	71fb      	strb	r3, [r7, #7]
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b02      	cmp	r3, #2
 800267e:	d9f7      	bls.n	8002670 <send_string_data+0xc>
    }
    reset_ws2812();
 8002680:	f7ff fe08 	bl	8002294 <reset_ws2812>
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <send_single_data1>:
//============================================
//发送RGB数据
//============================================
void send_single_data1()  //数据格式G7-G0-R7-R0-B7-B0
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
   LED_DAT=GG;
 8002690:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <send_single_data1+0x40>)
 8002692:	781a      	ldrb	r2, [r3, #0]
 8002694:	4b0e      	ldr	r3, [pc, #56]	; (80026d0 <send_single_data1+0x44>)
 8002696:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE_1(LED_DAT);
 8002698:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <send_single_data1+0x44>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fe19 	bl	80022d4 <WS2812_BYTE_1>
   LED_DAT=RR;
 80026a2:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <send_single_data1+0x48>)
 80026a4:	781a      	ldrb	r2, [r3, #0]
 80026a6:	4b0a      	ldr	r3, [pc, #40]	; (80026d0 <send_single_data1+0x44>)
 80026a8:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE_1(LED_DAT);
 80026aa:	4b09      	ldr	r3, [pc, #36]	; (80026d0 <send_single_data1+0x44>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff fe10 	bl	80022d4 <WS2812_BYTE_1>
   LED_DAT=BB;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <send_single_data1+0x4c>)
 80026b6:	781a      	ldrb	r2, [r3, #0]
 80026b8:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <send_single_data1+0x44>)
 80026ba:	701a      	strb	r2, [r3, #0]
   WS2812_BYTE_1(LED_DAT);
 80026bc:	4b04      	ldr	r3, [pc, #16]	; (80026d0 <send_single_data1+0x44>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fe07 	bl	80022d4 <WS2812_BYTE_1>
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000dd0 	.word	0x20000dd0
 80026d0:	20000dd2 	.word	0x20000dd2
 80026d4:	20000dd6 	.word	0x20000dd6
 80026d8:	20000dd8 	.word	0x20000dd8

080026dc <send_string_data1>:
   WS2812_BYTE_1(RA);
   //LED_DAT=BB;
   WS2812_BYTE_1(BA);
}
void  send_string_data1()
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
    uint8_t i;
    for(i=0;i<72;i++)
 80026e2:	2300      	movs	r3, #0
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	e004      	b.n	80026f2 <send_string_data1+0x16>
    {
        send_single_data1();
 80026e8:	f7ff ffd0 	bl	800268c <send_single_data1>
    for(i=0;i<72;i++)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	3301      	adds	r3, #1
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	2b47      	cmp	r3, #71	; 0x47
 80026f6:	d9f7      	bls.n	80026e8 <send_string_data1+0xc>
    }
    reset_ws2812_1();
 80026f8:	f7ff fddc 	bl	80022b4 <reset_ws2812_1>
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <RGB_close>:
    send_string_data1();
    for(t=speed1;t>0;t--)  HAL_Delay(100);

}
void RGB_close() //RGB闪烁
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
    uint16_t t;
    RR=0; GG=0; BB=0;
 800270a:	4b0d      	ldr	r3, [pc, #52]	; (8002740 <RGB_close+0x3c>)
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <RGB_close+0x40>)
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <RGB_close+0x44>)
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]
    send_string_data();
 800271c:	f7ff ffa2 	bl	8002664 <send_string_data>
    for(t=speed1;t>0;t--)HAL_Delay(100);
 8002720:	2301      	movs	r3, #1
 8002722:	80fb      	strh	r3, [r7, #6]
 8002724:	e005      	b.n	8002732 <RGB_close+0x2e>
 8002726:	2064      	movs	r0, #100	; 0x64
 8002728:	f000 f8bc 	bl	80028a4 <HAL_Delay>
 800272c:	88fb      	ldrh	r3, [r7, #6]
 800272e:	3b01      	subs	r3, #1
 8002730:	80fb      	strh	r3, [r7, #6]
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1f6      	bne.n	8002726 <RGB_close+0x22>

}
 8002738:	bf00      	nop
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000dd6 	.word	0x20000dd6
 8002744:	20000dd0 	.word	0x20000dd0
 8002748:	20000dd8 	.word	0x20000dd8

0800274c <RGB_close1>:
void RGB_close1() //RGB闪烁
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
    uint16_t t;
    RR=0; GG=0; BB=0;
 8002752:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <RGB_close1+0x3c>)
 8002754:	2200      	movs	r2, #0
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <RGB_close1+0x40>)
 800275a:	2200      	movs	r2, #0
 800275c:	701a      	strb	r2, [r3, #0]
 800275e:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <RGB_close1+0x44>)
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
    send_string_data1();
 8002764:	f7ff ffba 	bl	80026dc <send_string_data1>
    for(t=speed1;t>0;t--)HAL_Delay(100);
 8002768:	2301      	movs	r3, #1
 800276a:	80fb      	strh	r3, [r7, #6]
 800276c:	e005      	b.n	800277a <RGB_close1+0x2e>
 800276e:	2064      	movs	r0, #100	; 0x64
 8002770:	f000 f898 	bl	80028a4 <HAL_Delay>
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	3b01      	subs	r3, #1
 8002778:	80fb      	strh	r3, [r7, #6]
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1f6      	bne.n	800276e <RGB_close1+0x22>

}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20000dd6 	.word	0x20000dd6
 800278c:	20000dd0 	.word	0x20000dd0
 8002790:	20000dd8 	.word	0x20000dd8

08002794 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002794:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002796:	e003      	b.n	80027a0 <LoopCopyDataInit>

08002798 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800279a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800279c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800279e:	3104      	adds	r1, #4

080027a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80027a0:	480a      	ldr	r0, [pc, #40]	; (80027cc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80027a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80027a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80027a8:	d3f6      	bcc.n	8002798 <CopyDataInit>
  ldr r2, =_sbss
 80027aa:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80027ac:	e002      	b.n	80027b4 <LoopFillZerobss>

080027ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80027ae:	2300      	movs	r3, #0
  str r3, [r2], #4
 80027b0:	f842 3b04 	str.w	r3, [r2], #4

080027b4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80027b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80027b8:	d3f9      	bcc.n	80027ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027ba:	f7ff fa6f 	bl	8001c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027be:	f002 fa13 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027c2:	f7fe fd2b 	bl	800121c <main>
  bx lr
 80027c6:	4770      	bx	lr
  ldr r3, =_sidata
 80027c8:	0800ecac 	.word	0x0800ecac
  ldr r0, =_sdata
 80027cc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80027d0:	20000028 	.word	0x20000028
  ldr r2, =_sbss
 80027d4:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 80027d8:	20000de0 	.word	0x20000de0

080027dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027dc:	e7fe      	b.n	80027dc <ADC1_2_IRQHandler>
	...

080027e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_Init+0x28>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a07      	ldr	r2, [pc, #28]	; (8002808 <HAL_Init+0x28>)
 80027ea:	f043 0310 	orr.w	r3, r3, #16
 80027ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f0:	2003      	movs	r0, #3
 80027f2:	f000 f945 	bl	8002a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f6:	2000      	movs	r0, #0
 80027f8:	f000 f808 	bl	800280c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fc:	f7ff f9ca 	bl	8001b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40022000 	.word	0x40022000

0800280c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_InitTick+0x54>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <HAL_InitTick+0x58>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002822:	fbb3 f3f1 	udiv	r3, r3, r1
 8002826:	fbb2 f3f3 	udiv	r3, r2, r3
 800282a:	4618      	mov	r0, r3
 800282c:	f000 f95d 	bl	8002aea <HAL_SYSTICK_Config>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e00e      	b.n	8002858 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2b0f      	cmp	r3, #15
 800283e:	d80a      	bhi.n	8002856 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002840:	2200      	movs	r2, #0
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	f000 f925 	bl	8002a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800284c:	4a06      	ldr	r2, [pc, #24]	; (8002868 <HAL_InitTick+0x5c>)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	e000      	b.n	8002858 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	2000001c 	.word	0x2000001c
 8002864:	20000024 	.word	0x20000024
 8002868:	20000020 	.word	0x20000020

0800286c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002870:	4b05      	ldr	r3, [pc, #20]	; (8002888 <HAL_IncTick+0x1c>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	4b05      	ldr	r3, [pc, #20]	; (800288c <HAL_IncTick+0x20>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4413      	add	r3, r2
 800287c:	4a03      	ldr	r2, [pc, #12]	; (800288c <HAL_IncTick+0x20>)
 800287e:	6013      	str	r3, [r2, #0]
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	20000024 	.word	0x20000024
 800288c:	20000ddc 	.word	0x20000ddc

08002890 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return uwTick;
 8002894:	4b02      	ldr	r3, [pc, #8]	; (80028a0 <HAL_GetTick+0x10>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	20000ddc 	.word	0x20000ddc

080028a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ac:	f7ff fff0 	bl	8002890 <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d005      	beq.n	80028ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028be:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <HAL_Delay+0x40>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ca:	bf00      	nop
 80028cc:	f7ff ffe0 	bl	8002890 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d8f7      	bhi.n	80028cc <HAL_Delay+0x28>
  {
  }
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	20000024 	.word	0x20000024

080028e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028f8:	4b0c      	ldr	r3, [pc, #48]	; (800292c <__NVIC_SetPriorityGrouping+0x44>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002904:	4013      	ands	r3, r2
 8002906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291a:	4a04      	ldr	r2, [pc, #16]	; (800292c <__NVIC_SetPriorityGrouping+0x44>)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	60d3      	str	r3, [r2, #12]
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002934:	4b04      	ldr	r3, [pc, #16]	; (8002948 <__NVIC_GetPriorityGrouping+0x18>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	0a1b      	lsrs	r3, r3, #8
 800293a:	f003 0307 	and.w	r3, r3, #7
}
 800293e:	4618      	mov	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295a:	2b00      	cmp	r3, #0
 800295c:	db0b      	blt.n	8002976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	f003 021f 	and.w	r2, r3, #31
 8002964:	4906      	ldr	r1, [pc, #24]	; (8002980 <__NVIC_EnableIRQ+0x34>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	095b      	lsrs	r3, r3, #5
 800296c:	2001      	movs	r0, #1
 800296e:	fa00 f202 	lsl.w	r2, r0, r2
 8002972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	e000e100 	.word	0xe000e100

08002984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	6039      	str	r1, [r7, #0]
 800298e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002994:	2b00      	cmp	r3, #0
 8002996:	db0a      	blt.n	80029ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	b2da      	uxtb	r2, r3
 800299c:	490c      	ldr	r1, [pc, #48]	; (80029d0 <__NVIC_SetPriority+0x4c>)
 800299e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a2:	0112      	lsls	r2, r2, #4
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	440b      	add	r3, r1
 80029a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029ac:	e00a      	b.n	80029c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	4908      	ldr	r1, [pc, #32]	; (80029d4 <__NVIC_SetPriority+0x50>)
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	3b04      	subs	r3, #4
 80029bc:	0112      	lsls	r2, r2, #4
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	440b      	add	r3, r1
 80029c2:	761a      	strb	r2, [r3, #24]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	e000e100 	.word	0xe000e100
 80029d4:	e000ed00 	.word	0xe000ed00

080029d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d8:	b480      	push	{r7}
 80029da:	b089      	sub	sp, #36	; 0x24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f1c3 0307 	rsb	r3, r3, #7
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	bf28      	it	cs
 80029f6:	2304      	movcs	r3, #4
 80029f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3304      	adds	r3, #4
 80029fe:	2b06      	cmp	r3, #6
 8002a00:	d902      	bls.n	8002a08 <NVIC_EncodePriority+0x30>
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3b03      	subs	r3, #3
 8002a06:	e000      	b.n	8002a0a <NVIC_EncodePriority+0x32>
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43da      	mvns	r2, r3
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	401a      	ands	r2, r3
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a20:	f04f 31ff 	mov.w	r1, #4294967295
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43d9      	mvns	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a30:	4313      	orrs	r3, r2
         );
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3724      	adds	r7, #36	; 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a4c:	d301      	bcc.n	8002a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e00f      	b.n	8002a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a52:	4a0a      	ldr	r2, [pc, #40]	; (8002a7c <SysTick_Config+0x40>)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a5a:	210f      	movs	r1, #15
 8002a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a60:	f7ff ff90 	bl	8002984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a64:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <SysTick_Config+0x40>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a6a:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <SysTick_Config+0x40>)
 8002a6c:	2207      	movs	r2, #7
 8002a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	e000e010 	.word	0xe000e010

08002a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f7ff ff2d 	bl	80028e8 <__NVIC_SetPriorityGrouping>
}
 8002a8e:	bf00      	nop
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b086      	sub	sp, #24
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa8:	f7ff ff42 	bl	8002930 <__NVIC_GetPriorityGrouping>
 8002aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	6978      	ldr	r0, [r7, #20]
 8002ab4:	f7ff ff90 	bl	80029d8 <NVIC_EncodePriority>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002abe:	4611      	mov	r1, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ff5f 	bl	8002984 <__NVIC_SetPriority>
}
 8002ac6:	bf00      	nop
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff ff35 	bl	800294c <__NVIC_EnableIRQ>
}
 8002ae2:	bf00      	nop
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7ff ffa2 	bl	8002a3c <SysTick_Config>
 8002af8:	4603      	mov	r3, r0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d106      	bne.n	8002b20 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002b12:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a08      	ldr	r2, [pc, #32]	; (8002b38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b18:	f043 0304 	orr.w	r3, r3, #4
 8002b1c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002b1e:	e005      	b.n	8002b2c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a04      	ldr	r2, [pc, #16]	; (8002b38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b26:	f023 0304 	bic.w	r3, r3, #4
 8002b2a:	6013      	str	r3, [r2, #0]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	e000e010 	.word	0xe000e010

08002b3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b44:	2300      	movs	r3, #0
 8002b46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d005      	beq.n	8002b5e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2204      	movs	r2, #4
 8002b56:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	73fb      	strb	r3, [r7, #15]
 8002b5c:	e0d6      	b.n	8002d0c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 020e 	bic.w	r2, r2, #14
 8002b6c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0201 	bic.w	r2, r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	461a      	mov	r2, r3
 8002b84:	4b64      	ldr	r3, [pc, #400]	; (8002d18 <HAL_DMA_Abort_IT+0x1dc>)
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d958      	bls.n	8002c3c <HAL_DMA_Abort_IT+0x100>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a63      	ldr	r2, [pc, #396]	; (8002d1c <HAL_DMA_Abort_IT+0x1e0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d04f      	beq.n	8002c34 <HAL_DMA_Abort_IT+0xf8>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a61      	ldr	r2, [pc, #388]	; (8002d20 <HAL_DMA_Abort_IT+0x1e4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d048      	beq.n	8002c30 <HAL_DMA_Abort_IT+0xf4>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a60      	ldr	r2, [pc, #384]	; (8002d24 <HAL_DMA_Abort_IT+0x1e8>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d040      	beq.n	8002c2a <HAL_DMA_Abort_IT+0xee>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a5e      	ldr	r2, [pc, #376]	; (8002d28 <HAL_DMA_Abort_IT+0x1ec>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d038      	beq.n	8002c24 <HAL_DMA_Abort_IT+0xe8>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a5d      	ldr	r2, [pc, #372]	; (8002d2c <HAL_DMA_Abort_IT+0x1f0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d030      	beq.n	8002c1e <HAL_DMA_Abort_IT+0xe2>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a5b      	ldr	r2, [pc, #364]	; (8002d30 <HAL_DMA_Abort_IT+0x1f4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d028      	beq.n	8002c18 <HAL_DMA_Abort_IT+0xdc>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a53      	ldr	r2, [pc, #332]	; (8002d18 <HAL_DMA_Abort_IT+0x1dc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d020      	beq.n	8002c12 <HAL_DMA_Abort_IT+0xd6>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a57      	ldr	r2, [pc, #348]	; (8002d34 <HAL_DMA_Abort_IT+0x1f8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d019      	beq.n	8002c0e <HAL_DMA_Abort_IT+0xd2>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a56      	ldr	r2, [pc, #344]	; (8002d38 <HAL_DMA_Abort_IT+0x1fc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d012      	beq.n	8002c0a <HAL_DMA_Abort_IT+0xce>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a54      	ldr	r2, [pc, #336]	; (8002d3c <HAL_DMA_Abort_IT+0x200>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00a      	beq.n	8002c04 <HAL_DMA_Abort_IT+0xc8>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a53      	ldr	r2, [pc, #332]	; (8002d40 <HAL_DMA_Abort_IT+0x204>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d102      	bne.n	8002bfe <HAL_DMA_Abort_IT+0xc2>
 8002bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bfc:	e01b      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002bfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c02:	e018      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c08:	e015      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c0a:	2310      	movs	r3, #16
 8002c0c:	e013      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e011      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c16:	e00e      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c1c:	e00b      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c22:	e008      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c28:	e005      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c2e:	e002      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c30:	2310      	movs	r3, #16
 8002c32:	e000      	b.n	8002c36 <HAL_DMA_Abort_IT+0xfa>
 8002c34:	2301      	movs	r3, #1
 8002c36:	4a43      	ldr	r2, [pc, #268]	; (8002d44 <HAL_DMA_Abort_IT+0x208>)
 8002c38:	6053      	str	r3, [r2, #4]
 8002c3a:	e057      	b.n	8002cec <HAL_DMA_Abort_IT+0x1b0>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a36      	ldr	r2, [pc, #216]	; (8002d1c <HAL_DMA_Abort_IT+0x1e0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d04f      	beq.n	8002ce6 <HAL_DMA_Abort_IT+0x1aa>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a35      	ldr	r2, [pc, #212]	; (8002d20 <HAL_DMA_Abort_IT+0x1e4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d048      	beq.n	8002ce2 <HAL_DMA_Abort_IT+0x1a6>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a33      	ldr	r2, [pc, #204]	; (8002d24 <HAL_DMA_Abort_IT+0x1e8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d040      	beq.n	8002cdc <HAL_DMA_Abort_IT+0x1a0>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a32      	ldr	r2, [pc, #200]	; (8002d28 <HAL_DMA_Abort_IT+0x1ec>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d038      	beq.n	8002cd6 <HAL_DMA_Abort_IT+0x19a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a30      	ldr	r2, [pc, #192]	; (8002d2c <HAL_DMA_Abort_IT+0x1f0>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d030      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0x194>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a2f      	ldr	r2, [pc, #188]	; (8002d30 <HAL_DMA_Abort_IT+0x1f4>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d028      	beq.n	8002cca <HAL_DMA_Abort_IT+0x18e>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a26      	ldr	r2, [pc, #152]	; (8002d18 <HAL_DMA_Abort_IT+0x1dc>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d020      	beq.n	8002cc4 <HAL_DMA_Abort_IT+0x188>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a2b      	ldr	r2, [pc, #172]	; (8002d34 <HAL_DMA_Abort_IT+0x1f8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d019      	beq.n	8002cc0 <HAL_DMA_Abort_IT+0x184>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a29      	ldr	r2, [pc, #164]	; (8002d38 <HAL_DMA_Abort_IT+0x1fc>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d012      	beq.n	8002cbc <HAL_DMA_Abort_IT+0x180>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a28      	ldr	r2, [pc, #160]	; (8002d3c <HAL_DMA_Abort_IT+0x200>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_DMA_Abort_IT+0x17a>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a26      	ldr	r2, [pc, #152]	; (8002d40 <HAL_DMA_Abort_IT+0x204>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d102      	bne.n	8002cb0 <HAL_DMA_Abort_IT+0x174>
 8002caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cae:	e01b      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cb4:	e018      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cba:	e015      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cbc:	2310      	movs	r3, #16
 8002cbe:	e013      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e011      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cc8:	e00e      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002cce:	e00b      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cd4:	e008      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cda:	e005      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002cdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce0:	e002      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002ce2:	2310      	movs	r3, #16
 8002ce4:	e000      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x1ac>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	4a17      	ldr	r2, [pc, #92]	; (8002d48 <HAL_DMA_Abort_IT+0x20c>)
 8002cea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	4798      	blx	r3
    } 
  }
  return status;
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40020080 	.word	0x40020080
 8002d1c:	40020008 	.word	0x40020008
 8002d20:	4002001c 	.word	0x4002001c
 8002d24:	40020030 	.word	0x40020030
 8002d28:	40020044 	.word	0x40020044
 8002d2c:	40020058 	.word	0x40020058
 8002d30:	4002006c 	.word	0x4002006c
 8002d34:	40020408 	.word	0x40020408
 8002d38:	4002041c 	.word	0x4002041c
 8002d3c:	40020430 	.word	0x40020430
 8002d40:	40020444 	.word	0x40020444
 8002d44:	40020400 	.word	0x40020400
 8002d48:	40020000 	.word	0x40020000

08002d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b08b      	sub	sp, #44	; 0x2c
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d56:	2300      	movs	r3, #0
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d5e:	e133      	b.n	8002fc8 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d60:	2201      	movs	r2, #1
 8002d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	69fa      	ldr	r2, [r7, #28]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	f040 8122 	bne.w	8002fc2 <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b12      	cmp	r3, #18
 8002d84:	d034      	beq.n	8002df0 <HAL_GPIO_Init+0xa4>
 8002d86:	2b12      	cmp	r3, #18
 8002d88:	d80d      	bhi.n	8002da6 <HAL_GPIO_Init+0x5a>
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d02b      	beq.n	8002de6 <HAL_GPIO_Init+0x9a>
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d804      	bhi.n	8002d9c <HAL_GPIO_Init+0x50>
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d031      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d01c      	beq.n	8002dd4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d9a:	e048      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d9c:	2b03      	cmp	r3, #3
 8002d9e:	d043      	beq.n	8002e28 <HAL_GPIO_Init+0xdc>
 8002da0:	2b11      	cmp	r3, #17
 8002da2:	d01b      	beq.n	8002ddc <HAL_GPIO_Init+0x90>
          break;
 8002da4:	e043      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002da6:	4a8f      	ldr	r2, [pc, #572]	; (8002fe4 <HAL_GPIO_Init+0x298>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d026      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
 8002dac:	4a8d      	ldr	r2, [pc, #564]	; (8002fe4 <HAL_GPIO_Init+0x298>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d806      	bhi.n	8002dc0 <HAL_GPIO_Init+0x74>
 8002db2:	4a8d      	ldr	r2, [pc, #564]	; (8002fe8 <HAL_GPIO_Init+0x29c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d020      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
 8002db8:	4a8c      	ldr	r2, [pc, #560]	; (8002fec <HAL_GPIO_Init+0x2a0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01d      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
          break;
 8002dbe:	e036      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002dc0:	4a8b      	ldr	r2, [pc, #556]	; (8002ff0 <HAL_GPIO_Init+0x2a4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d019      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
 8002dc6:	4a8b      	ldr	r2, [pc, #556]	; (8002ff4 <HAL_GPIO_Init+0x2a8>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d016      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
 8002dcc:	4a8a      	ldr	r2, [pc, #552]	; (8002ff8 <HAL_GPIO_Init+0x2ac>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0xae>
          break;
 8002dd2:	e02c      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	623b      	str	r3, [r7, #32]
          break;
 8002dda:	e028      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	3304      	adds	r3, #4
 8002de2:	623b      	str	r3, [r7, #32]
          break;
 8002de4:	e023      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	3308      	adds	r3, #8
 8002dec:	623b      	str	r3, [r7, #32]
          break;
 8002dee:	e01e      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	330c      	adds	r3, #12
 8002df6:	623b      	str	r3, [r7, #32]
          break;
 8002df8:	e019      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d102      	bne.n	8002e08 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e02:	2304      	movs	r3, #4
 8002e04:	623b      	str	r3, [r7, #32]
          break;
 8002e06:	e012      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d105      	bne.n	8002e1c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e10:	2308      	movs	r3, #8
 8002e12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	611a      	str	r2, [r3, #16]
          break;
 8002e1a:	e008      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e1c:	2308      	movs	r3, #8
 8002e1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	615a      	str	r2, [r3, #20]
          break;
 8002e26:	e002      	b.n	8002e2e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	2bff      	cmp	r3, #255	; 0xff
 8002e32:	d801      	bhi.n	8002e38 <HAL_GPIO_Init+0xec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	e001      	b.n	8002e3c <HAL_GPIO_Init+0xf0>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	2bff      	cmp	r3, #255	; 0xff
 8002e42:	d802      	bhi.n	8002e4a <HAL_GPIO_Init+0xfe>
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_Init+0x104>
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4c:	3b08      	subs	r3, #8
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	210f      	movs	r1, #15
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	401a      	ands	r2, r3
 8002e62:	6a39      	ldr	r1, [r7, #32]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80a2 	beq.w	8002fc2 <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e7e:	4b5f      	ldr	r3, [pc, #380]	; (8002ffc <HAL_GPIO_Init+0x2b0>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4a5e      	ldr	r2, [pc, #376]	; (8002ffc <HAL_GPIO_Init+0x2b0>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6193      	str	r3, [r2, #24]
 8002e8a:	4b5c      	ldr	r3, [pc, #368]	; (8002ffc <HAL_GPIO_Init+0x2b0>)
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e96:	4a5a      	ldr	r2, [pc, #360]	; (8003000 <HAL_GPIO_Init+0x2b4>)
 8002e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9a:	089b      	lsrs	r3, r3, #2
 8002e9c:	3302      	adds	r3, #2
 8002e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	220f      	movs	r2, #15
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a51      	ldr	r2, [pc, #324]	; (8003004 <HAL_GPIO_Init+0x2b8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d01f      	beq.n	8002f02 <HAL_GPIO_Init+0x1b6>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a50      	ldr	r2, [pc, #320]	; (8003008 <HAL_GPIO_Init+0x2bc>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d019      	beq.n	8002efe <HAL_GPIO_Init+0x1b2>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4f      	ldr	r2, [pc, #316]	; (800300c <HAL_GPIO_Init+0x2c0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d013      	beq.n	8002efa <HAL_GPIO_Init+0x1ae>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4e      	ldr	r2, [pc, #312]	; (8003010 <HAL_GPIO_Init+0x2c4>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_GPIO_Init+0x1aa>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a4d      	ldr	r2, [pc, #308]	; (8003014 <HAL_GPIO_Init+0x2c8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d007      	beq.n	8002ef2 <HAL_GPIO_Init+0x1a6>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a4c      	ldr	r2, [pc, #304]	; (8003018 <HAL_GPIO_Init+0x2cc>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d101      	bne.n	8002eee <HAL_GPIO_Init+0x1a2>
 8002eea:	2305      	movs	r3, #5
 8002eec:	e00a      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002eee:	2306      	movs	r3, #6
 8002ef0:	e008      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002ef2:	2304      	movs	r3, #4
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e004      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e002      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_GPIO_Init+0x1b8>
 8002f02:	2300      	movs	r3, #0
 8002f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f06:	f002 0203 	and.w	r2, r2, #3
 8002f0a:	0092      	lsls	r2, r2, #2
 8002f0c:	4093      	lsls	r3, r2
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f14:	493a      	ldr	r1, [pc, #232]	; (8003000 <HAL_GPIO_Init+0x2b4>)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d006      	beq.n	8002f3c <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f2e:	4b3b      	ldr	r3, [pc, #236]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	493a      	ldr	r1, [pc, #232]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	600b      	str	r3, [r1, #0]
 8002f3a:	e006      	b.n	8002f4a <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f3c:	4b37      	ldr	r3, [pc, #220]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	43db      	mvns	r3, r3
 8002f44:	4935      	ldr	r1, [pc, #212]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d006      	beq.n	8002f64 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f56:	4b31      	ldr	r3, [pc, #196]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	4930      	ldr	r1, [pc, #192]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	604b      	str	r3, [r1, #4]
 8002f62:	e006      	b.n	8002f72 <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f64:	4b2d      	ldr	r3, [pc, #180]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	492b      	ldr	r1, [pc, #172]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d006      	beq.n	8002f8c <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f7e:	4b27      	ldr	r3, [pc, #156]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	4926      	ldr	r1, [pc, #152]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	608b      	str	r3, [r1, #8]
 8002f8a:	e006      	b.n	8002f9a <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f8c:	4b23      	ldr	r3, [pc, #140]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	43db      	mvns	r3, r3
 8002f94:	4921      	ldr	r1, [pc, #132]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002f96:	4013      	ands	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d006      	beq.n	8002fb4 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fa6:	4b1d      	ldr	r3, [pc, #116]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	491c      	ldr	r1, [pc, #112]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	60cb      	str	r3, [r1, #12]
 8002fb2:	e006      	b.n	8002fc2 <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fb4:	4b19      	ldr	r3, [pc, #100]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	4917      	ldr	r1, [pc, #92]	; (800301c <HAL_GPIO_Init+0x2d0>)
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fce:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f47f aec4 	bne.w	8002d60 <HAL_GPIO_Init+0x14>
  }
}
 8002fd8:	bf00      	nop
 8002fda:	372c      	adds	r7, #44	; 0x2c
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	10210000 	.word	0x10210000
 8002fe8:	10110000 	.word	0x10110000
 8002fec:	10120000 	.word	0x10120000
 8002ff0:	10310000 	.word	0x10310000
 8002ff4:	10320000 	.word	0x10320000
 8002ff8:	10220000 	.word	0x10220000
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40010000 	.word	0x40010000
 8003004:	40010800 	.word	0x40010800
 8003008:	40010c00 	.word	0x40010c00
 800300c:	40011000 	.word	0x40011000
 8003010:	40011400 	.word	0x40011400
 8003014:	40011800 	.word	0x40011800
 8003018:	40011c00 	.word	0x40011c00
 800301c:	40010400 	.word	0x40010400

08003020 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	887b      	ldrh	r3, [r7, #2]
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003038:	2301      	movs	r3, #1
 800303a:	73fb      	strb	r3, [r7, #15]
 800303c:	e001      	b.n	8003042 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800303e:	2300      	movs	r3, #0
 8003040:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003042:	7bfb      	ldrb	r3, [r7, #15]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr

0800304e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
 8003056:	460b      	mov	r3, r1
 8003058:	807b      	strh	r3, [r7, #2]
 800305a:	4613      	mov	r3, r2
 800305c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800305e:	787b      	ldrb	r3, [r7, #1]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003064:	887a      	ldrh	r2, [r7, #2]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800306a:	e003      	b.n	8003074 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800306c:	887b      	ldrh	r3, [r7, #2]
 800306e:	041a      	lsls	r2, r3, #16
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	611a      	str	r2, [r3, #16]
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr

0800307e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	460b      	mov	r3, r1
 8003088:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	887b      	ldrh	r3, [r7, #2]
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003096:	887a      	ldrh	r2, [r7, #2]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800309c:	e002      	b.n	80030a4 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800309e:	887a      	ldrh	r2, [r7, #2]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	611a      	str	r2, [r3, #16]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr

080030ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80030ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030b0:	b08b      	sub	sp, #44	; 0x2c
 80030b2:	af06      	add	r7, sp, #24
 80030b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0d3      	b.n	8003268 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d106      	bne.n	80030da <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f7ff f8bf 	bl	8002258 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2203      	movs	r2, #3
 80030de:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f001 fd27 	bl	8004b3a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	603b      	str	r3, [r7, #0]
 80030f2:	687e      	ldr	r6, [r7, #4]
 80030f4:	466d      	mov	r5, sp
 80030f6:	f106 0410 	add.w	r4, r6, #16
 80030fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030fe:	6823      	ldr	r3, [r4, #0]
 8003100:	602b      	str	r3, [r5, #0]
 8003102:	1d33      	adds	r3, r6, #4
 8003104:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003106:	6838      	ldr	r0, [r7, #0]
 8003108:	f001 fcf0 	bl	8004aec <USB_CoreInit>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d005      	beq.n	800311e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2202      	movs	r2, #2
 8003116:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e0a4      	b.n	8003268 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2100      	movs	r1, #0
 8003124:	4618      	mov	r0, r3
 8003126:	f001 fd24 	bl	8004b72 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800312a:	2300      	movs	r3, #0
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	e035      	b.n	800319c <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	015b      	lsls	r3, r3, #5
 8003136:	4413      	add	r3, r2
 8003138:	3329      	adds	r3, #41	; 0x29
 800313a:	2201      	movs	r2, #1
 800313c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800313e:	7bfb      	ldrb	r3, [r7, #15]
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	015b      	lsls	r3, r3, #5
 8003144:	4413      	add	r3, r2
 8003146:	3328      	adds	r3, #40	; 0x28
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800314c:	7bfb      	ldrb	r3, [r7, #15]
 800314e:	7bfa      	ldrb	r2, [r7, #15]
 8003150:	b291      	uxth	r1, r2
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	015b      	lsls	r3, r3, #5
 8003156:	4413      	add	r3, r2
 8003158:	3336      	adds	r3, #54	; 0x36
 800315a:	460a      	mov	r2, r1
 800315c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800315e:	7bfb      	ldrb	r3, [r7, #15]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	015b      	lsls	r3, r3, #5
 8003164:	4413      	add	r3, r2
 8003166:	332b      	adds	r3, #43	; 0x2b
 8003168:	2200      	movs	r2, #0
 800316a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	015b      	lsls	r3, r3, #5
 8003172:	4413      	add	r3, r2
 8003174:	3338      	adds	r3, #56	; 0x38
 8003176:	2200      	movs	r2, #0
 8003178:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800317a:	7bfb      	ldrb	r3, [r7, #15]
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	015b      	lsls	r3, r3, #5
 8003180:	4413      	add	r3, r2
 8003182:	333c      	adds	r3, #60	; 0x3c
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	3302      	adds	r3, #2
 800318e:	015b      	lsls	r3, r3, #5
 8003190:	4413      	add	r3, r2
 8003192:	2200      	movs	r2, #0
 8003194:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003196:	7bfb      	ldrb	r3, [r7, #15]
 8003198:	3301      	adds	r3, #1
 800319a:	73fb      	strb	r3, [r7, #15]
 800319c:	7bfa      	ldrb	r2, [r7, #15]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d3c4      	bcc.n	8003130 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	73fb      	strb	r3, [r7, #15]
 80031aa:	e031      	b.n	8003210 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	015b      	lsls	r3, r3, #5
 80031b2:	4413      	add	r3, r2
 80031b4:	f203 1329 	addw	r3, r3, #297	; 0x129
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	015b      	lsls	r3, r3, #5
 80031c2:	4413      	add	r3, r2
 80031c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80031c8:	7bfa      	ldrb	r2, [r7, #15]
 80031ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	015b      	lsls	r3, r3, #5
 80031d2:	4413      	add	r3, r2
 80031d4:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	015b      	lsls	r3, r3, #5
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80031e8:	2200      	movs	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	015b      	lsls	r3, r3, #5
 80031f2:	4413      	add	r3, r2
 80031f4:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	330a      	adds	r3, #10
 8003202:	015b      	lsls	r3, r3, #5
 8003204:	4413      	add	r3, r2
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	3301      	adds	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	7bfa      	ldrb	r2, [r7, #15]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	429a      	cmp	r2, r3
 8003218:	d3c8      	bcc.n	80031ac <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	603b      	str	r3, [r7, #0]
 8003220:	687e      	ldr	r6, [r7, #4]
 8003222:	466d      	mov	r5, sp
 8003224:	f106 0410 	add.w	r4, r6, #16
 8003228:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800322a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800322c:	6823      	ldr	r3, [r4, #0]
 800322e:	602b      	str	r3, [r5, #0]
 8003230:	1d33      	adds	r3, r6, #4
 8003232:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003234:	6838      	ldr	r0, [r7, #0]
 8003236:	f001 fca8 	bl	8004b8a <USB_DevInit>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e00d      	b.n	8003268 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f001 fcb6 	bl	8004bd2 <USB_DevDisconnect>

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e26c      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 8087 	beq.w	800339e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003290:	4b92      	ldr	r3, [pc, #584]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f003 030c 	and.w	r3, r3, #12
 8003298:	2b04      	cmp	r3, #4
 800329a:	d00c      	beq.n	80032b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800329c:	4b8f      	ldr	r3, [pc, #572]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f003 030c 	and.w	r3, r3, #12
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d112      	bne.n	80032ce <HAL_RCC_OscConfig+0x5e>
 80032a8:	4b8c      	ldr	r3, [pc, #560]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b4:	d10b      	bne.n	80032ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b6:	4b89      	ldr	r3, [pc, #548]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d06c      	beq.n	800339c <HAL_RCC_OscConfig+0x12c>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d168      	bne.n	800339c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e246      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d6:	d106      	bne.n	80032e6 <HAL_RCC_OscConfig+0x76>
 80032d8:	4b80      	ldr	r3, [pc, #512]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a7f      	ldr	r2, [pc, #508]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e2:	6013      	str	r3, [r2, #0]
 80032e4:	e02e      	b.n	8003344 <HAL_RCC_OscConfig+0xd4>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10c      	bne.n	8003308 <HAL_RCC_OscConfig+0x98>
 80032ee:	4b7b      	ldr	r3, [pc, #492]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a7a      	ldr	r2, [pc, #488]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	4b78      	ldr	r3, [pc, #480]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a77      	ldr	r2, [pc, #476]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003304:	6013      	str	r3, [r2, #0]
 8003306:	e01d      	b.n	8003344 <HAL_RCC_OscConfig+0xd4>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003310:	d10c      	bne.n	800332c <HAL_RCC_OscConfig+0xbc>
 8003312:	4b72      	ldr	r3, [pc, #456]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a71      	ldr	r2, [pc, #452]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800331c:	6013      	str	r3, [r2, #0]
 800331e:	4b6f      	ldr	r3, [pc, #444]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a6e      	ldr	r2, [pc, #440]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003328:	6013      	str	r3, [r2, #0]
 800332a:	e00b      	b.n	8003344 <HAL_RCC_OscConfig+0xd4>
 800332c:	4b6b      	ldr	r3, [pc, #428]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a6a      	ldr	r2, [pc, #424]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003336:	6013      	str	r3, [r2, #0]
 8003338:	4b68      	ldr	r3, [pc, #416]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a67      	ldr	r2, [pc, #412]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 800333e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003342:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d013      	beq.n	8003374 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7ff faa0 	bl	8002890 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003354:	f7ff fa9c 	bl	8002890 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b64      	cmp	r3, #100	; 0x64
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e1fa      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003366:	4b5d      	ldr	r3, [pc, #372]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d0f0      	beq.n	8003354 <HAL_RCC_OscConfig+0xe4>
 8003372:	e014      	b.n	800339e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003374:	f7ff fa8c 	bl	8002890 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800337c:	f7ff fa88 	bl	8002890 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b64      	cmp	r3, #100	; 0x64
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e1e6      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800338e:	4b53      	ldr	r3, [pc, #332]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x10c>
 800339a:	e000      	b.n	800339e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d063      	beq.n	8003472 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033aa:	4b4c      	ldr	r3, [pc, #304]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f003 030c 	and.w	r3, r3, #12
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00b      	beq.n	80033ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033b6:	4b49      	ldr	r3, [pc, #292]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f003 030c 	and.w	r3, r3, #12
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d11c      	bne.n	80033fc <HAL_RCC_OscConfig+0x18c>
 80033c2:	4b46      	ldr	r3, [pc, #280]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d116      	bne.n	80033fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ce:	4b43      	ldr	r3, [pc, #268]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d005      	beq.n	80033e6 <HAL_RCC_OscConfig+0x176>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d001      	beq.n	80033e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e1ba      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e6:	4b3d      	ldr	r3, [pc, #244]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4939      	ldr	r1, [pc, #228]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033fa:	e03a      	b.n	8003472 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d020      	beq.n	8003446 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003404:	4b36      	ldr	r3, [pc, #216]	; (80034e0 <HAL_RCC_OscConfig+0x270>)
 8003406:	2201      	movs	r2, #1
 8003408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340a:	f7ff fa41 	bl	8002890 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003412:	f7ff fa3d 	bl	8002890 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e19b      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003424:	4b2d      	ldr	r3, [pc, #180]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003430:	4b2a      	ldr	r3, [pc, #168]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	4927      	ldr	r1, [pc, #156]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003440:	4313      	orrs	r3, r2
 8003442:	600b      	str	r3, [r1, #0]
 8003444:	e015      	b.n	8003472 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003446:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <HAL_RCC_OscConfig+0x270>)
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344c:	f7ff fa20 	bl	8002890 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003454:	f7ff fa1c 	bl	8002890 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e17a      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003466:	4b1d      	ldr	r3, [pc, #116]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f0      	bne.n	8003454 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d03a      	beq.n	80034f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d019      	beq.n	80034ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003486:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <HAL_RCC_OscConfig+0x274>)
 8003488:	2201      	movs	r2, #1
 800348a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348c:	f7ff fa00 	bl	8002890 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003494:	f7ff f9fc 	bl	8002890 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e15a      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <HAL_RCC_OscConfig+0x26c>)
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034b2:	2001      	movs	r0, #1
 80034b4:	f000 fada 	bl	8003a6c <RCC_Delay>
 80034b8:	e01c      	b.n	80034f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ba:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <HAL_RCC_OscConfig+0x274>)
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c0:	f7ff f9e6 	bl	8002890 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034c6:	e00f      	b.n	80034e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c8:	f7ff f9e2 	bl	8002890 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d908      	bls.n	80034e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e140      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000
 80034e0:	42420000 	.word	0x42420000
 80034e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e8:	4b9e      	ldr	r3, [pc, #632]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1e9      	bne.n	80034c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 80a6 	beq.w	800364e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003502:	2300      	movs	r3, #0
 8003504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003506:	4b97      	ldr	r3, [pc, #604]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10d      	bne.n	800352e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003512:	4b94      	ldr	r3, [pc, #592]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	4a93      	ldr	r2, [pc, #588]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351c:	61d3      	str	r3, [r2, #28]
 800351e:	4b91      	ldr	r3, [pc, #580]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003526:	60bb      	str	r3, [r7, #8]
 8003528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800352a:	2301      	movs	r3, #1
 800352c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800352e:	4b8e      	ldr	r3, [pc, #568]	; (8003768 <HAL_RCC_OscConfig+0x4f8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003536:	2b00      	cmp	r3, #0
 8003538:	d118      	bne.n	800356c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800353a:	4b8b      	ldr	r3, [pc, #556]	; (8003768 <HAL_RCC_OscConfig+0x4f8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a8a      	ldr	r2, [pc, #552]	; (8003768 <HAL_RCC_OscConfig+0x4f8>)
 8003540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003546:	f7ff f9a3 	bl	8002890 <HAL_GetTick>
 800354a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354c:	e008      	b.n	8003560 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800354e:	f7ff f99f 	bl	8002890 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	2b64      	cmp	r3, #100	; 0x64
 800355a:	d901      	bls.n	8003560 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e0fd      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003560:	4b81      	ldr	r3, [pc, #516]	; (8003768 <HAL_RCC_OscConfig+0x4f8>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0f0      	beq.n	800354e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d106      	bne.n	8003582 <HAL_RCC_OscConfig+0x312>
 8003574:	4b7b      	ldr	r3, [pc, #492]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	4a7a      	ldr	r2, [pc, #488]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	6213      	str	r3, [r2, #32]
 8003580:	e02d      	b.n	80035de <HAL_RCC_OscConfig+0x36e>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10c      	bne.n	80035a4 <HAL_RCC_OscConfig+0x334>
 800358a:	4b76      	ldr	r3, [pc, #472]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	4a75      	ldr	r2, [pc, #468]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003590:	f023 0301 	bic.w	r3, r3, #1
 8003594:	6213      	str	r3, [r2, #32]
 8003596:	4b73      	ldr	r3, [pc, #460]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	4a72      	ldr	r2, [pc, #456]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800359c:	f023 0304 	bic.w	r3, r3, #4
 80035a0:	6213      	str	r3, [r2, #32]
 80035a2:	e01c      	b.n	80035de <HAL_RCC_OscConfig+0x36e>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	2b05      	cmp	r3, #5
 80035aa:	d10c      	bne.n	80035c6 <HAL_RCC_OscConfig+0x356>
 80035ac:	4b6d      	ldr	r3, [pc, #436]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	4a6c      	ldr	r2, [pc, #432]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035b2:	f043 0304 	orr.w	r3, r3, #4
 80035b6:	6213      	str	r3, [r2, #32]
 80035b8:	4b6a      	ldr	r3, [pc, #424]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	4a69      	ldr	r2, [pc, #420]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	6213      	str	r3, [r2, #32]
 80035c4:	e00b      	b.n	80035de <HAL_RCC_OscConfig+0x36e>
 80035c6:	4b67      	ldr	r3, [pc, #412]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	4a66      	ldr	r2, [pc, #408]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035cc:	f023 0301 	bic.w	r3, r3, #1
 80035d0:	6213      	str	r3, [r2, #32]
 80035d2:	4b64      	ldr	r3, [pc, #400]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	4a63      	ldr	r2, [pc, #396]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80035d8:	f023 0304 	bic.w	r3, r3, #4
 80035dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d015      	beq.n	8003612 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e6:	f7ff f953 	bl	8002890 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ec:	e00a      	b.n	8003604 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ee:	f7ff f94f 	bl	8002890 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e0ab      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003604:	4b57      	ldr	r3, [pc, #348]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0ee      	beq.n	80035ee <HAL_RCC_OscConfig+0x37e>
 8003610:	e014      	b.n	800363c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003612:	f7ff f93d 	bl	8002890 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7ff f939 	bl	8002890 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f241 3288 	movw	r2, #5000	; 0x1388
 8003628:	4293      	cmp	r3, r2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e095      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003630:	4b4c      	ldr	r3, [pc, #304]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1ee      	bne.n	800361a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800363c:	7dfb      	ldrb	r3, [r7, #23]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d105      	bne.n	800364e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003642:	4b48      	ldr	r3, [pc, #288]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	4a47      	ldr	r2, [pc, #284]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800364c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 8081 	beq.w	800375a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003658:	4b42      	ldr	r3, [pc, #264]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 030c 	and.w	r3, r3, #12
 8003660:	2b08      	cmp	r3, #8
 8003662:	d061      	beq.n	8003728 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	2b02      	cmp	r3, #2
 800366a:	d146      	bne.n	80036fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366c:	4b3f      	ldr	r3, [pc, #252]	; (800376c <HAL_RCC_OscConfig+0x4fc>)
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003672:	f7ff f90d 	bl	8002890 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367a:	f7ff f909 	bl	8002890 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e067      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800368c:	4b35      	ldr	r3, [pc, #212]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d1f0      	bne.n	800367a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a0:	d108      	bne.n	80036b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036a2:	4b30      	ldr	r3, [pc, #192]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	492d      	ldr	r1, [pc, #180]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036b4:	4b2b      	ldr	r3, [pc, #172]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a19      	ldr	r1, [r3, #32]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	430b      	orrs	r3, r1
 80036c6:	4927      	ldr	r1, [pc, #156]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036cc:	4b27      	ldr	r3, [pc, #156]	; (800376c <HAL_RCC_OscConfig+0x4fc>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d2:	f7ff f8dd 	bl	8002890 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036da:	f7ff f8d9 	bl	8002890 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e037      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036ec:	4b1d      	ldr	r3, [pc, #116]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0f0      	beq.n	80036da <HAL_RCC_OscConfig+0x46a>
 80036f8:	e02f      	b.n	800375a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fa:	4b1c      	ldr	r3, [pc, #112]	; (800376c <HAL_RCC_OscConfig+0x4fc>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003700:	f7ff f8c6 	bl	8002890 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003708:	f7ff f8c2 	bl	8002890 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e020      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800371a:	4b12      	ldr	r3, [pc, #72]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f0      	bne.n	8003708 <HAL_RCC_OscConfig+0x498>
 8003726:	e018      	b.n	800375a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e013      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <HAL_RCC_OscConfig+0x4f4>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	429a      	cmp	r2, r3
 8003746:	d106      	bne.n	8003756 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d001      	beq.n	800375a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000
 8003768:	40007000 	.word	0x40007000
 800376c:	42420060 	.word	0x42420060

08003770 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d101      	bne.n	8003784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0d0      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003784:	4b6a      	ldr	r3, [pc, #424]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d910      	bls.n	80037b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003792:	4b67      	ldr	r3, [pc, #412]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 0207 	bic.w	r2, r3, #7
 800379a:	4965      	ldr	r1, [pc, #404]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	4313      	orrs	r3, r2
 80037a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a2:	4b63      	ldr	r3, [pc, #396]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e0b8      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d020      	beq.n	8003802 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d005      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037cc:	4b59      	ldr	r3, [pc, #356]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4a58      	ldr	r2, [pc, #352]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037e4:	4b53      	ldr	r3, [pc, #332]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	4a52      	ldr	r2, [pc, #328]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80037ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f0:	4b50      	ldr	r3, [pc, #320]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	494d      	ldr	r1, [pc, #308]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	d040      	beq.n	8003890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d107      	bne.n	8003826 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003816:	4b47      	ldr	r3, [pc, #284]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d115      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e07f      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b02      	cmp	r3, #2
 800382c:	d107      	bne.n	800383e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800382e:	4b41      	ldr	r3, [pc, #260]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e073      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383e:	4b3d      	ldr	r3, [pc, #244]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e06b      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800384e:	4b39      	ldr	r3, [pc, #228]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f023 0203 	bic.w	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	4936      	ldr	r1, [pc, #216]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 800385c:	4313      	orrs	r3, r2
 800385e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003860:	f7ff f816 	bl	8002890 <HAL_GetTick>
 8003864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003866:	e00a      	b.n	800387e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003868:	f7ff f812 	bl	8002890 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	; 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e053      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	4b2d      	ldr	r3, [pc, #180]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 020c 	and.w	r2, r3, #12
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	429a      	cmp	r2, r3
 800388e:	d1eb      	bne.n	8003868 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003890:	4b27      	ldr	r3, [pc, #156]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d210      	bcs.n	80038c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389e:	4b24      	ldr	r3, [pc, #144]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f023 0207 	bic.w	r2, r3, #7
 80038a6:	4922      	ldr	r1, [pc, #136]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ae:	4b20      	ldr	r3, [pc, #128]	; (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e032      	b.n	8003926 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d008      	beq.n	80038de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038cc:	4b19      	ldr	r3, [pc, #100]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	4916      	ldr	r1, [pc, #88]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d009      	beq.n	80038fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038ea:	4b12      	ldr	r3, [pc, #72]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	490e      	ldr	r1, [pc, #56]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038fe:	f000 f821 	bl	8003944 <HAL_RCC_GetSysClockFreq>
 8003902:	4601      	mov	r1, r0
 8003904:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	4a0a      	ldr	r2, [pc, #40]	; (8003938 <HAL_RCC_ClockConfig+0x1c8>)
 8003910:	5cd3      	ldrb	r3, [r2, r3]
 8003912:	fa21 f303 	lsr.w	r3, r1, r3
 8003916:	4a09      	ldr	r2, [pc, #36]	; (800393c <HAL_RCC_ClockConfig+0x1cc>)
 8003918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800391a:	4b09      	ldr	r3, [pc, #36]	; (8003940 <HAL_RCC_ClockConfig+0x1d0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe ff74 	bl	800280c <HAL_InitTick>

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	40022000 	.word	0x40022000
 8003934:	40021000 	.word	0x40021000
 8003938:	0800ec8c 	.word	0x0800ec8c
 800393c:	2000001c 	.word	0x2000001c
 8003940:	20000020 	.word	0x20000020

08003944 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003944:	b490      	push	{r4, r7}
 8003946:	b08a      	sub	sp, #40	; 0x28
 8003948:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800394a:	4b2a      	ldr	r3, [pc, #168]	; (80039f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800394c:	1d3c      	adds	r4, r7, #4
 800394e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003950:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003954:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	2300      	movs	r3, #0
 8003960:	61bb      	str	r3, [r7, #24]
 8003962:	2300      	movs	r3, #0
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800396a:	2300      	movs	r3, #0
 800396c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800396e:	4b23      	ldr	r3, [pc, #140]	; (80039fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 030c 	and.w	r3, r3, #12
 800397a:	2b04      	cmp	r3, #4
 800397c:	d002      	beq.n	8003984 <HAL_RCC_GetSysClockFreq+0x40>
 800397e:	2b08      	cmp	r3, #8
 8003980:	d003      	beq.n	800398a <HAL_RCC_GetSysClockFreq+0x46>
 8003982:	e02d      	b.n	80039e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003984:	4b1e      	ldr	r3, [pc, #120]	; (8003a00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003986:	623b      	str	r3, [r7, #32]
      break;
 8003988:	e02d      	b.n	80039e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	0c9b      	lsrs	r3, r3, #18
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003996:	4413      	add	r3, r2
 8003998:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800399c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d013      	beq.n	80039d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039a8:	4b14      	ldr	r3, [pc, #80]	; (80039fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	0c5b      	lsrs	r3, r3, #17
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039b6:	4413      	add	r3, r2
 80039b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	4a0f      	ldr	r2, [pc, #60]	; (8003a00 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039c2:	fb02 f203 	mul.w	r2, r2, r3
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039cc:	627b      	str	r3, [r7, #36]	; 0x24
 80039ce:	e004      	b.n	80039da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	4a0c      	ldr	r2, [pc, #48]	; (8003a04 <HAL_RCC_GetSysClockFreq+0xc0>)
 80039d4:	fb02 f303 	mul.w	r3, r2, r3
 80039d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	623b      	str	r3, [r7, #32]
      break;
 80039de:	e002      	b.n	80039e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039e0:	4b07      	ldr	r3, [pc, #28]	; (8003a00 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039e2:	623b      	str	r3, [r7, #32]
      break;
 80039e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e6:	6a3b      	ldr	r3, [r7, #32]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3728      	adds	r7, #40	; 0x28
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bc90      	pop	{r4, r7}
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	08004c58 	.word	0x08004c58
 80039f8:	08004c68 	.word	0x08004c68
 80039fc:	40021000 	.word	0x40021000
 8003a00:	007a1200 	.word	0x007a1200
 8003a04:	003d0900 	.word	0x003d0900

08003a08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a0c:	4b02      	ldr	r3, [pc, #8]	; (8003a18 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr
 8003a18:	2000001c 	.word	0x2000001c

08003a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a20:	f7ff fff2 	bl	8003a08 <HAL_RCC_GetHCLKFreq>
 8003a24:	4601      	mov	r1, r0
 8003a26:	4b05      	ldr	r3, [pc, #20]	; (8003a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	0a1b      	lsrs	r3, r3, #8
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	4a03      	ldr	r2, [pc, #12]	; (8003a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a32:	5cd3      	ldrb	r3, [r2, r3]
 8003a34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	0800ec9c 	.word	0x0800ec9c

08003a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a48:	f7ff ffde 	bl	8003a08 <HAL_RCC_GetHCLKFreq>
 8003a4c:	4601      	mov	r1, r0
 8003a4e:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	0adb      	lsrs	r3, r3, #11
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	4a03      	ldr	r2, [pc, #12]	; (8003a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a5a:	5cd3      	ldrb	r3, [r2, r3]
 8003a5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000
 8003a68:	0800ec9c 	.word	0x0800ec9c

08003a6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a74:	4b0a      	ldr	r3, [pc, #40]	; (8003aa0 <RCC_Delay+0x34>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <RCC_Delay+0x38>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	0a5b      	lsrs	r3, r3, #9
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a88:	bf00      	nop
  }
  while (Delay --);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	1e5a      	subs	r2, r3, #1
 8003a8e:	60fa      	str	r2, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1f9      	bne.n	8003a88 <RCC_Delay+0x1c>
}
 8003a94:	bf00      	nop
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bc80      	pop	{r7}
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	2000001c 	.word	0x2000001c
 8003aa4:	10624dd3 	.word	0x10624dd3

08003aa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d07d      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac8:	4b4f      	ldr	r3, [pc, #316]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10d      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad4:	4b4c      	ldr	r3, [pc, #304]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	4a4b      	ldr	r2, [pc, #300]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ade:	61d3      	str	r3, [r2, #28]
 8003ae0:	4b49      	ldr	r3, [pc, #292]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	60bb      	str	r3, [r7, #8]
 8003aea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aec:	2301      	movs	r3, #1
 8003aee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	4b46      	ldr	r3, [pc, #280]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d118      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003afc:	4b43      	ldr	r3, [pc, #268]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a42      	ldr	r2, [pc, #264]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b08:	f7fe fec2 	bl	8002890 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0e:	e008      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b10:	f7fe febe 	bl	8002890 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b64      	cmp	r3, #100	; 0x64
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e06d      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b22:	4b3a      	ldr	r3, [pc, #232]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f0      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b2e:	4b36      	ldr	r3, [pc, #216]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b36:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d02e      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d027      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b4c:	4b2e      	ldr	r3, [pc, #184]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b54:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b56:	4b2e      	ldr	r3, [pc, #184]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b58:	2201      	movs	r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b5c:	4b2c      	ldr	r3, [pc, #176]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b62:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d014      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b72:	f7fe fe8d 	bl	8002890 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b78:	e00a      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7a:	f7fe fe89 	bl	8002890 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e036      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b90:	4b1d      	ldr	r3, [pc, #116]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0ee      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b9c:	4b1a      	ldr	r3, [pc, #104]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	4917      	ldr	r1, [pc, #92]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bae:	7dfb      	ldrb	r3, [r7, #23]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d105      	bne.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb4:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	4a13      	ldr	r2, [pc, #76]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	490b      	ldr	r1, [pc, #44]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d008      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bea:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	4904      	ldr	r1, [pc, #16]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40007000 	.word	0x40007000
 8003c10:	42420440 	.word	0x42420440

08003c14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e01d      	b.n	8003c62 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d106      	bne.n	8003c40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7fe f998 	bl	8001f70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3304      	adds	r3, #4
 8003c50:	4619      	mov	r1, r3
 8003c52:	4610      	mov	r0, r2
 8003c54:	f000 fa3a 	bl	80040cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b085      	sub	sp, #20
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68da      	ldr	r2, [r3, #12]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f042 0201 	orr.w	r2, r2, #1
 8003c80:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b06      	cmp	r3, #6
 8003c92:	d007      	beq.n	8003ca4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0201 	orr.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0201 	bic.w	r2, r2, #1
 8003cc6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6a1a      	ldr	r2, [r3, #32]
 8003cce:	f241 1311 	movw	r3, #4369	; 0x1111
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10f      	bne.n	8003cf8 <HAL_TIM_Base_Stop_IT+0x48>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6a1a      	ldr	r2, [r3, #32]
 8003cde:	f240 4344 	movw	r3, #1092	; 0x444
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d107      	bne.n	8003cf8 <HAL_TIM_Base_Stop_IT+0x48>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0201 	bic.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bc80      	pop	{r7}
 8003d02:	4770      	bx	lr

08003d04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d122      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d11b      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f06f 0202 	mvn.w	r2, #2
 8003d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f9a4 	bl	8004094 <HAL_TIM_IC_CaptureCallback>
 8003d4c:	e005      	b.n	8003d5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f997 	bl	8004082 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f9a6 	bl	80040a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d122      	bne.n	8003db4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d11b      	bne.n	8003db4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f06f 0204 	mvn.w	r2, #4
 8003d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2202      	movs	r2, #2
 8003d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f97a 	bl	8004094 <HAL_TIM_IC_CaptureCallback>
 8003da0:	e005      	b.n	8003dae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f96d 	bl	8004082 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f97c 	bl	80040a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d122      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	d11b      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0208 	mvn.w	r2, #8
 8003dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2204      	movs	r2, #4
 8003dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f950 	bl	8004094 <HAL_TIM_IC_CaptureCallback>
 8003df4:	e005      	b.n	8003e02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f943 	bl	8004082 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f952 	bl	80040a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	f003 0310 	and.w	r3, r3, #16
 8003e12:	2b10      	cmp	r3, #16
 8003e14:	d122      	bne.n	8003e5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b10      	cmp	r3, #16
 8003e22:	d11b      	bne.n	8003e5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f06f 0210 	mvn.w	r2, #16
 8003e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2208      	movs	r2, #8
 8003e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f926 	bl	8004094 <HAL_TIM_IC_CaptureCallback>
 8003e48:	e005      	b.n	8003e56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f919 	bl	8004082 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f928 	bl	80040a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d10e      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d107      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f06f 0201 	mvn.w	r2, #1
 8003e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd faca 	bl	800141c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e92:	2b80      	cmp	r3, #128	; 0x80
 8003e94:	d10e      	bne.n	8003eb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea0:	2b80      	cmp	r3, #128	; 0x80
 8003ea2:	d107      	bne.n	8003eb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 fa69 	bl	8004386 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebe:	2b40      	cmp	r3, #64	; 0x40
 8003ec0:	d10e      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ecc:	2b40      	cmp	r3, #64	; 0x40
 8003ece:	d107      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 f8ec 	bl	80040b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b20      	cmp	r3, #32
 8003eec:	d10e      	bne.n	8003f0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b20      	cmp	r3, #32
 8003efa:	d107      	bne.n	8003f0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0220 	mvn.w	r2, #32
 8003f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 fa34 	bl	8004374 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f0c:	bf00      	nop
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d101      	bne.n	8003f2c <HAL_TIM_ConfigClockSource+0x18>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e0a6      	b.n	800407a <HAL_TIM_ConfigClockSource+0x166>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2202      	movs	r2, #2
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b40      	cmp	r3, #64	; 0x40
 8003f62:	d067      	beq.n	8004034 <HAL_TIM_ConfigClockSource+0x120>
 8003f64:	2b40      	cmp	r3, #64	; 0x40
 8003f66:	d80b      	bhi.n	8003f80 <HAL_TIM_ConfigClockSource+0x6c>
 8003f68:	2b10      	cmp	r3, #16
 8003f6a:	d073      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x140>
 8003f6c:	2b10      	cmp	r3, #16
 8003f6e:	d802      	bhi.n	8003f76 <HAL_TIM_ConfigClockSource+0x62>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d06f      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003f74:	e078      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	d06c      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x140>
 8003f7a:	2b30      	cmp	r3, #48	; 0x30
 8003f7c:	d06a      	beq.n	8004054 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003f7e:	e073      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f80:	2b70      	cmp	r3, #112	; 0x70
 8003f82:	d00d      	beq.n	8003fa0 <HAL_TIM_ConfigClockSource+0x8c>
 8003f84:	2b70      	cmp	r3, #112	; 0x70
 8003f86:	d804      	bhi.n	8003f92 <HAL_TIM_ConfigClockSource+0x7e>
 8003f88:	2b50      	cmp	r3, #80	; 0x50
 8003f8a:	d033      	beq.n	8003ff4 <HAL_TIM_ConfigClockSource+0xe0>
 8003f8c:	2b60      	cmp	r3, #96	; 0x60
 8003f8e:	d041      	beq.n	8004014 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003f90:	e06a      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f96:	d066      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x152>
 8003f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f9c:	d017      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003f9e:	e063      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6818      	ldr	r0, [r3, #0]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	6899      	ldr	r1, [r3, #8]
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f000 f97d 	bl	80042ae <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fc2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	609a      	str	r2, [r3, #8]
      break;
 8003fcc:	e04c      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	6899      	ldr	r1, [r3, #8]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f000 f966 	bl	80042ae <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ff0:	609a      	str	r2, [r3, #8]
      break;
 8003ff2:	e039      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6818      	ldr	r0, [r3, #0]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	6859      	ldr	r1, [r3, #4]
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	461a      	mov	r2, r3
 8004002:	f000 f8dd 	bl	80041c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2150      	movs	r1, #80	; 0x50
 800400c:	4618      	mov	r0, r3
 800400e:	f000 f934 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8004012:	e029      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6818      	ldr	r0, [r3, #0]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	6859      	ldr	r1, [r3, #4]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	461a      	mov	r2, r3
 8004022:	f000 f8fb 	bl	800421c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2160      	movs	r1, #96	; 0x60
 800402c:	4618      	mov	r0, r3
 800402e:	f000 f924 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8004032:	e019      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6818      	ldr	r0, [r3, #0]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	461a      	mov	r2, r3
 8004042:	f000 f8bd 	bl	80041c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2140      	movs	r1, #64	; 0x40
 800404c:	4618      	mov	r0, r3
 800404e:	f000 f914 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8004052:	e009      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4619      	mov	r1, r3
 800405e:	4610      	mov	r0, r2
 8004060:	f000 f90b 	bl	800427a <TIM_ITRx_SetConfig>
      break;
 8004064:	e000      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004066:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr

08004094 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bc80      	pop	{r7}
 80040a4:	4770      	bx	lr

080040a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bc80      	pop	{r7}
 80040b6:	4770      	bx	lr

080040b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
	...

080040cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a33      	ldr	r2, [pc, #204]	; (80041ac <TIM_Base_SetConfig+0xe0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d013      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a32      	ldr	r2, [pc, #200]	; (80041b0 <TIM_Base_SetConfig+0xe4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00f      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f2:	d00b      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a2f      	ldr	r2, [pc, #188]	; (80041b4 <TIM_Base_SetConfig+0xe8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d007      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a2e      	ldr	r2, [pc, #184]	; (80041b8 <TIM_Base_SetConfig+0xec>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_Base_SetConfig+0x40>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a2d      	ldr	r2, [pc, #180]	; (80041bc <TIM_Base_SetConfig+0xf0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d108      	bne.n	800411e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a22      	ldr	r2, [pc, #136]	; (80041ac <TIM_Base_SetConfig+0xe0>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d013      	beq.n	800414e <TIM_Base_SetConfig+0x82>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a21      	ldr	r2, [pc, #132]	; (80041b0 <TIM_Base_SetConfig+0xe4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d00f      	beq.n	800414e <TIM_Base_SetConfig+0x82>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004134:	d00b      	beq.n	800414e <TIM_Base_SetConfig+0x82>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a1e      	ldr	r2, [pc, #120]	; (80041b4 <TIM_Base_SetConfig+0xe8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d007      	beq.n	800414e <TIM_Base_SetConfig+0x82>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a1d      	ldr	r2, [pc, #116]	; (80041b8 <TIM_Base_SetConfig+0xec>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d003      	beq.n	800414e <TIM_Base_SetConfig+0x82>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a1c      	ldr	r2, [pc, #112]	; (80041bc <TIM_Base_SetConfig+0xf0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d108      	bne.n	8004160 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004154:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a09      	ldr	r2, [pc, #36]	; (80041ac <TIM_Base_SetConfig+0xe0>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d003      	beq.n	8004194 <TIM_Base_SetConfig+0xc8>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <TIM_Base_SetConfig+0xe4>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d103      	bne.n	800419c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	615a      	str	r2, [r3, #20]
}
 80041a2:	bf00      	nop
 80041a4:	3714      	adds	r7, #20
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr
 80041ac:	40012c00 	.word	0x40012c00
 80041b0:	40013400 	.word	0x40013400
 80041b4:	40000400 	.word	0x40000400
 80041b8:	40000800 	.word	0x40000800
 80041bc:	40000c00 	.word	0x40000c00

080041c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b087      	sub	sp, #28
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	f023 0201 	bic.w	r2, r3, #1
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f023 030a 	bic.w	r3, r3, #10
 80041fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4313      	orrs	r3, r2
 8004204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	621a      	str	r2, [r3, #32]
}
 8004212:	bf00      	nop
 8004214:	371c      	adds	r7, #28
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	f023 0210 	bic.w	r2, r3, #16
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004246:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	031b      	lsls	r3, r3, #12
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	4313      	orrs	r3, r2
 8004250:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004258:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	621a      	str	r2, [r3, #32]
}
 8004270:	bf00      	nop
 8004272:	371c      	adds	r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr

0800427a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800427a:	b480      	push	{r7}
 800427c:	b085      	sub	sp, #20
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
 8004282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4313      	orrs	r3, r2
 8004298:	f043 0307 	orr.w	r3, r3, #7
 800429c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	609a      	str	r2, [r3, #8]
}
 80042a4:	bf00      	nop
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bc80      	pop	{r7}
 80042ac:	4770      	bx	lr

080042ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b087      	sub	sp, #28
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	607a      	str	r2, [r7, #4]
 80042ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	021a      	lsls	r2, r3, #8
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	431a      	orrs	r2, r3
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	609a      	str	r2, [r3, #8]
}
 80042e2:	bf00      	nop
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr

080042ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d101      	bne.n	8004304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004300:	2302      	movs	r3, #2
 8004302:	e032      	b.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800433c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	4313      	orrs	r3, r2
 8004346:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr

08004386 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e03f      	b.n	800442a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7fd fe9a 	bl	80020f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2224      	movs	r2, #36	; 0x24
 80043c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 faab 	bl	8004938 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691a      	ldr	r2, [r3, #16]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004400:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004410:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2220      	movs	r2, #32
 800441c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004432:	b480      	push	{r7}
 8004434:	b085      	sub	sp, #20
 8004436:	af00      	add	r7, sp, #0
 8004438:	60f8      	str	r0, [r7, #12]
 800443a:	60b9      	str	r1, [r7, #8]
 800443c:	4613      	mov	r3, r2
 800443e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b20      	cmp	r3, #32
 800444a:	d140      	bne.n	80044ce <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <HAL_UART_Receive_IT+0x26>
 8004452:	88fb      	ldrh	r3, [r7, #6]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e039      	b.n	80044d0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_UART_Receive_IT+0x38>
 8004466:	2302      	movs	r3, #2
 8004468:	e032      	b.n	80044d0 <HAL_UART_Receive_IT+0x9e>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	88fa      	ldrh	r2, [r7, #6]
 800447c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	88fa      	ldrh	r2, [r7, #6]
 8004482:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2222      	movs	r2, #34	; 0x22
 800448e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044a8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 0201 	orr.w	r2, r2, #1
 80044b8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0220 	orr.w	r2, r2, #32
 80044c8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80044ca:	2300      	movs	r3, #0
 80044cc:	e000      	b.n	80044d0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80044ce:	2302      	movs	r3, #2
  }
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3714      	adds	r7, #20
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr
	...

080044dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b088      	sub	sp, #32
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10d      	bne.n	800452e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f003 0320 	and.w	r3, r3, #32
 8004518:	2b00      	cmp	r3, #0
 800451a:	d008      	beq.n	800452e <HAL_UART_IRQHandler+0x52>
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f984 	bl	8004834 <UART_Receive_IT>
      return;
 800452c:	e0cc      	b.n	80046c8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	2b00      	cmp	r3, #0
 8004532:	f000 80ab 	beq.w	800468c <HAL_UART_IRQHandler+0x1b0>
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d105      	bne.n	800454c <HAL_UART_IRQHandler+0x70>
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80a0 	beq.w	800468c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_UART_IRQHandler+0x90>
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455c:	2b00      	cmp	r3, #0
 800455e:	d005      	beq.n	800456c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004564:	f043 0201 	orr.w	r2, r3, #1
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	f003 0304 	and.w	r3, r3, #4
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_UART_IRQHandler+0xb0>
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004584:	f043 0202 	orr.w	r2, r3, #2
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_UART_IRQHandler+0xd0>
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b00      	cmp	r3, #0
 800459e:	d005      	beq.n	80045ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a4:	f043 0204 	orr.w	r2, r3, #4
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_UART_IRQHandler+0xf0>
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c4:	f043 0208 	orr.w	r2, r3, #8
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d078      	beq.n	80046c6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <HAL_UART_IRQHandler+0x112>
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	f003 0320 	and.w	r3, r3, #32
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f923 	bl	8004834 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	bf14      	ite	ne
 80045fc:	2301      	movne	r3, #1
 80045fe:	2300      	moveq	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d102      	bne.n	8004616 <HAL_UART_IRQHandler+0x13a>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d031      	beq.n	800467a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f86e 	bl	80046f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004626:	2b00      	cmp	r3, #0
 8004628:	d023      	beq.n	8004672 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695a      	ldr	r2, [r3, #20]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004638:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800463e:	2b00      	cmp	r3, #0
 8004640:	d013      	beq.n	800466a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004646:	4a22      	ldr	r2, [pc, #136]	; (80046d0 <HAL_UART_IRQHandler+0x1f4>)
 8004648:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800464e:	4618      	mov	r0, r3
 8004650:	f7fe fa74 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d016      	beq.n	8004688 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800465e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004664:	4610      	mov	r0, r2
 8004666:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004668:	e00e      	b.n	8004688 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f83b 	bl	80046e6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004670:	e00a      	b.n	8004688 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f837 	bl	80046e6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004678:	e006      	b.n	8004688 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f833 	bl	80046e6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004686:	e01e      	b.n	80046c6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004688:	bf00      	nop
    return;
 800468a:	e01c      	b.n	80046c6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004692:	2b00      	cmp	r3, #0
 8004694:	d008      	beq.n	80046a8 <HAL_UART_IRQHandler+0x1cc>
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 f85a 	bl	800475a <UART_Transmit_IT>
    return;
 80046a6:	e00f      	b.n	80046c8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00a      	beq.n	80046c8 <HAL_UART_IRQHandler+0x1ec>
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d005      	beq.n	80046c8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f8a1 	bl	8004804 <UART_EndTransmit_IT>
    return;
 80046c2:	bf00      	nop
 80046c4:	e000      	b.n	80046c8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80046c6:	bf00      	nop
  }
}
 80046c8:	3720      	adds	r7, #32
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	08004733 	.word	0x08004733

080046d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr

080046e6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bc80      	pop	{r7}
 80046f6:	4770      	bx	lr

080046f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68da      	ldr	r2, [r3, #12]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800470e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	695a      	ldr	r2, [r3, #20]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	bc80      	pop	{r7}
 8004730:	4770      	bx	lr

08004732 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7ff ffca 	bl	80046e6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800475a:	b480      	push	{r7}
 800475c:	b085      	sub	sp, #20
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b21      	cmp	r3, #33	; 0x21
 800476c:	d144      	bne.n	80047f8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004776:	d11a      	bne.n	80047ae <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800478c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d105      	bne.n	80047a2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	1c9a      	adds	r2, r3, #2
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	621a      	str	r2, [r3, #32]
 80047a0:	e00e      	b.n	80047c0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	621a      	str	r2, [r3, #32]
 80047ac:	e008      	b.n	80047c0 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	1c59      	adds	r1, r3, #1
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6211      	str	r1, [r2, #32]
 80047b8:	781a      	ldrb	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	4619      	mov	r1, r3
 80047ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10f      	bne.n	80047f4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68da      	ldr	r2, [r3, #12]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e000      	b.n	80047fa <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
  }
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr

08004804 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800481a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7ff ff55 	bl	80046d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3708      	adds	r7, #8
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b22      	cmp	r3, #34	; 0x22
 8004846:	d171      	bne.n	800492c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004850:	d123      	bne.n	800489a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004856:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10e      	bne.n	800487e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	b29b      	uxth	r3, r3
 8004868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004876:	1c9a      	adds	r2, r3, #2
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	629a      	str	r2, [r3, #40]	; 0x28
 800487c:	e029      	b.n	80048d2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	b29b      	uxth	r3, r3
 8004886:	b2db      	uxtb	r3, r3
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	629a      	str	r2, [r3, #40]	; 0x28
 8004898:	e01b      	b.n	80048d2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10a      	bne.n	80048b8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6858      	ldr	r0, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	1c59      	adds	r1, r3, #1
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6291      	str	r1, [r2, #40]	; 0x28
 80048b2:	b2c2      	uxtb	r2, r0
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	e00c      	b.n	80048d2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	b2da      	uxtb	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	1c58      	adds	r0, r3, #1
 80048c6:	6879      	ldr	r1, [r7, #4]
 80048c8:	6288      	str	r0, [r1, #40]	; 0x28
 80048ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29b      	uxth	r3, r3
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	4619      	mov	r1, r3
 80048e0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d120      	bne.n	8004928 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0220 	bic.w	r2, r2, #32
 80048f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004904:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695a      	ldr	r2, [r3, #20]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fc ff54 	bl	80017cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	e002      	b.n	800492e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	e000      	b.n	800492e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800492c:	2302      	movs	r3, #2
  }
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	689a      	ldr	r2, [r3, #8]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	4313      	orrs	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004972:	f023 030c 	bic.w	r3, r3, #12
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6812      	ldr	r2, [r2, #0]
 800497a:	68f9      	ldr	r1, [r7, #12]
 800497c:	430b      	orrs	r3, r1
 800497e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699a      	ldr	r2, [r3, #24]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a52      	ldr	r2, [pc, #328]	; (8004ae4 <UART_SetConfig+0x1ac>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d14e      	bne.n	8004a3e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049a0:	f7ff f850 	bl	8003a44 <HAL_RCC_GetPCLK2Freq>
 80049a4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	4613      	mov	r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	4413      	add	r3, r2
 80049ae:	009a      	lsls	r2, r3, #2
 80049b0:	441a      	add	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049bc:	4a4a      	ldr	r2, [pc, #296]	; (8004ae8 <UART_SetConfig+0x1b0>)
 80049be:	fba2 2303 	umull	r2, r3, r2, r3
 80049c2:	095b      	lsrs	r3, r3, #5
 80049c4:	0119      	lsls	r1, r3, #4
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	4613      	mov	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4413      	add	r3, r2
 80049ce:	009a      	lsls	r2, r3, #2
 80049d0:	441a      	add	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80049dc:	4b42      	ldr	r3, [pc, #264]	; (8004ae8 <UART_SetConfig+0x1b0>)
 80049de:	fba3 0302 	umull	r0, r3, r3, r2
 80049e2:	095b      	lsrs	r3, r3, #5
 80049e4:	2064      	movs	r0, #100	; 0x64
 80049e6:	fb00 f303 	mul.w	r3, r0, r3
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	3332      	adds	r3, #50	; 0x32
 80049f0:	4a3d      	ldr	r2, [pc, #244]	; (8004ae8 <UART_SetConfig+0x1b0>)
 80049f2:	fba2 2303 	umull	r2, r3, r2, r3
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049fc:	4419      	add	r1, r3
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	4613      	mov	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4413      	add	r3, r2
 8004a06:	009a      	lsls	r2, r3, #2
 8004a08:	441a      	add	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a14:	4b34      	ldr	r3, [pc, #208]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004a16:	fba3 0302 	umull	r0, r3, r3, r2
 8004a1a:	095b      	lsrs	r3, r3, #5
 8004a1c:	2064      	movs	r0, #100	; 0x64
 8004a1e:	fb00 f303 	mul.w	r3, r0, r3
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	3332      	adds	r3, #50	; 0x32
 8004a28:	4a2f      	ldr	r2, [pc, #188]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2e:	095b      	lsrs	r3, r3, #5
 8004a30:	f003 020f 	and.w	r2, r3, #15
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	440a      	add	r2, r1
 8004a3a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004a3c:	e04d      	b.n	8004ada <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a3e:	f7fe ffed 	bl	8003a1c <HAL_RCC_GetPCLK1Freq>
 8004a42:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	009a      	lsls	r2, r3, #2
 8004a4e:	441a      	add	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5a:	4a23      	ldr	r2, [pc, #140]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a60:	095b      	lsrs	r3, r3, #5
 8004a62:	0119      	lsls	r1, r3, #4
 8004a64:	68ba      	ldr	r2, [r7, #8]
 8004a66:	4613      	mov	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4413      	add	r3, r2
 8004a6c:	009a      	lsls	r2, r3, #2
 8004a6e:	441a      	add	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a7a:	4b1b      	ldr	r3, [pc, #108]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004a7c:	fba3 0302 	umull	r0, r3, r3, r2
 8004a80:	095b      	lsrs	r3, r3, #5
 8004a82:	2064      	movs	r0, #100	; 0x64
 8004a84:	fb00 f303 	mul.w	r3, r0, r3
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	3332      	adds	r3, #50	; 0x32
 8004a8e:	4a16      	ldr	r2, [pc, #88]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a9a:	4419      	add	r1, r3
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	009a      	lsls	r2, r3, #2
 8004aa6:	441a      	add	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004ab4:	fba3 0302 	umull	r0, r3, r3, r2
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	2064      	movs	r0, #100	; 0x64
 8004abc:	fb00 f303 	mul.w	r3, r0, r3
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	3332      	adds	r3, #50	; 0x32
 8004ac6:	4a08      	ldr	r2, [pc, #32]	; (8004ae8 <UART_SetConfig+0x1b0>)
 8004ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	f003 020f 	and.w	r2, r3, #15
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	440a      	add	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]
}
 8004ada:	bf00      	nop
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40013800 	.word	0x40013800
 8004ae8:	51eb851f 	.word	0x51eb851f

08004aec <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004aec:	b084      	sub	sp, #16
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
 8004af6:	f107 0014 	add.w	r0, r7, #20
 8004afa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bc80      	pop	{r7}
 8004b08:	b004      	add	sp, #16
 8004b0a:	4770      	bx	lr

08004b0c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b14:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b18:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	89fb      	ldrh	r3, [r7, #14]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr

08004b3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b42:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b46:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	b21a      	sxth	r2, r3
 8004b52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b56:	43db      	mvns	r3, r3
 8004b58:	b21b      	sxth	r3, r3
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	b21b      	sxth	r3, r3
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bc80      	pop	{r7}
 8004b70:	4770      	bx	lr

08004b72 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr

08004b8a <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	f107 0014 	add.w	r0, r7, #20
 8004b98:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7ff ffa5 	bl	8004b0c <USB_EnableGlobalInt>

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bce:	b004      	add	sp, #16
 8004bd0:	4770      	bx	lr

08004bd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bc80      	pop	{r7}
 8004be4:	4770      	bx	lr
	...

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	2500      	movs	r5, #0
 8004bec:	4e0c      	ldr	r6, [pc, #48]	; (8004c20 <__libc_init_array+0x38>)
 8004bee:	4c0d      	ldr	r4, [pc, #52]	; (8004c24 <__libc_init_array+0x3c>)
 8004bf0:	1ba4      	subs	r4, r4, r6
 8004bf2:	10a4      	asrs	r4, r4, #2
 8004bf4:	42a5      	cmp	r5, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	f000 f822 	bl	8004c40 <_init>
 8004bfc:	2500      	movs	r5, #0
 8004bfe:	4e0a      	ldr	r6, [pc, #40]	; (8004c28 <__libc_init_array+0x40>)
 8004c00:	4c0a      	ldr	r4, [pc, #40]	; (8004c2c <__libc_init_array+0x44>)
 8004c02:	1ba4      	subs	r4, r4, r6
 8004c04:	10a4      	asrs	r4, r4, #2
 8004c06:	42a5      	cmp	r5, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c10:	4798      	blx	r3
 8004c12:	3501      	adds	r5, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c1a:	4798      	blx	r3
 8004c1c:	3501      	adds	r5, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	0800eca4 	.word	0x0800eca4
 8004c24:	0800eca4 	.word	0x0800eca4
 8004c28:	0800eca4 	.word	0x0800eca4
 8004c2c:	0800eca8 	.word	0x0800eca8

08004c30 <memset>:
 8004c30:	4603      	mov	r3, r0
 8004c32:	4402      	add	r2, r0
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d100      	bne.n	8004c3a <memset+0xa>
 8004c38:	4770      	bx	lr
 8004c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c3e:	e7f9      	b.n	8004c34 <memset+0x4>

08004c40 <_init>:
 8004c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c42:	bf00      	nop
 8004c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c46:	bc08      	pop	{r3}
 8004c48:	469e      	mov	lr, r3
 8004c4a:	4770      	bx	lr

08004c4c <_fini>:
 8004c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c4e:	bf00      	nop
 8004c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c52:	bc08      	pop	{r3}
 8004c54:	469e      	mov	lr, r3
 8004c56:	4770      	bx	lr
