// Seed: 4187622975
module module_0 (
    output wand id_0,
    input tri id_1,
    output wire id_2,
    input wand id_3,
    output tri1 id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri id_13,
    input wor id_14,
    input supply1 id_15,
    input uwire id_16
);
  wire id_18, id_19;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output logic id_2,
    input supply0 id_3,
    output tri1 id_4,
    input logic id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8
);
  always id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_1,
      id_8,
      id_4,
      id_1,
      id_6,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_7,
      id_1,
      id_3,
      id_0,
      id_8
  );
  timeunit 1ps;
  assign id_7 = id_0;
  wire id_10, id_11;
  always id_2 <= id_5;
  supply1 id_12 = 1, id_13;
  uwire id_14, id_15;
  wire id_16 = 1, id_17, id_18;
  assign id_6  = (-1'h0) < id_12;
  assign id_14 = 1;
endmodule
