<root><simulation><result_generated_time />2023-05-12 16:19:54<layer><layer_spec />{'B': 1, 'K': 64, 'C': 256, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 16384, 'I': 802816, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [896, 1, 1], 'O': [112, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 2), ('OY', 8)]], [[('C', 4)], [('C', 2)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('OX', 2), ('OY', 8), ('C', 2)]], [], []]<O />[[[('C', 4)], [('C', 2)]], [[('OY', 7)], [('OX', 2), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OX', 2)], [('C', 16), ('K', 4), ('OX', 2), ('OX', 7)], []]<I />[[('K', 16), ('C', 2), ('OX', 2), ('C', 16), ('K', 4)], [('OX', 2), ('OX', 7)], []]<O />[[('K', 16), ('C', 2), ('OX', 2), ('C', 16)], [('K', 4), ('OX', 2), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 2, 14, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [8.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 131072, 131072], 'I': [512, 6422528, 6422528], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [1.0, 0.19, 0.0], 'O': [0.5, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.24, 0.0], 'I': [1.0, 0.24, 0.0], 'O': [0.5, 0.24, 0.0]}<effective_mem_size_bit />{'W': [256, 131072, 131072], 'I': [512, 6422528, 6422528], 'O': [256, 401408, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 401408, 1605632]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 112, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [896, 896, 1, 1], 'O': [112, 112, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 229376], [229376, 16384], [16384, 0]]<I />[[3211264, 802816], [802816, 802816], [802816, 0]]<O />[[(6221824, 6422528), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[57344, 28672], [3584, 256], [64, 0]]<I />[[401408, 100352], [12544, 12544], [3136, 0]]<O />[[(777728, 802816), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />7340032</mac_count></basic_info><energy><total_energy />112693749.7<mem_energy_breakdown><W />[29.7, 401.1, 85.2]<I />[171.5, 2486.1, 4176.7]<O />[562.4, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />367001.6<total />112684171.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7153<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8175<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />70148<latency_cycle_without_data_loading />57344<ideal_computing_cycle />57344<data_loading><load_cycle_total />12804<load_cycle_individual />{'W': [4, 256, 0], 'I': [896, 12544, 0]}<load_cycle_combined />{'W': 256, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-57343], [-53700, -53700], [-57344, -57344]], 'I': [[-57343], [-13208, -1664], [-57344, -57344]], 'O': [[-57344], [-57120, -54208], [-54208, -56560]]}<mem_stall_cycle_shared />{'W': [[-57343], [-53700, 0], [0, 0]], 'I': [[-57343], [-13208, 0], [0, 0]], 'O': [[-57344], [-57120, -54208], [-54208, -56560]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 131072, 131072], 'I': [512, 6422528, 6422528], 'O': [256, 1605632, 1605632], 'O_partial': [256, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [2048, 131072, 131072], 'I': [458752, 6422528, 6422528], 'O': [28672, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 57344, 57344], 'I': [4096, 57344, 57344], 'O': [1024, 57344, 57344]}<top_ir_loop_size />{'W': [2, 14, 1], 'I': [4, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [32.0, 2.3], [2.3, 2.3]], 'I': [[8.0, 0.1], [112.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 0.2], [28.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 32.0], [32.0, 2.3]], 'I': [[8.0, 0.5], [448.0, 112.0], [112.0, 112.0]], 'O': [[8.0, 4.0], [448.0, 28.0], [28.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [32.0, 2.3], [2.3, 0]], 'I': [[8.0, 0.5], [448.0, 112.0], [112.0, 0]], 'O': [[8.0, 0.2], [28.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [508.0, 142.3], [114.3, 28.0]], 'I': [[8.0, 0.5], [508.0, 142.3], [114.3, 28.0]], 'O': [[8.0, 0.2], [508.0, 142.3], [114.3, 28.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57344], [64, 64, 896], [57344, 57344, 1]], 'I': [[1, 1, 57344], [1024, 4096, 14], [57344, 57344, 1]], 'O': [[1, 1, 57344], [1024, 1024, 56], [57344, 57344, 1]]}<trans_time_real />{'W': [[0, 1, 57344], [[4, 64, 896], [4, 64, 896]], [[256, 57344, 1], [64, 57344, 1]]], 'I': [[0, 1, 57344], [[8, 4096, 14], [896, 4096, 14]], [[12544, 57344, 1], [3136, 57344, 1]]], 'O': [[0, 1, 57344], [[4, 1024, 56], [56, 1024, 56]], [[3136, 57344, 1], [784, 57344, 1]]]}<single_stall_cycle />{'W': [[-1], [-60, -60], [-57088, -57280]], 'I': [[-1], [-1016, -128], [-44800, -54208]], 'O': [[-1], [-1020, -968], [-54208, -56560]]}<single_stall_count />{'W': [57343, 895, 0], 'I': [57343, 13, 0], 'O': [57344, 56, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3580, 0], 'I': [11648, 0], 'O': [3136, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-42116, -57344], [-54208, -54208]], 1: [[-57344, -57344], [-54208, -57344]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>