git clone --depth 1 --no-tags https://github.com/VaughnValle/loci.git f:/verilog_sva_gh_scraper/data/full_repos/754329422
git clone --depth 1 --no-tags https://github.com/lucas-srigley/ELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/749106044
git clone --depth 1 --no-tags https://github.com/JustinReed/CIS5710_Repo3.git f:/verilog_sva_gh_scraper/data/full_repos/752442305
git clone --depth 1 --no-tags https://github.com/AngelicHedgehog/BMSTU-Implementation-of-Programming-Language-Abstractions.git f:/verilog_sva_gh_scraper/data/full_repos/755428056
git clone --depth 1 --no-tags https://github.com/mark0425luke/Digital_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/753356819
git clone --depth 1 --no-tags https://github.com/Bhargavi1611/Verilog-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/753229885
git clone --depth 1 --no-tags https://github.com/coldmayo/FBGAProjects.git f:/verilog_sva_gh_scraper/data/full_repos/755233137
git clone --depth 1 --no-tags https://github.com/amr-elberry/Parameterized_Reg_file_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749498048
git clone --depth 1 --no-tags https://github.com/optimus1010t/32_bit_RISC_like_processor_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749733992
git clone --depth 1 --no-tags https://github.com/MoYasser1777/Advanced-Encryption-Standard-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749782921
git clone --depth 1 --no-tags https://github.com/filipbirger/3TB4.git f:/verilog_sva_gh_scraper/data/full_repos/750648866
git clone --depth 1 --no-tags https://github.com/sarmadsalman-RS/Jira_Testcase.git f:/verilog_sva_gh_scraper/data/full_repos/748507038
git clone --depth 1 --no-tags https://github.com/kha0s-tickler/efab-test.git f:/verilog_sva_gh_scraper/data/full_repos/750156491
git clone --depth 1 --no-tags https://github.com/idrak28/VLSI-2_Project.git f:/verilog_sva_gh_scraper/data/full_repos/750104680
git clone --depth 1 --no-tags https://github.com/Khaled072/Coordinates-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/751614567
git clone --depth 1 --no-tags https://github.com/noelg23/MIPS_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/751778621
git clone --depth 1 --no-tags https://github.com/A-man-T/Verilog-CPU-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/751965933
git clone --depth 1 --no-tags https://github.com/TUSHAR-GANOTRA-01/RISC_V_CDAC_ACTS.git f:/verilog_sva_gh_scraper/data/full_repos/751887650
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/4Bit_Binary_Vedic_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/752191947
git clone --depth 1 --no-tags https://github.com/yogeshky11/Newspaper-Vending-Machine-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/752787598
git clone --depth 1 --no-tags https://github.com/welero/TFG_Hexapodo.git f:/verilog_sva_gh_scraper/data/full_repos/752736604
git clone --depth 1 --no-tags https://github.com/Sravani1265/Verilog_-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/752671204
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/ALU-controller.git f:/verilog_sva_gh_scraper/data/full_repos/753205893
git clone --depth 1 --no-tags https://github.com/Hemadri43/basic-gates.git f:/verilog_sva_gh_scraper/data/full_repos/753973061
git clone --depth 1 --no-tags https://github.com/Ashdhamo/mealy_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/753985166
git clone --depth 1 --no-tags https://github.com/obvolent/PROJECT2-.git f:/verilog_sva_gh_scraper/data/full_repos/754256867
git clone --depth 1 --no-tags https://github.com/onursahinler/ownISA_verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/754359210
git clone --depth 1 --no-tags https://github.com/SohamD242/voting_machine.git f:/verilog_sva_gh_scraper/data/full_repos/754256554
git clone --depth 1 --no-tags https://github.com/JHsu01/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754224780
git clone --depth 1 --no-tags https://github.com/ykDesignSolver/AHB2APB_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/757296376
git clone --depth 1 --no-tags https://github.com/Leovianaf/MIPS-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/756956082
git clone --depth 1 --no-tags https://github.com/rare-only/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/756382140
git clone --depth 1 --no-tags https://github.com/JuliaNewcombe/my_mini_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/753185793
git clone --depth 1 --no-tags https://github.com/berkeayyldzl/CS303-Term-Project-DigiHockey.git f:/verilog_sva_gh_scraper/data/full_repos/749471661
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Printing-Star-and-Number-Patterns.git f:/verilog_sva_gh_scraper/data/full_repos/749097689
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/dev_uart.git f:/verilog_sva_gh_scraper/data/full_repos/748786167
git clone --depth 1 --no-tags https://github.com/4n3m4i1/Test_Instrument_Automation.git f:/verilog_sva_gh_scraper/data/full_repos/749547873
git clone --depth 1 --no-tags https://github.com/folkore0118/YueJi_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/749610785
git clone --depth 1 --no-tags https://github.com/goOdyaga/cse331-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/750297063
git clone --depth 1 --no-tags https://github.com/naqiraza-512/RISC-V_RV32I_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/749968813
git clone --depth 1 --no-tags https://github.com/Hitesh-K18/T-intersection-traffic-light-control-system.git f:/verilog_sva_gh_scraper/data/full_repos/751213140
git clone --depth 1 --no-tags https://github.com/tenweilin/HW01-VerilogCoding-1.git f:/verilog_sva_gh_scraper/data/full_repos/751430925
git clone --depth 1 --no-tags https://github.com/adonairc/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/750986208
git clone --depth 1 --no-tags https://github.com/NivedK-S/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/750995017
git clone --depth 1 --no-tags https://github.com/PinnnHo/Project.git f:/verilog_sva_gh_scraper/data/full_repos/750959133
git clone --depth 1 --no-tags https://github.com/NitoHGa/dado_digital----verilog.git f:/verilog_sva_gh_scraper/data/full_repos/750974802
git clone --depth 1 --no-tags https://github.com/tanishshah07/Dual-port-ram-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749392054
git clone --depth 1 --no-tags https://github.com/YusufGuldadov/4-bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/752677669
git clone --depth 1 --no-tags https://github.com/Ali0281/DSD-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/752752056
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Sinc-Wave-Generator-using-Block-ROM..git f:/verilog_sva_gh_scraper/data/full_repos/752362460
git clone --depth 1 --no-tags https://github.com/Linguene/digital_systems_project.git f:/verilog_sva_gh_scraper/data/full_repos/751902175
git clone --depth 1 --no-tags https://github.com/leo-oxu/ECE352_coursework.git f:/verilog_sva_gh_scraper/data/full_repos/752030125
git clone --depth 1 --no-tags https://github.com/VA3SFA/analogue-test-0.git f:/verilog_sva_gh_scraper/data/full_repos/752924877
git clone --depth 1 --no-tags https://github.com/tamertamer1/154A.git f:/verilog_sva_gh_scraper/data/full_repos/753440851
git clone --depth 1 --no-tags https://github.com/mwael2002/SPI-communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/755256741
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_pcie_base.git f:/verilog_sva_gh_scraper/data/full_repos/754913408
git clone --depth 1 --no-tags https://github.com/Williamdepig/ComputerSystemII.git f:/verilog_sva_gh_scraper/data/full_repos/753675087
git clone --depth 1 --no-tags https://github.com/Mesbah-Lab-UCB/DNN_MPC_Plasma_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/754283405
git clone --depth 1 --no-tags https://github.com/NotQuiteAwake/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/750023144
git clone --depth 1 --no-tags https://github.com/zencodess/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/754657422
git clone --depth 1 --no-tags https://github.com/Sunishka-Sharma/risc5.git f:/verilog_sva_gh_scraper/data/full_repos/754938607
git clone --depth 1 --no-tags https://github.com/Ameenafz248/mips-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/755394294
git clone --depth 1 --no-tags https://github.com/bthnzncr/edge-detection.git f:/verilog_sva_gh_scraper/data/full_repos/755861563
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/N_bit_counter.git f:/verilog_sva_gh_scraper/data/full_repos/757148233
git clone --depth 1 --no-tags https://github.com/AlbertZick/riscv_core_pub.git f:/verilog_sva_gh_scraper/data/full_repos/756869521
git clone --depth 1 --no-tags https://github.com/Pranav-Gadre/VCS.git f:/verilog_sva_gh_scraper/data/full_repos/755905937
git clone --depth 1 --no-tags https://github.com/histefan/jku-tt06-snake_game.git f:/verilog_sva_gh_scraper/data/full_repos/749493195
git clone --depth 1 --no-tags https://github.com/thomascp/nn_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/753556061
git clone --depth 1 --no-tags https://github.com/Panha-Sim/SIDS.git f:/verilog_sva_gh_scraper/data/full_repos/756137496
git clone --depth 1 --no-tags https://github.com/k12005911/jku-tt06-advanced-counter.git f:/verilog_sva_gh_scraper/data/full_repos/756318655
git clone --depth 1 --no-tags https://github.com/superarash1/RCR_Arm.git f:/verilog_sva_gh_scraper/data/full_repos/750127843
git clone --depth 1 --no-tags https://github.com/Mekky7/FIR-FILTER-.git f:/verilog_sva_gh_scraper/data/full_repos/751056944
git clone --depth 1 --no-tags https://github.com/99hhernandez/ECEN489.git f:/verilog_sva_gh_scraper/data/full_repos/748892174
git clone --depth 1 --no-tags https://github.com/RV32I/RV32I-core.git f:/verilog_sva_gh_scraper/data/full_repos/752458077
git clone --depth 1 --no-tags https://github.com/kokkoroQwQ/Reaction-Time-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/751347851
git clone --depth 1 --no-tags https://github.com/Buenobarbie/Laboratorio-Digital-I.git f:/verilog_sva_gh_scraper/data/full_repos/752796245
git clone --depth 1 --no-tags https://github.com/samuelbianch/sistemas_embarcados.git f:/verilog_sva_gh_scraper/data/full_repos/755344655
git clone --depth 1 --no-tags https://github.com/D00m5t3R/30.110-HW.git f:/verilog_sva_gh_scraper/data/full_repos/751332356
git clone --depth 1 --no-tags https://github.com/Dasharo/verilog-spi-module.git f:/verilog_sva_gh_scraper/data/full_repos/750415146
git clone --depth 1 --no-tags https://github.com/Revenantx86/uart.git f:/verilog_sva_gh_scraper/data/full_repos/754721705
git clone --depth 1 --no-tags https://github.com/YonatanZo/RCB_Rev_B.git f:/verilog_sva_gh_scraper/data/full_repos/755845045
git clone --depth 1 --no-tags https://github.com/larry4us/Processador_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/748426756
git clone --depth 1 --no-tags https://github.com/psychogenic/fpga-hdl-demo-test.git f:/verilog_sva_gh_scraper/data/full_repos/748853466
git clone --depth 1 --no-tags https://github.com/aligrand/verilog-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/749419183
git clone --depth 1 --no-tags https://github.com/AhmadEbrahem1/Systolic-Array-for-Matrix-Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/749199072
git clone --depth 1 --no-tags https://github.com/Royalmaddy007/8_bit_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/750378390
git clone --depth 1 --no-tags https://github.com/adaady239/adarsh.git f:/verilog_sva_gh_scraper/data/full_repos/749695089
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/DIGI_LOCK.git f:/verilog_sva_gh_scraper/data/full_repos/750279473
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/robot_traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/751473441
git clone --depth 1 --no-tags https://github.com/jonath00n/single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/752093861
git clone --depth 1 --no-tags https://github.com/AmelRoT/fpga_new.git f:/verilog_sva_gh_scraper/data/full_repos/752224840
git clone --depth 1 --no-tags https://github.com/Eridarus/tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/752117263
git clone --depth 1 --no-tags https://github.com/JivaFPGA/gitclass.git f:/verilog_sva_gh_scraper/data/full_repos/753924951
git clone --depth 1 --no-tags https://github.com/MatteoMarcoM/Progetto_RL.git f:/verilog_sva_gh_scraper/data/full_repos/752248324
git clone --depth 1 --no-tags https://github.com/SumanthKumarM/Router-Project.git f:/verilog_sva_gh_scraper/data/full_repos/752989897
git clone --depth 1 --no-tags https://github.com/ABC10946/verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/752680363
git clone --depth 1 --no-tags https://github.com/iamustcfw/2022USTC_COD.git f:/verilog_sva_gh_scraper/data/full_repos/752955668
git clone --depth 1 --no-tags https://github.com/nandan-hirpara/RISC-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/753213912
git clone --depth 1 --no-tags https://github.com/LePoloni/Relogio-Digital-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/753243351
git clone --depth 1 --no-tags https://github.com/MadlerMark/Golay2412_Demo_DE2115.git f:/verilog_sva_gh_scraper/data/full_repos/750571063
