Model {
  Name			  "vhs_fpga_rx_sdram_8k_13xCIC"
  Version		  7.1
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.597"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Apr 07 16:24:21 2014"
  Creator		  "Administrator"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lyrtech"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jun 03 11:53:35 2015"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:597>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.4.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.4.0"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Non-adaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.4.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.4.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.4.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.4.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.4.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferenceSigSizeVariationType "Always allowed"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.4.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      Version		      "1.4.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      Version		      "1.4.0"
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      AutosarCompliant	      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      "-aGenerateTraceInfo=0 "
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      FromFile
      FileName		      "untitled.mat"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "vhs_fpga_rx_sdram_8k_13xCIC"
    Location		    [-5, 74, 1247, 984]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "a4letter"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [184, 14, 235, 64]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex4"
      part		      "xc4vsx55"
      speed		      "-10"
      package		      "ff1148"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "9"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 51 51 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "0..1023"
      Ports		      [2, 1]
      Position		      [1335, 1300, 1395, 1360]
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "10"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      on
      explicit_period	      "off"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      use_rpm		      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,619"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,60,2,1,white,blue,0,46c73e85,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      Ports		      [3, 2]
      Position		      [2055, 931, 2205, 1019]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
	Location		[79, 143, 1747, 975]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Sig1MHzEnergy"
	  Position		  [30, 48, 60, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "PreamblePeak"
	  Position		  [35, 183, 65, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Reset"
	  Position		  [1020, 268, 1050, 282]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"out\">=2^(Count Bits-1)"
	  Ports			  [1, 1]
	  Position		  [1380, 305, 1440, 335]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "1 MHz->8 MHz"
	  Ports			  [1, 1]
	  Position		  [325, 58, 360, 82]
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "BasebandCIC"
	  copy_samples		  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,478,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}8','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "12 Bit Counter"
	  Ports			  [2, 1]
	  Position		  [515, 221, 610, 294]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "12"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_rpm		  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "363,229,348,619"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "95,73,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 ],[0 0 73 73 ],[0.77 0.82 0.91]);\npatch([28 16 33 16 28 47 52 57 78 62 46 35 53 35 46 62 78 57 52 47 28 ],[8 20 37 54 66 66 61 66 66 50 66 55 37 19 8 24 8 8 13 8 8 ],[0.98 0.96 0.92]);\nplot([0 95 95 0 0 ],[0 0 73 73 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "6 Bit Counter"
	  Ports			  [2, 1]
	  Position		  [1180, 262, 1315, 378]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "6"
	  bin_pt		  "0"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_rpm		  "off"
	  implementation	  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "363,229,348,619"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "135,116,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Any Peak ?"
	  Ports			  [2, 1]
	  Position		  [230, 177, 285, 233]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [640, 172, 695, 198]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "512"
	  n_bits		  "12"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'512');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [130, 207, 185, 233]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "3"
	  n_bits		  "16"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  Ports			  [1, 1]
	  Position		  [1055, 194, 1105, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [2, 1]
	  Position		  [955, 104, 1010, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "on"
	  latency		  "16"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,42,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-16}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Differentiator"
	  Ports			  [2, 1]
	  Position		  [215, 41, 275, 99]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Differentiator1"
	  Ports			  [3, 1]
	  Position		  [1045, 77, 1105, 173]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "on"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,96,3,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [685, 494, 800, 526]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "FrmUpdate"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [685, 539, 800, 571]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "MA16Frames"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [685, 449, 800, 481]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "MA1MHz"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [685, 584, 800, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "WaitFramesCount"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [685, 629, 800, 661]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "FrmUpdateDelay"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator"
	  Ports			  [2, 1]
	  Position		  [440, 56, 500, 114]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "22"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "31,448,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator1"
	  Ports			  [3, 1]
	  Position		  [1165, 96, 1225, 154]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "on"
	  latency		  "1"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "21"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "31,448,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,3,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [430, 260, 485, 290]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,251"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [1075, 260, 1130, 320]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [430, 193, 485, 237]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,44,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	  Ports			  [1, 1]
	  Position		  [110, 72, 165, 98]
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "40"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "72,585,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-40}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST1"
	  Position		  [845, 130, 935, 160]
	  ShowName		  off
	  GotoTag		  "FrmUpdate"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST2"
	  Position		  [940, 60, 1030, 90]
	  ShowName		  off
	  GotoTag		  "MA1MHz"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST3"
	  Position		  [1345, 70, 1435, 100]
	  ShowName		  off
	  GotoTag		  "MA16Frames"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST4"
	  Position		  [1375, 256, 1485, 284]
	  ShowName		  off
	  GotoTag		  "WaitFramesCount"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST5"
	  Position		  [635, 281, 730, 309]
	  ShowName		  off
	  GotoTag		  "FrmUpdateDelay"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale Average"
	  Ports			  [1, 1]
	  Position		  [765, 70, 825, 100]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [5]
	  Position		  [860, 444, 935, 666]
	  ShowName		  off
	  Floating		  off
	  Location		  [8, 41, 1288, 991]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "4.75~-9.45~2297~-1155~-5"
	  YMax			  "5.25~-8.55~2306~-1151~5"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1270, 110, 1330, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "330,383,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay to get MA from middle of preamble"
	  Ports			  [2, 1]
	  Position		  [735, 142, 790, 198]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "make sure we are \nwell in the preamble\nwhen updating frame\nenergy MA (416 for\n13 MHz system, here\n*8/13=256) ->\ndelay logic moved to\nmore efficient comparison \nwith counter value"
	  Ports			  [1, 1]
	  Position		  [335, 194, 385, 216]
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "167,466,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "stop at top bit, effective\ncounter n-1 bits"
	  Ports			  [1, 1]
	  Position		  [665, 245, 725, 275]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Frame_MA_Energy"
	  Position		  [1400, 118, 1430, 132]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AGC_Trigger"
	  Position		  [1515, 313, 1545, 327]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	  SrcPort		  1
	  DstBlock		  "Differentiator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Differentiator"
	  SrcPort		  1
	  DstBlock		  "1 MHz->8 MHz"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 50; -100, 0]
	    DstBlock		    "Integrator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale Average"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sig1MHzEnergy"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Differentiator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "1 MHz->8 MHz"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "Differentiator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Scale Average"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10; 55, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Differentiator1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "RST2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Integrator1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "6 Bit Counter"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Differentiator1"
	  SrcPort		  1
	  DstBlock		  "Integrator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Integrator1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    Branch {
	      Points		      [-85, 0]
	      DstBlock		      "Integrator1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "RST3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Any Peak ?"
	  SrcPort		  1
	  DstBlock		  "make sure we are \nwell in the preamble\nwhen updating frame\nenergy MA (416 for\n13 MHz system, here\n*8/13=256) ->\ndelay logic moved to\nmore efficient comparison \nwith counter value"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "Any Peak ?"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "6 Bit Counter"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "\"out\">=2^(Count Bits-1)"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "RST4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "\"out\">=2^(Count Bits-1)"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, 75; -425, 0]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AGC_Trigger"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "6 Bit Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "12 Bit Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "stop at top bit, effective\ncounter n-1 bits"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "RST5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "delay to get MA from middle of preamble"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "stop at top bit, effective\ncounter n-1 bits"
	  SrcPort		  1
	  Points		  [15, 0; 0, 85; -330, 0; 0, -70]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "12 Bit Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "12 Bit Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "make sure we are \nwell in the preamble\nwhen updating frame\nenergy MA (416 for\n13 MHz system, here\n*8/13=256) ->\ndelay logic moved to\nmore efficient comparison \nwith counter value"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Frame_MA_Energy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PreamblePeak"
	  SrcPort		  1
	  DstBlock		  "Any Peak ?"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reset"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "delay to get MA from middle of preamble"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [110, 0]
	    Branch {
	      Points		      [0, 35; 60, 0]
	      Branch {
		DstBlock		"Delay10"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Differentiator1"
		DstPort			3
	      }
	    }
	    Branch {
	      DstBlock		      "Delay7"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "RST1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "delay to get MA from middle of preamble"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Moving Average over 1 MHz Energy Signal, upsampled to 8 MHz"
	  Position		  [317, 26]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Give 1-Signal every 32th Frame\n(counter should be bigger than frame MA count to avoid\nearly gain increase when MA is nor yet valid/useful)"
	  Position		  [1332, 231]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Update Frame MA by each detected Peak"
	  Position		  [1022, 41]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Update Frame MA only once per 2048 Samples"
	  Position		  [572, 326]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "14Bit to 16Bit, 13x Downsample"
      Ports		      [2, 2]
      Position		      [860, 333, 960, 397]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"14Bit to 16Bit, 13x Downsample"
	Location		[241, 97, 1140, 668]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Real_In"
	  Position		  [25, 98, 55, 112]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Imag_In"
	  Position		  [25, 183, 55, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CIC Filter"
	  Ports			  [1, 1]
	  Position		  [235, 62, 320, 138]
	  CopyFcn		  "set_param(gcb, 'MaskSelfModifiable', 'on', 'LinkStatus', 'none');"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "CIC Filter"
	  MaskDescription	  "Cascaded Integrated Comb (CIC) Filter"
	  MaskHelp		  "eval('');xlDoc('-book','sysgen','-topic','CIC_Filter');"
	  MaskPromptString	  "Input Bit Width|Input Binary Point|Filter Type|Sample Rate Change|Number of Stages|Differential Delay|Pipeline Differentiators"
	  MaskStyleString	  "edit,edit,popup(Interpolator|Decimator),edit,edit,popup(1|2|3|4),checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "input_bitwidth=@1;input_binpt=@2;filter_type=@3;rate_change=@4;stages=@5;m=@6;pipeline=@7;"
	  MaskInitialization	  "% CIC Single Channel v1.0\n% Set Block Logo\nsav_gcb=gcb;\n[bg,fg] = xlcmap('XBlock',0);\niPos = get_param(sav_gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n% Determine previous filter type and number of stages\nprev_stages_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Integrator*'); %this is a cell array\nprev_stages = length(prev_stages_list);\n\nprev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Up Sample*'); %this is a cell array\nif (isempty(prev_filter_list))\n    prev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Down Sample*'); %this is a cell array\n    if (isempty(prev_filter_list))\n        errordlg('Previous Filter Type could not be determined')\n    else\n        prev_filter_type = 2;\n    end\nelse\n    prev_filter_type = 1;\nend\n  \n  \n% Print label on the block\nif(filter_type == 2)\n   cic_str = sprintf('%d-Stage\\n CIC\\n%d:1 Decimator',stages, rate_change);\nelse\n   cic_str = sprintf('%d-Stage\\n CIC\\n1:%d Interpolator',stages, rate_change);	\nend\n\n% Make sure the entered values for stages and channels are positive integers\nnstages = round(sum(abs(stages)));\n\n% issue an error if the number of stages entered is zero\nif (nstages == 0)\n	nstages = prev_stages;\n	errordlg('Number of Stages must be more than zero')\nend\n\nif (nstages == prev_stages) & (filter_type == prev_filter_type)\n    return\nend\n\nif(filter_type == 2) % Decimator\n   if (prev_filter_type == 1) % was interpolator so turn to decimator\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the Up sampler to the Integrator\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Differentiator1/1'); \n	   \n	   % Delete the Up Sampler and then replace with an Down Sampler\n	   pup = get_param([sav_gcb '/Up Sample'], 'position');\n	   delete_block([sav_gcb '/Up Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Down Sample', [sav_gcb '/Down Sample'], 'sample_ratio', 'rate_change','sample_phase', 'First Value of Frame', 'position', [pup(1), pup(2), pup(3),pup(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Down Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	   end\n		\n       %Set the Output bit widths of Differentiator and Integrator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n             set_param([sav_gcb '/Differentiator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   end\n	   \n   end\n   \n   if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1');\n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	   \n	   %Set the Output bit width of Differentiator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Differentiator1'], 'position', [pi(1)+(nstages+1)*80, pd(2), pi(3)+(nstages+1)*80, pd(4)]);\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pds = get_param([sav_gcb '/Down Sample'], 'position');\n	   set_param([sav_gcb '/Down Sample'], 'position', [pi(1)+(nstages)*80, pds(2), pi(3)+(nstages)*80, pds(4)]);\n	   \n	   po = get_param([sav_gcb '/Out1'], 'position');\n	   set_param([sav_gcb '/Out1'], 'position', [pd(1)+(nstages+1)*80, po(2), pd(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n	\n	   % add back in the line between the Down Sampler and the 1st Differentiator\n       add_line(sav_gcb, 'Down Sample/1', ['Differentiator1/' int2str(1)], 'autorouting', 'on');\n\n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)]);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/' int2str(1)], ['Down Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/' int2str(1)], ['Out1/1'], 'autorouting', 'on');\n   end\n\nelse % Interpolator\n   \n	\n	if (prev_filter_type == 2) % was decimator so turn to interpolator\n	\n	  % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the Differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Integrator1/1'); \n	   \n	   % Delete the Down Sampler and then replace with a Up Sampler\n	   pdwn = get_param([sav_gcb '/Down Sample'], 'position');\n	   delete_block([sav_gcb '/Down Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Up Sample', [sav_gcb '/Up Sample'], 'sample_ratio', 'rate_change', 'position', [pdwn(1), pdwn(2), pdwn(3), pdwn(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Up Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/1'], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/1'], 'autorouting', 'on');\n	   end\n	   \n	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	   end\n		\n   end\n   \n	\n	if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n       \n	\n	   % delete the line from the Up sampler to the Integrator1 for movement later\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	\n	   %Set the Output bit width of first Differentiator stage (other are set as copies of this block)\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', '1 + input_bitwidth');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Integrator1'], 'position', [pd(1)+(nstages+1)*80, pi(2), pd(3)+(nstages+1)*80, pi(4)]);\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pus = get_param([sav_gcb '/Up Sample'], 'position');\n	   set_param([sav_gcb '/Up Sample'], 'position', [pd(1)+(nstages)*80, pus(2), pd(3)+(nstages)*80, pus(4)]);\n	\n	   po = get_param([sav_gcb '/Out1'], 'position');\n       set_param([sav_gcb '/Out1'], 'position', [pi(1)+(nstages+1)*80, po(2), pi(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n      \n	\n	   % add back in the line between the Up Sampler and the 1st Integrator1\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   \n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/1'], ['Up Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/1'], ['Out1/1'], 'autorouting', 'on');\n		   \n	     %Set the Output bit width of Integrator stages\n	     %Calculate the Interpolator Integrator Output Bit Growth\n          for i= 1:nstages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	      end\n   end\n	  \nend\n\n\n% Set the pipelining to ON or OFF on the differentiators\nif (pipeline == 0)\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency', '0')\n	end\nelse\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency' ,'1')\n	end\nend"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\ndisp(cic_str)\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "14|0|Decimator|ADCCIC|3|1|on"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "CIC Filter"
	    Location		    [397, 82, 1217, 564]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 58, 45, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator1"
	      Ports		      [1, 1]
	      Position		      [405, 35, 445, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator1"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,1,1,white,blue,0,f900bd06,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator2"
	      Ports		      [1, 1]
	      Position		      [485, 35, 525, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator2"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,2,1,white,blue,0,f900bd06"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator3"
	      Ports		      [1, 1]
	      Position		      [565, 35, 605, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator3"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,2,1,white,blue,0,f900bd06"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [325, 42, 365, 88]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	      sample_ratio	      "rate_change"
	      sample_phase	      "First Value of Frame"
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "dsamp"
	      block_version	      "9.2.00"
	      sg_icon_stat	      "40,46,1,1,white,blue,0,222e3bc8,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator1"
	      Ports		      [1, 1]
	      Position		      [85, 35, 125, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator1"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator2"
	      Ports		      [1, 1]
	      Position		      [165, 35, 205, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator2"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator3"
	      Ports		      [1, 1]
	      Position		      [245, 35, 285, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator3"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [725, 58, 755, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Integrator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      DstBlock		      "Differentiator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator1"
	      SrcPort		      1
	      DstBlock		      "Integrator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator1"
	      SrcPort		      1
	      DstBlock		      "Differentiator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator2"
	      SrcPort		      1
	      DstBlock		      "Integrator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator2"
	      SrcPort		      1
	      DstBlock		      "Differentiator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator3"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator3"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The CIC filter is constructed out of differentiators and integrators and \na sample rate change. This block provides a full precision result and is\ndynamically built given the parameters entered in the dialog box. The \ndynamic rebuilding script can switch which side the integrators and \ndifferentiators are on and also change between an up and down sampler\ndepending on whether an Interpolator or decimator is selected respectively.\nThe number of stages selected control how many integrators and \ndifferentiators are used."
	      Position		      [245, 205]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "The Interpoiation by 48, 4 stage CIC filter occupies 116 slices. \nThe maximum clock frequency is approximately \n308.55 MHz in a Xilinx xc2vp2-7 part (Device speed data version: \nPRODUCTION 1.121 2005-11-04, ISE 8.1.01i I.25 software, VHDL \nsynthesized with XST)."
	      Position		      [270, 315]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CIC Filter1"
	  Ports			  [1, 1]
	  Position		  [235, 167, 320, 243]
	  CopyFcn		  "set_param(gcb, 'MaskSelfModifiable', 'on', 'LinkStatus', 'none');"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "CIC Filter"
	  MaskDescription	  "Cascaded Integrated Comb (CIC) Filter"
	  MaskHelp		  "eval('');xlDoc('-book','sysgen','-topic','CIC_Filter');"
	  MaskPromptString	  "Input Bit Width|Input Binary Point|Filter Type|Sample Rate Change|Number of Stages|Differential Delay|Pipeline Differentiators"
	  MaskStyleString	  "edit,edit,popup(Interpolator|Decimator),edit,edit,popup(1|2|3|4),checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "input_bitwidth=@1;input_binpt=@2;filter_type=@3;rate_change=@4;stages=@5;m=@6;pipeline=@7;"
	  MaskInitialization	  "% CIC Single Channel v1.0\n% Set Block Logo\nsav_gcb=gcb;\n[bg,fg] = xlcmap('XBlock',0);\niPos = get_param(sav_gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n% Determine previous filter type and number of stages\nprev_stages_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Integrator*'); %this is a cell array\nprev_stages = length(prev_stages_list);\n\nprev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Up Sample*'); %this is a cell array\nif (isempty(prev_filter_list))\n    prev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Down Sample*'); %this is a cell array\n    if (isempty(prev_filter_list))\n        errordlg('Previous Filter Type could not be determined')\n    else\n        prev_filter_type = 2;\n    end\nelse\n    prev_filter_type = 1;\nend\n  \n  \n% Print label on the block\nif(filter_type == 2)\n   cic_str = sprintf('%d-Stage\\n CIC\\n%d:1 Decimator',stages, rate_change);\nelse\n   cic_str = sprintf('%d-Stage\\n CIC\\n1:%d Interpolator',stages, rate_change);	\nend\n\n% Make sure the entered values for stages and channels are positive integers\nnstages = round(sum(abs(stages)));\n\n% issue an error if the number of stages entered is zero\nif (nstages == 0)\n	nstages = prev_stages;\n	errordlg('Number of Stages must be more than zero')\nend\n\nif (nstages == prev_stages) & (filter_type == prev_filter_type)\n    return\nend\n\nif(filter_type == 2) % Decimator\n   if (prev_filter_type == 1) % was interpolator so turn to decimator\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the Up sampler to the Integrator\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Differentiator1/1'); \n	   \n	   % Delete the Up Sampler and then replace with an Down Sampler\n	   pup = get_param([sav_gcb '/Up Sample'], 'position');\n	   delete_block([sav_gcb '/Up Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Down Sample', [sav_gcb '/Down Sample'], 'sample_ratio', 'rate_change','sample_phase', 'First Value of Frame', 'position', [pup(1), pup(2), pup(3),pup(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Down Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	   end\n		\n       %Set the Output bit widths of Differentiator and Integrator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n             set_param([sav_gcb '/Differentiator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   end\n	   \n   end\n   \n   if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1');\n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	   \n	   %Set the Output bit width of Differentiator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Differentiator1'], 'position', [pi(1)+(nstages+1)*80, pd(2), pi(3)+(nstages+1)*80, pd(4)]);\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pds = get_param([sav_gcb '/Down Sample'], 'position');\n	   set_param([sav_gcb '/Down Sample'], 'position', [pi(1)+(nstages)*80, pds(2), pi(3)+(nstages)*80, pds(4)]);\n	   \n	   po = get_param([sav_gcb '/Out1'], 'position');\n	   set_param([sav_gcb '/Out1'], 'position', [pd(1)+(nstages+1)*80, po(2), pd(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n	\n	   % add back in the line between the Down Sampler and the 1st Differentiator\n       add_line(sav_gcb, 'Down Sample/1', ['Differentiator1/' int2str(1)], 'autorouting', 'on');\n\n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)]);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/' int2str(1)], ['Down Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/' int2str(1)], ['Out1/1'], 'autorouting', 'on');\n   end\n\nelse % Interpolator\n   \n	\n	if (prev_filter_type == 2) % was decimator so turn to interpolator\n	\n	  % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the Differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Integrator1/1'); \n	   \n	   % Delete the Down Sampler and then replace with a Up Sampler\n	   pdwn = get_param([sav_gcb '/Down Sample'], 'position');\n	   delete_block([sav_gcb '/Down Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Up Sample', [sav_gcb '/Up Sample'], 'sample_ratio', 'rate_change', 'position', [pdwn(1), pdwn(2), pdwn(3), pdwn(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Up Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/1'], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/1'], 'autorouting', 'on');\n	   end\n	   \n	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	   end\n		\n   end\n   \n	\n	if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n       \n	\n	   % delete the line from the Up sampler to the Integrator1 for movement later\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	\n	   %Set the Output bit width of first Differentiator stage (other are set as copies of this block)\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', '1 + input_bitwidth');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Integrator1'], 'position', [pd(1)+(nstages+1)*80, pi(2), pd(3)+(nstages+1)*80, pi(4)]);\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pus = get_param([sav_gcb '/Up Sample'], 'position');\n	   set_param([sav_gcb '/Up Sample'], 'position', [pd(1)+(nstages)*80, pus(2), pd(3)+(nstages)*80, pus(4)]);\n	\n	   po = get_param([sav_gcb '/Out1'], 'position');\n       set_param([sav_gcb '/Out1'], 'position', [pi(1)+(nstages+1)*80, po(2), pi(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n      \n	\n	   % add back in the line between the Up Sampler and the 1st Integrator1\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   \n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/1'], ['Up Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/1'], ['Out1/1'], 'autorouting', 'on');\n		   \n	     %Set the Output bit width of Integrator stages\n	     %Calculate the Interpolator Integrator Output Bit Growth\n          for i= 1:nstages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	      end\n   end\n	  \nend\n\n\n% Set the pipelining to ON or OFF on the differentiators\nif (pipeline == 0)\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency', '0')\n	end\nelse\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency' ,'1')\n	end\nend"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\ndisp(cic_str)\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "14|0|Decimator|ADCCIC|3|1|on"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "CIC Filter1"
	    Location		    [397, 82, 1217, 564]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 58, 45, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator1"
	      Ports		      [1, 1]
	      Position		      [405, 35, 445, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator1"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,1,1,white,blue,0,f900bd06,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator2"
	      Ports		      [1, 1]
	      Position		      [485, 35, 525, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator2"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,2,1,white,blue,0,f900bd06"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Differentiator3"
	      Ports		      [1, 1]
	      Position		      [565, 35, 605, 95]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Differentiator Stage"
	      MaskDescription	      "Multi-Channel Differentiator"
	      MaskPromptString	      "Differential Delay|Output Bit Width|Output Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "m=@1;output_bitwidth=@2;output_binpt=@3;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
	      MaskTabNameString	      ",,"
	      System {
		Name			"Differentiator3"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [155, 75, 185, 150]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "1"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "output_bitwidth"
		  bin_pt		  "output_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  pipelined		  "off"
		  use_rpm		  "on"
		  hw_selection		  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "229,452,430,369"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,75,2,1,white,blue,0,f900bd06"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [95, 115, 130, 145]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  "off"
		  latency		  "m"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 0 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,430,309"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,30,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 108, 265, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [325, 42, 365, 88]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	      sample_ratio	      "rate_change"
	      sample_phase	      "First Value of Frame"
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "dsamp"
	      block_version	      "9.2.00"
	      sg_icon_stat	      "40,46,1,1,white,blue,0,222e3bc8,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator1"
	      Ports		      [1, 1]
	      Position		      [85, 35, 125, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator1"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator2"
	      Ports		      [1, 1]
	      Position		      [165, 35, 205, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator2"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Integrator3"
	      Ports		      [1, 1]
	      Position		      [245, 35, 285, 95]
	      CopyFcn		      "set_param(gcb, 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "Integrator Stage"
	      MaskDescription	      "Multi Channel Integrator"
	      MaskPromptString	      "Output Bit Width"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "output_bitwidth=@1;"
	      MaskInitialization      "set_param(gcb, 'LinkStatus', 'none');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "ceil(stages*log2(rate_change*m) + input_bitwidth)"
	      System {
		Name			"Integrator3"
		Location		[212, 93, 1019, 740]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Accumulator"
		  Ports			  [1, 1]
		  Position		  [120, 96, 150, 164]
		  SourceBlock		  "xbsIndex_r4/Accumulator"
		  SourceType		  "Xilinx Accumulator Block"
		  infoedit		  "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		  operation		  "Add"
		  n_bits		  "output_bitwidth"
		  overflow		  "Wrap"
		  scale			  "1"
		  rst			  "off"
		  hasbypass		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[53 106 0 106 0 0 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "accum"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,68,1,1,white,blue,0,75328ba6,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [235, 123, 265, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Accumulator"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Accumulator"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [725, 58, 755, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Integrator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      DstBlock		      "Differentiator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator1"
	      SrcPort		      1
	      DstBlock		      "Integrator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator1"
	      SrcPort		      1
	      DstBlock		      "Differentiator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator2"
	      SrcPort		      1
	      DstBlock		      "Integrator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator2"
	      SrcPort		      1
	      DstBlock		      "Differentiator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator3"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Differentiator3"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The CIC filter is constructed out of differentiators and integrators and \na sample rate change. This block provides a full precision result and is\ndynamically built given the parameters entered in the dialog box. The \ndynamic rebuilding script can switch which side the integrators and \ndifferentiators are on and also change between an up and down sampler\ndepending on whether an Interpolator or decimator is selected respectively.\nThe number of stages selected control how many integrators and \ndifferentiators are used."
	      Position		      [245, 205]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "The Interpoiation by 48, 4 stage CIC filter occupies 116 slices. \nThe maximum clock frequency is approximately \n308.55 MHz in a Xilinx xc2vp2-7 part (Device speed data version: \nPRODUCTION 1.121 2005-11-04, ISE 8.1.01i I.25 software, VHDL \nsynthesized with XST)."
	      Position		      [270, 315]
	      HorizontalAlignment     "left"
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [525, 104, 575, 136]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [525, 189, 575, 221]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [105, 89, 155, 121]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [105, 174, 155, 206]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope6"
	  Ports			  [4]
	  Position		  [730, 316, 770, 394]
	  ShowName		  off
	  Floating		  off
	  Location		  [7, 141, 1291, 797]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [410, 105, 470, 135]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [410, 190, 470, 220]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Real_Out"
	  Position		  [730, 113, 760, 127]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Imag_Out1"
	  Position		  [730, 198, 760, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Real_In"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Imag_In"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CIC Filter"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CIC Filter1"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [115, 0]
	  Branch {
	    DstBlock		    "Real_Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Scope6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "Imag_Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Scope6"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [30, 0]
	    DstBlock		    "CIC Filter1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Scope6"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -5; 25, 0]
	  Branch {
	    DstBlock		    "CIC Filter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Scope6"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "2 Bit Address,\ndepending on active\nantenna"
      Ports		      [2, 1]
      Position		      [2585, 1129, 2645, 1191]
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
      num_inputs	      "2"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1095,769,336,165"
      block_type	      "concat"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,62,1,1,white,blue,0,df1e5aba,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "ADC"
      Tag		      "LYR_FPGA_IO_ADC"
      Description	      "Lyrtech block"
      Ports		      [6, 6]
      Position		      [210, 348, 310, 487]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/ADC"
      SourceType	      "fpga:io ADC"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nbofcha		      "4"
      binpt		      "0"
      sample_period	      "ADCClock"
      ovr_flag		      off
      trig_sig		      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "AGC Decison/Control"
      Ports		      [6, 1]
      Position		      [2025, 1084, 2215, 1266]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"AGC Decison/Control"
	Location		[203, 431, 1998, 1170]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "AGC_CurrentGain"
	  Position		  [725, 48, 755, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Frame_MA_Energy"
	  Position		  [60, 123, 90, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "AGC_Threshold_Plus1"
	  Position		  [60, 158, 90, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "AGC_Threshold_Minus1"
	  Position		  [60, 218, 90, 232]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [150, 333, 180, 347]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "AGC_Trigger"
	  Position		  [150, 303, 180, 317]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2 bit 0 or 1"
	  Ports			  [2, 1]
	  Position		  [515, 225, 575, 285]
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "2 bit 0 or 2"
	  Ports			  [2, 1]
	  Position		  [515, 130, 575, 190]
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant14"
	  Ports			  [0, 1]
	  Position		  [390, 102, 445, 128]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant15"
	  Ports			  [0, 1]
	  Position		  [905, 142, 960, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "31"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'31');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant16"
	  Ports			  [0, 1]
	  Position		  [1150, 142, 1205, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "1"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Differentiator2"
	  Ports			  [2, 1]
	  Position		  [280, 121, 340, 179]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Differentiator3"
	  Ports			  [2, 1]
	  Position		  [280, 211, 340, 269]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator2"
	  Ports			  [3, 1]
	  Position		  [835, 164, 900, 246]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "on"
	  latency		  "1"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "31,448,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "65,82,3,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [270, 295, 325, 355]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Lower 16 Bit"
	  Ports			  [1, 1]
	  Position		  [185, 150, 245, 180]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Lower 16 Bit1"
	  Ports			  [1, 1]
	  Position		  [185, 210, 245, 240]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1090, 173, 1135, 277]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1335, 183, 1380, 287]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [5]
	  Position		  [1440, 271, 1485, 389]
	  ShowName		  off
	  Floating		  off
	  Location		  [5, 175, 1289, 829]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "above limit?"
	  Ports			  [2, 1]
	  Position		  [1005, 117, 1060, 173]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "above limit?1"
	  Ports			  [2, 1]
	  Position		  [1250, 112, 1305, 168]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<=b"
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "either up or down, \nif both are set, then\nrather down"
	  Ports			  [2, 1]
	  Position		  [725, 175, 780, 235]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "get sign bit\n(means add 1)"
	  Ports			  [1, 1]
	  Position		  [390, 135, 450, 165]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "get sign bit\n(means subtract 1)"
	  Ports			  [1, 1]
	  Position		  [400, 225, 460, 255]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "map 00 to 0\n01 to 1"
	  Ports			  [1, 1]
	  Position		  [620, 144, 670, 176]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "map 00 to 0\n11 to -1"
	  Ports			  [1, 1]
	  Position		  [620, 239, 670, 271]
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AGC_NewGain"
	  Position		  [1440, 228, 1470, 242]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Lower 16 Bit"
	  SrcPort		  1
	  DstBlock		  "Differentiator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Frame_MA_Energy"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Differentiator3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [15, 0]
	    DstBlock		    "Differentiator2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Lower 16 Bit1"
	  SrcPort		  1
	  DstBlock		  "Differentiator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Differentiator2"
	  SrcPort		  1
	  DstBlock		  "get sign bit\n(means add 1)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Differentiator3"
	  SrcPort		  1
	  DstBlock		  "get sign bit\n(means subtract 1)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "get sign bit\n(means subtract 1)"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "2 bit 0 or 1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "2 bit 0 or 1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "2 bit 0 or 1"
	  SrcPort		  1
	  DstBlock		  "map 00 to 0\n11 to -1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "get sign bit\n(means add 1)"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "2 bit 0 or 2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  DstBlock		  "2 bit 0 or 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2 bit 0 or 2"
	  SrcPort		  1
	  DstBlock		  "map 00 to 0\n01 to 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "map 00 to 0\n01 to 1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "either up or down, \nif both are set, then\nrather down"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "map 00 to 0\n11 to -1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "either up or down, \nif both are set, then\nrather down"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "either up or down, \nif both are set, then\nrather down"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Integrator2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "Scope2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 5]
	    DstBlock		    "above limit?"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "above limit?"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [55, 0]
	    Branch {
	      Points		      [0, -75]
	      DstBlock		      "above limit?"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Scope2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "above limit?1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "above limit?1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Scope2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "AGC_NewGain"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    Points		    [85, 0]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "above limit?1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "AGC_CurrentGain"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, 300]
	    DstBlock		    "Scope2"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Integrator2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "AGC_Trigger"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [490, 0]
	  Branch {
	    DstBlock		    "Integrator2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [605, 0]
	    DstBlock		    "Scope2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "AGC_Threshold_Plus1"
	  SrcPort		  1
	  DstBlock		  "Lower 16 Bit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AGC_Threshold_Minus1"
	  SrcPort		  1
	  DstBlock		  "Lower 16 Bit1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "compare lower/upper threshold with current average energy\nand decider whether to increase or decrease gain"
	  Position		  [497, 61]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "clip gain to +1...+31"
	  Position		  [1142, 101]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "AGC Hold Computed Gain or\naccept new input from host"
      Ports		      [2, 1]
      Position		      [735, 1132, 815, 1223]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"AGC Hold Computed Gain or\naccept new input from host"
	Location		[345, 408, 765, 605]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 63, 55, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [45, 148, 75, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [120, 169, 170, 191]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [95, 29, 145, 51]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [4, 1]
	  Position		  [400, 38, 445, 177]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "on"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,139,1,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 19.8571 119.143 139 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[52 59 70 81 88 88 85 88 88 78 88 81 70 59 52 62 52 52 55 52 52 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 19.8571 119.143 139 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reload Gain if new value from Host"
	  Ports			  [2, 1]
	  Position		  [185, 27, 240, 83]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "either new calculated\nor new from host"
	  Ports			  [2, 1]
	  Position		  [310, 139, 365, 181]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,42,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reload current if\nnew value"
	  Ports			  [2, 1]
	  Position		  [210, 167, 265, 223]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [470, 103, 500, 117]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "Reload Gain if new value from Host"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reload Gain if new value from Host"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "either new calculated\nor new from host"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Mux3"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Delay8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reload Gain if new value from Host"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "either new calculated\nor new from host"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "reload current if\nnew value"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "either new calculated\nor new from host"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "reload current if\nnew value"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -55; 290, 0]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0; 0, 25]
	    Branch {
	      DstBlock		      "Delay11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "reload current if\nnew value"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Bit 0 (=1)"
      Ports		      [1, 1]
      Position		      [610, 780, 670, 810]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "-5"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Bit 1 (=2)"
      Ports		      [1, 1]
      Position		      [590, 855, 650, 885]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "-5"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Bit 2 (=4)"
      Ports		      [1, 1]
      Position		      [590, 910, 650, 940]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "-5"
      base1		      "MSB of Input"
      bit0		      "2"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Bit unpacker 32"
      Tag		      "LYR_DSP_MISC_BIT_UNPACKER_32"
      Description	      "Lyrtech block"
      Ports		      [1, 2]
      Position		      [2680, 294, 2740, 356]
      BackgroundColor	      "[0.611765, 0.815686, 0.901961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "misc_tools_dsplib_v1_0_0/Bit unpacker 32"
      SourceType	      "dsp:misc Bit unpacker 32"
      output_descriptor	      "[-16 -16]"
      data_type		      "double"
      frame_size	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      Ports		      [0, 1]
      Position		      [125, 467, 180, 493]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "0"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCClock"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,72d575a1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant10"
      Position		      [360, 1140, 390, 1170]
      ShowName		      off
      Value		      "12"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "ADCCIC"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant11"
      Position		      [360, 1285, 390, 1315]
      ShowName		      off
      Value		      "1000"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant12"
      Ports		      [0, 1]
      Position		      [1375, 52, 1430, 78]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,72d575a1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant13"
      Ports		      [0, 1]
      Position		      [870, 867, 925, 893]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "N_frame+N_recv_overlength-1"
      n_bits		      "16"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,5c8830c2,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8191');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      Ports		      [0, 1]
      Position		      [2450, 1132, 2505, 1158]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,72d575a1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [365, 630, 395, 660]
      ShowName		      off
      Value		      "12000"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [1510, 882, 1565, 908]
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "1"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,06094819,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      Ports		      [0, 1]
      Position		      [1510, 997, 1565, 1023]
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "2"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,702e86fb,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant6"
      Ports		      [0, 1]
      Position		      [1510, 1097, 1565, 1123]
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "3"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bdb1da60,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant7"
      Position		      [360, 1425, 390, 1455]
      ShowName		      off
      Value		      "3000"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant8"
      Ports		      [0, 1]
      Position		      [1875, 237, 1930, 263]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "ADCCIC"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,06094819,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      Ports		      [0, 1]
      Position		      [370, 1087, 425, 1113]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "N_frame+N_recv_overlength"
      n_bits		      "15"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,baa69e10,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8192');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister1"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [450, 765, 530, 825]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "2"
      direction		      "Read"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister10"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1270, 540, 1330]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "5"
      direction		      "Read"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister11"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1340, 540, 1400]
      Orientation	      "left"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag5"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "5"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister2"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [450, 830, 530, 890]
      Orientation	      "left"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag6"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "2"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister3"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [450, 615, 530, 675]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag7"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "1"
      direction		      "Read"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister4"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [2495, 625, 2575, 685]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag8"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "3"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister5"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [450, 685, 530, 745]
      Orientation	      "left"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag9"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "1"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister6"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1410, 540, 1470]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag10"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "6"
      direction		      "Read"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister7"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1125, 540, 1185]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag11"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "4"
      direction		      "Read"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister8"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1195, 540, 1255]
      Orientation	      "left"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag12"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "4"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Custom\nregister9"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [460, 1480, 540, 1540]
      Orientation	      "left"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag13"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "6"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion2"
      Position		      [2648, 375, 2682, 450]
      Orientation	      "up"
      OutDataTypeMode	      "uint32"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "uint32"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Data_to_SMQ"
      Tag		      "LYR_FPGA_IO_RAPIDCHANNEL"
      Description	      "Lyrtech block"
      Ports		      [6, 6]
      Position		      [2495, 458, 2620, 597]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag14"
      FontName		      "Arial"
      SourceBlock	      "rapid_channel_fpgalib_v1_1_0/RapidCHANNEL"
      SourceType	      "fpga:io RapidCHANNEL"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      board_type	      "VHS-ADC/DAC"
      interface_quad	      "LYRIO"
      interface_drc	      "LYRIO"
      interface_dual	      "LYRIO"
      direction		      "TX"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
      provide_control	      on
      provide_pio	      off
      pio1_direction	      "Input"
    }
    Block {
      BlockType		      Reference
      Name		      "Debug"
      Ports		      [5, 1]
      Position		      [1595, 47, 1655, 203]
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
      num_inputs	      "5"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1095,769,336,165"
      block_type	      "concat"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,156,5,1,white,blue,0,b68db4a4,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay to obtain \nframe+preamble,\nnote: this is intentionally\ninaccurate (to enable \npreamble detection\non DSP/in Matlab)"
      Ports		      [1, 1]
      Position		      [1720, 447, 1775, 473]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "690"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,1,1,white,blue,0,edd16576,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-690}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [2475, 1024, 2525, 1046]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,22,1,1,white,blue,0,fc531c0e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [1720, 472, 1775, 498]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "690"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,1,1,white,blue,0,edd16576,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-690}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      Ports		      [1, 1]
      Position		      [2325, 406, 2405, 434]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "80,28,1,1,white,blue,0,fc531c0e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      Ports		      [1, 1]
      Position		      [2195, 461, 2275, 489]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "80,28,1,1,white,blue,0,fc531c0e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay9"
      Ports		      [1, 1]
      Position		      [455, 564, 490, 596]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[200 400 0 400 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,255"
      block_type	      "delay"
      block_version	      "9.2.00"
      sg_icon_stat	      "35,32,1,1,white,blue,0,fc531c0e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      Ports		      [1, 2]
      Position		      [165, 351, 170, 389]
      ShowName		      off
      Outputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      Ports		      [1]
      Position		      [305, 700, 395, 730]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display2"
      Ports		      [1]
      Position		      [1715, 1180, 1805, 1210]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display3"
      Ports		      [1]
      Position		      [2600, 640, 2690, 670]
      NamePlacement	      "alternate"
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display4"
      Ports		      [1]
      Position		      [325, 845, 415, 875]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display5"
      Ports		      [1]
      Position		      [755, 700, 845, 730]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display6"
      Ports		      [1]
      Position		      [2725, 565, 2815, 595]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display7"
      Ports		      [1]
      Position		      [320, 1210, 410, 1240]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display8"
      Ports		      [1]
      Position		      [320, 1355, 410, 1385]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display9"
      Ports		      [1]
      Position		      [320, 1495, 410, 1525]
      Orientation	      "left"
      NamePlacement	      "alternate"
      ShowName		      off
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Edge detector"
      Tag		      "LYR_FPGA_MISC_EDGE_DETECTOR"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [340, 495, 390, 550]
      Orientation	      "down"
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      NamePlacement	      "alternate"
      UserDataPersistent      on
      UserData		      "DataTag15"
      SourceBlock	      "misc_tools_fpgalib_v1_0_0/Edge detector"
      SourceType	      "fpga:misc Edge detector"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      edge_detect	      "Falling"
      and_latency	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Expression1"
      Ports		      [2, 1]
      Position		      [2245, 496, 2280, 549]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Expression"
      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
      expression	      "a & b"
      align_bp		      on
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,229"
      block_type	      "expr"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,53,2,1,white,blue,0,af5c1937,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('a & b');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Expression2"
      Ports		      [3, 1]
      Position		      [2245, 549, 2280, 601]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Expression"
      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
      expression	      "a & b & c"
      align_bp		      on
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,229"
      block_type	      "expr"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,52,3,1,white,blue,0,f102ee58,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 20 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[12 18 26 34 40 40 37 40 40 32 39 34 26 18 13 20 12 12 15 12 12 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 52 52 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');disp('a & b & c');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO"
      Ports		      [4, 5]
      Position		      [2325, 450, 2405, 650]
      SourceBlock	      "xbsIndex_r4/FIFO"
      SourceType	      "Xilinx FIFO Block Block"
      depth		      "16K"
      percent_nbits	      "1"
      rst		      on
      en		      off
      use_dcount	      on
      use_almost_empty	      off
      almost_empty_thresh     "2"
      use_almost_full	      off
      almost_full_thresh      "14"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "167,28,348,419"
      block_type	      "fifo"
      block_version	      "10.1.3"
      sg_icon_stat	      "80,200,4,5,white,blue,0,3dd18a27,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 114 114 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[26 39 58 77 90 90 84 90 90 72 89 77 58 39 27 44 26 26 32 26 26 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');\ncolor('black');port_label('output',5,'dcount');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO with complete\nframe ? "
      Ports		      [2, 1]
      Position		      [1010, 837, 1065, 893]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a=b"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,1b68ef8e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "FPGA\nboard configuration"
      Tag		      "SysgenCompile"
      Description	      "Lyrtech block"
      Ports		      []
      Position		      [25, 19, 156, 79]
      UserDataPersistent      on
      UserData		      "DataTag16"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/FPGA\nboard configuration"
      SourceType	      "fpga:config FPGA board configuration"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      clk_sel		      "Hardware implementation"
      clk_src		      "ADC/DAC clock"
      hardware		      "VHS-ADC Virtex-4"
      copy_bit_cd	      on
    }
    Block {
      BlockType		      Reference
      Name		      "FPGA SDRAM Record"
      Tag		      "LYR_FPGA_IO_FPGA_SDRAM_RECORD"
      Description	      "Lyrtech block"
      Ports		      [9, 9]
      Position		      [2285, 46, 2435, 244]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag17"
      FontName		      "Arial"
      SourceBlock	      "sdram_record_playback_fpgalib_v1_0_0/FPGA SDRAM Record"
      SourceType	      "fpga:io FPGA SDRAM Record"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nbofcha		      "8"
      output_arithmetic_type  "Signed  (2's comp)"
      output_width	      "16"
      binpt		      "0"
      sample_period	      "ADCCIC"
      trig_sig		      off
    }
    Block {
      BlockType		      FromFile
      Name		      "From File"
      Position		      [25, 361, 150, 379]
      FileName		      "test_signal_measured.mat"
      SampleTime	      "ADCClock"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      Position		      [105, 279, 220, 311]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ADC_3_4"
    }
    Block {
      BlockType		      From
      Name		      "From11"
      Position		      [1375, 640, 1480, 670]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Thresh"
    }
    Block {
      BlockType		      From
      Name		      "From12"
      Position		      [1370, 540, 1455, 570]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Dyn"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      Position		      [1875, 175, 1960, 205]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Sig1MHzEnergy"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      Position		      [1875, 205, 1960, 235]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Frame_MA_Energy"
    }
    Block {
      BlockType		      From
      Name		      "From15"
      Position		      [1860, 925, 1995, 955]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Sig1MHzEnergy"
    }
    Block {
      BlockType		      From
      Name		      "From16"
      Position		      [1860, 960, 1995, 990]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Peak"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      Position		      [1825, 110, 1935, 140]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "CorrelatorOutput"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      Position		      [1860, 1145, 1995, 1175]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "AGC_Threshold_Plus1"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      Position		      [1860, 1175, 1995, 1205]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "AGC_Threshold_Minus1"
    }
    Block {
      BlockType		      From
      Name		      "From20"
      Position		      [1860, 996, 1900, 1024]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From21"
      Position		      [1860, 1235, 1995, 1265]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "AGC_Trigger"
    }
    Block {
      BlockType		      From
      Name		      "From22"
      Position		      [1860, 1115, 1995, 1145]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Frame_MA_Energy"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      Position		      [565, 1185, 670, 1215]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "AGC_NewGain"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      Position		      [1860, 1085, 1995, 1115]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "AGC_CurrentGain"
    }
    Block {
      BlockType		      From
      Name		      "From25"
      Position		      [1050, 1450, 1160, 1480]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "CorrelatorOutput"
    }
    Block {
      BlockType		      From
      Name		      "From26"
      Position		      [1860, 1206, 1900, 1234]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From27"
      Position		      [1050, 1315, 1155, 1345]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "IDLE_State"
    }
    Block {
      BlockType		      From
      Name		      "From28"
      Position		      [1050, 1286, 1160, 1314]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Det"
    }
    Block {
      BlockType		      From
      Name		      "From29"
      Position		      [1535, 1445, 1640, 1475]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "WRITE_State"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [2225, 610, 2300, 640]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst_FIFO"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      Position		      [1750, 1416, 1790, 1444]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From31"
      Position		      [2580, 793, 2645, 817]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      Position		      [2580, 863, 2685, 887]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "READ_State"
    }
    Block {
      BlockType		      From
      Name		      "From33"
      Position		      [1375, 170, 1460, 200]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Det"
    }
    Block {
      BlockType		      From
      Name		      "From34"
      Position		      [1375, 140, 1460, 170]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "F_DSPFree"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      Position		      [1375, 110, 1460, 140]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "F_ReturnFrame"
    }
    Block {
      BlockType		      From
      Name		      "From36"
      Position		      [1375, 80, 1460, 110]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "F_SetDSPBusy"
    }
    Block {
      BlockType		      From
      Name		      "From37"
      Position		      [870, 835, 955, 865]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "FIFO_dcount"
    }
    Block {
      BlockType		      From
      Name		      "From38"
      Position		      [870, 751, 910, 779]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From39"
      Position		      [870, 900, 955, 930]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_Det"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [2060, 495, 2145, 525]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "WRITE_State"
    }
    Block {
      BlockType		      From
      Name		      "From40"
      Position		      [870, 790, 955, 820]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "FIFO_empty"
    }
    Block {
      BlockType		      From
      Name		      "From41"
      Position		      [475, 274, 590, 306]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "No_1MHz_Shift"
    }
    Block {
      BlockType		      From
      Name		      "From42"
      Position		      [870, 950, 955, 980]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "F_DSPFree"
    }
    Block {
      BlockType		      From
      Name		      "From43"
      Position		      [515, 309, 630, 341]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Ori_I"
    }
    Block {
      BlockType		      From
      Name		      "From44"
      Position		      [515, 424, 630, 456]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Ori_Q"
    }
    Block {
      BlockType		      From
      Name		      "From48"
      Position		      [2450, 1159, 2565, 1191]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ADC_3_4"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      Position		      [2060, 545, 2145, 575]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "READ_State"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      Position		      [1830, 151, 1870, 179]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "SEL"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      Position		      [1025, 641, 1065, 669]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Rst"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      Position		      [1940, 130, 2105, 160]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Preamble_ScaledAverage"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      Position		      [2015, 90, 2140, 120]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "Debug_SDRAM"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [770, 780, 810, 810]
      ShowName		      off
      GotoTag		      "Rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [700, 854, 815, 886]
      ShowName		      off
      GotoTag		      "No_1MHz_Shift"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      Position		      [700, 909, 815, 941]
      ShowName		      off
      GotoTag		      "ADC_3_4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "High Watermark, decrease\ngain by one as long as energy is\nhigher than this"
      Position		      [610, 1425, 765, 1455]
      GotoTag		      "AGC_Threshold_Minus1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "IQ mux"
      Tag		      "LYR_FPGA_MISC_IQ_MUX"
      Description	      "Lyrtech block"
      Ports		      [2, 1]
      Position		      [1890, 446, 2020, 499]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag18"
      SourceBlock	      "misc_tools_fpgalib_v1_0_0/IQ mux"
      SourceType	      "fpga:misc IQ mux "
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      Ports		      [1, 1]
      Position		      [2185, 563, 2220, 587]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,24,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter2"
      Ports		      [1, 1]
      Position		      [1498, 1350, 1522, 1385]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "10.1.3"
      sg_icon_stat	      "24,35,1,1,white,blue,0,1ab4a85f,down"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter3"
      Ports		      [1, 1]
      Position		      [2185, 523, 2220, 547]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,24,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical\nTODO: z^0"
      Ports		      [2, 1]
      Position		      [1205, 1285, 1260, 1345]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "1"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,261"
      block_type	      "logical"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,60,2,1,white,blue,0,d60ce02c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Goto
      Name		      "Low Watermark, increase \ngain by one as long as energy \nis lower than this"
      Position		      [610, 1285, 765, 1315]
      GotoTag		      "AGC_Threshold_Plus1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Magic binary 0110"
      Ports		      [0, 1]
      Position		      [370, 917, 425, 943]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "6"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "620,386,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,3979f86e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'6');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Model\nIdentification\nVariable (static)"
      Ports		      [5, 1]
      Position		      [530, 1009, 590, 1071]
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
      num_inputs	      "5"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1095,769,336,165"
      block_type	      "concat"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,62,5,1,white,blue,0,b68db4a4,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Model Identification"
      Ports		      [0, 1]
      Position		      [370, 1047, 425, 1073]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "3"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "620,386,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bdb1da60,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Model Revision"
      Ports		      [0, 1]
      Position		      [370, 1002, 425, 1028]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "3"
      n_bits		      "3"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "620,386,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bdb1da60,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Model specific parameters"
      Ports		      [0, 1]
      Position		      [370, 957, 425, 983]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "1"
      n_bits		      "6"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "620,386,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,26,0,1,white,blue,0,06094819,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux"
      Ports		      [3, 1]
      Position		      [385, 280, 420, 360]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,303"
      block_type	      "mux"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,80,3,1,white,blue,3,613f58e1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux1"
      Ports		      [3, 1]
      Position		      [385, 365, 420, 445]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,303"
      block_type	      "mux"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,80,3,1,white,blue,3,613f58e1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux2"
      Ports		      [3, 1]
      Position		      [690, 275, 725, 355]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,303"
      block_type	      "mux"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,80,3,1,white,blue,3,613f58e1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux3"
      Ports		      [3, 1]
      Position		      [690, 355, 725, 435]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,303"
      block_type	      "mux"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,80,3,1,white,blue,3,613f58e1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Preamble Detection (Correlator)"
      Ports		      [3, 2]
      Position		      [1115, 531, 1310, 679]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Preamble Detection (Correlator)"
	Location		[626, 229, 1894, 1139]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In_I1"
	  Position		  [20, 158, 50, 172]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In_Q"
	  Position		  [25, 363, 55, 377]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "RST"
	  Position		  [95, 458, 125, 472]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\n\n\nExtract 16 Bits at\ntop offset -12 (room for fully loaded 14 bit input)\n(offset -16 is barely sufficient for levels of +-4000 at 16 Bit)"
	  Ports			  [1, 1]
	  Position		  [1320, 240, 1380, 270]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-8"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "472,429,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\n\n\nExtract 16 Bits at\ntop offset -2"
	  Ports			  [1, 1]
	  Position		  [970, 535, 1030, 565]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "162,106,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  Ports			  [2, 1]
	  Position		  [790, 521, 850, 579]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [180, 290, 235, 310]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "1"
	  n_bits		  "16"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC*BasebandCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,20,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [565, 352, 620, 378]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "0"
	  n_bits		  "16"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "ADCCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [215, 102, 270, 128]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "0"
	  n_bits		  "16"
	  bin_pt		  "13"
	  explicit_period	  "on"
	  period		  "ADCCIC*BasebandCIC"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [685, 387, 740, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [365, 152, 410, 178]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [815, 247, 860, 273]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [365, 357, 410, 383]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [495, 572, 585, 598]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Sig1MHzQ"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [495, 497, 585, 523]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Sig1MHzI"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  Ports			  [2, 1]
	  Position		  [655, 477, 710, 533]
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,433"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult2"
	  Ports			  [2, 1]
	  Position		  [655, 552, 710, 608]
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,433"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [475, 113, 520, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [475, 318, 520, 422]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Preamble Corr"
	  Ports			  [3, 1]
	  Position		  [1070, 213, 1270, 297]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Preamble Corr"
	    Location		    [252, 90, 1520, 829]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Data"
	      Position		      [40, 173, 70, 187]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Valid"
	      Position		      [40, 208, 70, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RST"
	      Position		      [50, 358, 80, 372]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [3, 1]
	      Position		      [625, 166, 685, 224]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "on"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      pipelined		      "off"
	      use_rpm		      "on"
	      hw_selection	      "Fabric"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,344"
	      block_type	      "addsub"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [3, 1]
	      Position		      [625, 276, 685, 334]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "on"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      pipelined		      "off"
	      use_rpm		      "on"
	      hw_selection	      "Fabric"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,344"
	      block_type	      "addsub"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [1140, 216, 1200, 274]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      pipelined		      "off"
	      use_rpm		      "on"
	      hw_selection	      "Fabric"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,344"
	      block_type	      "addsub"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [335, 356, 365, 374]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [335, 371, 365, 389]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DAFIR v9_0 "
	      Ports		      [3, 5]
	      Position		      [205, 161, 265, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/DAFIR v9_0 "
	      SourceType	      "Xilinx Finite Impulse Response Filter Block"
	      infoedit		      "Hardware notes: Implemented using distributed arithmetic (DA).  The hardware over sampling rate determines the degree of parallelism.  A rate of one produces a fully parallel DA filter.  A rate of n (resp., n+1) for an n-bit input signal produces a fully serial implementation for a non-symmetric (resp., symmetric) impulse response.  Intermediate values produce implementations with intermediate levels of parallelism."
	      coef		      "2^8 * real( conj([(longPreamble_time(end:-1:1))]) )"
	      structure		      "Inferred from Coefficients"
	      coef_n_bits	      "10"
	      coef_bin_pt	      "0"
	      over_sample	      "1"
	      reload		      "off"
	      valids		      "on"
	      rst		      "on"
	      latency		      "12"
	      num_channels	      "2"
	      serial_input	      "on"
	      polyphase_behavior      "Single Rate:  sample in - sample out"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      explicit_period	      "off"
	      period		      "1"
	      use_isim		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "200,53,613,767"
	      block_type	      "fir"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,108,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 62 62 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[7 17 31 45 55 55 51 55 55 42 55 46 31 16 7 20 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 62 62 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'xn');\ncolor('black');port_label('input',2,'vin');\ncolor('black');port_label('input',3,'rst');\ncolor('black');port_label('output',1,'yn');\ncolor('black');port_label('output',2,'vout');\ncolor('black');port_label('output',3,'rfd');\ncolor('black');port_label('output',4,'sel_in');\ncolor('black');port_label('output',5,'sel_out');\ncolor('black');disp('79 tap');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DAFIR v9_0 1"
	      Ports		      [3, 5]
	      Position		      [205, 268, 265, 382]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/DAFIR v9_0 "
	      SourceType	      "Xilinx Finite Impulse Response Filter Block"
	      infoedit		      "Hardware notes: Implemented using distributed arithmetic (DA).  The hardware over sampling rate determines the degree of parallelism.  A rate of one produces a fully parallel DA filter.  A rate of n (resp., n+1) for an n-bit input signal produces a fully serial implementation for a non-symmetric (resp., symmetric) impulse response.  Intermediate values produce implementations with intermediate levels of parallelism."
	      coef		      "2^8 * imag( conj([(longPreamble_time(end:-1:1))]) )"
	      structure		      "Inferred from Coefficients"
	      coef_n_bits	      "10"
	      coef_bin_pt	      "0"
	      over_sample	      "1"
	      reload		      "off"
	      valids		      "on"
	      rst		      "on"
	      latency		      "12"
	      num_channels	      "2"
	      serial_input	      "on"
	      polyphase_behavior      "Single Rate:  sample in - sample out"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      explicit_period	      "off"
	      period		      "1"
	      use_isim		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,1284,925"
	      block_type	      "fir"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,114,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 62 62 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[7 17 31 45 55 55 51 55 55 42 55 46 31 16 7 20 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 62 62 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'xn');\ncolor('black');port_label('input',2,'vin');\ncolor('black');port_label('input',3,'rst');\ncolor('black');port_label('output',1,'yn');\ncolor('black');port_label('output',2,'vout');\ncolor('black');port_label('output',3,'rfd');\ncolor('black');port_label('output',4,'sel_in');\ncolor('black');port_label('output',5,'sel_out');\ncolor('black');disp('79 tap');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [455, 188, 510, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,24,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [460, 298, 515, 322]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,24,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [350, 273, 405, 297]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,24,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [350, 163, 405, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,24,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [780, 167, 840, 223]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	      sample_ratio	      "ADCCIC"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,360,300"
	      block_type	      "dsamp"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample1"
	      Ports		      [1, 1]
	      Position		      [780, 236, 835, 284]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	      sample_ratio	      "ADCCIC"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,360,300"
	      block_type	      "dsamp"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,48,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [4, 1]
	      Position		      [400, 329, 445, 386]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,57,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 57 57 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[11 18 29 40 47 47 44 47 47 37 47 40 29 18 11 21 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 57 57 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [1045, 167, 1100, 223]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,433"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,56,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult2"
	      Ports		      [2, 1]
	      Position		      [1045, 247, 1100, 303]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,433"
	      block_type	      "mult"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,56,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [7]
	      Position		      [1330, 366, 1375, 484]
	      ShowName		      off
	      Floating		      off
	      Location		      [7, 238, 2551, 1309]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
		axes5			"%<SignalLabel>"
		axes6			"%<SignalLabel>"
		axes7			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5~-5~-5~-5~-5"
	      YMax		      "5~5~5~5~5~5~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "500000"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [295, 315, 315, 335]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [305, 225, 325, 245]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [295, 335, 315, 355]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator8"
	      Position		      [305, 205, 325, 225]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Preamble_Detection"
	      Position		      [1340, 238, 1370, 252]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 "
	      SrcPort		      2
	      Points		      [65, 0; 0, 140]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 1"
	      SrcPort		      2
	      Points		      [55, 0; 0, 45]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 "
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 1"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[125, 0; 0, 20]
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [50, 0; 0, -115]
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[100, 0; 0, -35]
		Branch {
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -110]
		  DstBlock		  "AddSub"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"Scope2"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 "
	      SrcPort		      5
	      Points		      [50, 0]
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 1"
	      SrcPort		      5
	      Points		      [15, 0]
	      Branch {
		Points			[20, 0; 0, 15]
		DstBlock		"Convert1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"Scope2"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"Scope2"
		DstPort			5
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"Down Sample1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Valid"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 110]
		DstBlock		"DAFIR v9_0 1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"DAFIR v9_0 "
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Data"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		DstBlock		"DAFIR v9_0 "
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"DAFIR v9_0 1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RST"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, -115]
		DstBlock		"DAFIR v9_0 "
		DstPort			3
	      }
	      Branch {
		DstBlock		"DAFIR v9_0 1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [90, 0; 0, 85]
	      DstBlock		      "AddSub1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 230]
		DstBlock		"Scope2"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Down Sample"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 165]
		DstBlock		"Scope2"
		DstPort			3
	      }
	      Branch {
		Points			[75, 0]
		Branch {
		  DstBlock		  "Preamble_Detection"
		  DstPort		  1
		}
		Branch {
		  Points		  [5, 0; 0, 135]
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [0, 35; 15, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 165]
		DstBlock		"Scope2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mult2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "AddSub3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      Points		      [185, 0]
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Down Sample1"
	      SrcPort		      1
	      Points		      [180, 0]
	      Branch {
		DstBlock		"Mult2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Mult2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 "
	      SrcPort		      3
	      DstBlock		      "Terminator8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 "
	      SrcPort		      4
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 1"
	      SrcPort		      3
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DAFIR v9_0 1"
	      SrcPort		      4
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST1"
	  Position		  [225, 389, 295, 421]
	  ShowName		  off
	  GotoTag		  "Sig1MHzQ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST8"
	  Position		  [215, 179, 285, 211]
	  ShowName		  off
	  GotoTag		  "Sig1MHzI"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [365, 114, 410, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [365, 319, 410, 351]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [1425, 239, 1475, 271]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [310, 100, 345, 155]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [815, 317, 870, 373]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational4"
	  Ports			  [2, 1]
	  Position		  [310, 305, 345, 360]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [3]
	  Position		  [1540, 66, 1585, 184]
	  ShowName		  off
	  Floating		  off
	  Location		  [5, 364, 1289, 1018]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleInput		  on
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [4]
	  Position		  [1115, 56, 1160, 174]
	  ShowName		  off
	  Floating		  off
	  Location		  [5, 154, 1289, 808]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SubsampleCIC13x"
	  Ports			  [1, 1]
	  Position		  [90, 136, 175, 194]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SubsampleCIC13x"
	    Location		    [251, 638, 694, 766]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 58, 55, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CIC Filter"
	      Ports		      [1, 1]
	      Position		      [80, 27, 165, 103]
	      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "CIC Filter"
	      MaskDescription	      "Cascaded Integrated Comb (CIC) Filter"
	      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','CIC_Filter');"
	      MaskPromptString	      "Input Bit Width|Input Binary Point|Filter Type|Sample Rate Change|Number of Stages|Differential Delay|Pipeline Differentiators"
	      MaskStyleString	      "edit,edit,popup(Interpolator|Decimator),edit,edit,popup(1|2|3|4),checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "input_bitwidth=@1;input_binpt=@2;filter_type=@3;rate_change=@4;stages=@5;m=@6;pipeline=@7;"
	      MaskInitialization      "% CIC Single Channel v1.0\n% Set Block Logo\nsav_gcb=gcb;\n[bg,fg] = xlcmap('XBlock',0);\niPos = get_param(sav_gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n% Determine previous filter type and number of stages\nprev_stages_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Integrator*'); %this is a cell array\nprev_stages = length(prev_stages_list);\n\nprev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Up Sample*'); %this is a cell array\nif (isempty(prev_filter_list))\n    prev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Down Sample*'); %this is a cell array\n    if (isempty(prev_filter_list))\n        errordlg('Previous Filter Type could not be determined')\n    else\n        prev_filter_type = 2;\n    end\nelse\n    prev_filter_type = 1;\nend\n  \n  \n% Print label on the block\nif(filter_type == 2)\n   cic_str = sprintf('%d-Stage\\n CIC\\n%d:1 Decimator',stages, rate_change);\nelse\n   cic_str = sprintf('%d-Stage\\n CIC\\n1:%d Interpolator',stages, rate_change);	\nend\n\n% Make sure the entered values for stages and channels are positive integers\nnstages = round(sum(abs(stages)));\n\n% issue an error if the number of stages entered is zero\nif (nstages == 0)\n	nstages = prev_stages;\n	errordlg('Number of Stages must be more than zero')\nend\n\nif (nstages == prev_stages) & (filter_type == prev_filter_type)\n    return\nend\n\nif(filter_type == 2) % Decimator\n   if (prev_filter_type == 1) % was interpolator so turn to decimator\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the Up sampler to the Integrator\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Differentiator1/1'); \n	   \n	   % Delete the Up Sampler and then replace with an Down Sampler\n	   pup = get_param([sav_gcb '/Up Sample'], 'position');\n	   delete_block([sav_gcb '/Up Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Down Sample', [sav_gcb '/Down Sample'], 'sample_ratio', 'rate_change','sample_phase', 'First Value of Frame', 'position', [pup(1), pup(2), pup(3),pup(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Down Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	   end\n		\n       %Set the Output bit widths of Differentiator and Integrator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n             set_param([sav_gcb '/Differentiator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   end\n	   \n   end\n   \n   if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1');\n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	   \n	   %Set the Output bit width of Differentiator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Differentiator1'], 'position', [pi(1)+(nstages+1)*80, pd(2), pi(3)+(nstages+1)*80, pd(4)]);\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pds = get_param([sav_gcb '/Down Sample'], 'position');\n	   set_param([sav_gcb '/Down Sample'], 'position', [pi(1)+(nstages)*80, pds(2), pi(3)+(nstages)*80, pds(4)]);\n	   \n	   po = get_param([sav_gcb '/Out1'], 'position');\n	   set_param([sav_gcb '/Out1'], 'position', [pd(1)+(nstages+1)*80, po(2), pd(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n	\n	   % add back in the line between the Down Sampler and the 1st Differentiator\n       add_line(sav_gcb, 'Down Sample/1', ['Differentiator1/' int2str(1)], 'autorouting', 'on');\n\n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)]);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/' int2str(1)], ['Down Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/' int2str(1)], ['Out1/1'], 'autorouting', 'on');\n   end\n\nelse % Interpolator\n   \n	\n	if (prev_filter_type == 2) % was decimator so turn to interpolator\n	\n	  % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the Differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Integrator1/1'); \n	   \n	   % Delete the Down Sampler and then replace with a Up Sampler\n	   pdwn = get_param([sav_gcb '/Down Sample'], 'position');\n	   delete_block([sav_gcb '/Down Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Up Sample', [sav_gcb '/Up Sample'], 'sample_ratio', 'rate_change', 'position', [pdwn(1), pdwn(2), pdwn(3), pdwn(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Up Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/1'], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/1'], 'autorouting', 'on');\n	   end\n	   \n	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	   end\n		\n   end\n   \n	\n	if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n       \n	\n	   % delete the line from the Up sampler to the Integrator1 for movement later\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	\n	   %Set the Output bit width of first Differentiator stage (other are set as copies of this block)\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', '1 + input_bitwidth');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Integrator1'], 'position', [pd(1)+(nstages+1)*80, pi(2), pd(3)+(nstages+1)*80, pi(4)]);\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pus = get_param([sav_gcb '/Up Sample'], 'position');\n	   set_param([sav_gcb '/Up Sample'], 'position', [pd(1)+(nstages)*80, pus(2), pd(3)+(nstages)*80, pus(4)]);\n	\n	   po = get_param([sav_gcb '/Out1'], 'position');\n       set_param([sav_gcb '/Out1'], 'position', [pi(1)+(nstages+1)*80, po(2), pi(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n      \n	\n	   % add back in the line between the Up Sampler and the 1st Integrator1\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   \n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/1'], ['Up Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/1'], ['Out1/1'], 'autorouting', 'on');\n		   \n	     %Set the Output bit width of Integrator stages\n	     %Calculate the Interpolator Integrator Output Bit Growth\n          for i= 1:nstages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	      end\n   end\n	  \nend\n\n\n% Set the pipelining to ON or OFF on the differentiators\nif (pipeline == 0)\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency', '0')\n	end\nelse\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency' ,'1')\n	end\nend"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\ndisp(cic_str)\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|0|Decimator|BasebandCIC|3|1|on"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"CIC Filter"
		Location		[397, 82, 1217, 564]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 58, 45, 72]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator1"
		  Ports			  [1, 1]
		  Position		  [405, 35, 445, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator1"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,1,1,white,blue,0,f900bd06,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator2"
		  Ports			  [1, 1]
		  Position		  [485, 35, 525, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator2"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator3"
		  Ports			  [1, 1]
		  Position		  [565, 35, 605, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator3"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample"
		  Ports			  [1, 1]
		  Position		  [325, 42, 365, 88]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
		  sample_ratio		  "rate_change"
		  sample_phase		  "First Value of Frame"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "dsamp"
		  block_version		  "9.2.00"
		  sg_icon_stat		  "40,46,1,1,white,blue,0,e83e9e44,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}8\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator1"
		  Ports			  [1, 1]
		  Position		  [85, 35, 125, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator1"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator2"
		  Ports			  [1, 1]
		  Position		  [165, 35, 205, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator2"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator3"
		  Ports			  [1, 1]
		  Position		  [245, 35, 285, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator3"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [725, 58, 755, 72]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Integrator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Down Sample"
		  SrcPort		  1
		  DstBlock		  "Differentiator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator1"
		  SrcPort		  1
		  DstBlock		  "Integrator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Differentiator1"
		  SrcPort		  1
		  DstBlock		  "Differentiator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator2"
		  SrcPort		  1
		  DstBlock		  "Integrator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Differentiator2"
		  SrcPort		  1
		  DstBlock		  "Differentiator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator3"
		  SrcPort		  1
		  DstBlock		  "Down Sample"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Differentiator3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "The CIC filter is constructed out of differentiators and integrators and \na sample rate change. This block provides a full precision result and is\ndynamically built given the parameters entered in the dialog box. The \ndynamic rebuilding script can switch which side the integrators and \ndifferentiators are on and also change between an up and down sampler\ndepending on whether an Interpolator or decimator is selected respectively.\nThe number of stages selected control how many integrators and \ndifferentiators are used."
		  Position		  [245, 205]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		}
		Annotation {
		  Name			  "The Interpoiation by 48, 4 stage CIC filter occupies 116 slices. \nThe maximum clock frequency is approximately \n308.55 MHz in a Xilinx xc2vp2-7 part (Device speed data version: \nPRODUCTION 1.121 2005-11-04, ISE 8.1.01i I.25 software, VHDL \nsynthesized with XST)."
		  Position		  [270, 315]
		  HorizontalAlignment	  "left"
		  BackgroundColor	  "yellow"
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [315, 49, 365, 81]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [200, 50, 260, 80]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "16"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [390, 58, 420, 72]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CIC Filter"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "CIC Filter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SubsampleCIC13x2"
	  Ports			  [1, 1]
	  Position		  [95, 341, 180, 399]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SubsampleCIC13x2"
	    Location		    [251, 638, 696, 766]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 58, 55, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CIC Filter"
	      Ports		      [1, 1]
	      Position		      [80, 27, 165, 103]
	      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'LinkStatus', 'none');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "CIC Filter"
	      MaskDescription	      "Cascaded Integrated Comb (CIC) Filter"
	      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','CIC_Filter');"
	      MaskPromptString	      "Input Bit Width|Input Binary Point|Filter Type|Sample Rate Change|Number of Stages|Differential Delay|Pipeline Differentiators"
	      MaskStyleString	      "edit,edit,popup(Interpolator|Decimator),edit,edit,popup(1|2|3|4),checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "input_bitwidth=@1;input_binpt=@2;filter_type=@3;rate_change=@4;stages=@5;m=@6;pipeline=@7;"
	      MaskInitialization      "% CIC Single Channel v1.0\n% Set Block Logo\nsav_gcb=gcb;\n[bg,fg] = xlcmap('XBlock',0);\niPos = get_param(sav_gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n% Determine previous filter type and number of stages\nprev_stages_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Integrator*'); %this is a cell array\nprev_stages = length(prev_stages_list);\n\nprev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Up Sample*'); %this is a cell array\nif (isempty(prev_filter_list))\n    prev_filter_list = find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'Regexp', 'on', 'Name', '^Down Sample*'); %this is a cell array\n    if (isempty(prev_filter_list))\n        errordlg('Previous Filter Type could not be determined')\n    else\n        prev_filter_type = 2;\n    end\nelse\n    prev_filter_type = 1;\nend\n  \n  \n% Print label on the block\nif(filter_type == 2)\n   cic_str = sprintf('%d-Stage\\n CIC\\n%d:1 Decimator',stages, rate_change);\nelse\n   cic_str = sprintf('%d-Stage\\n CIC\\n1:%d Interpolator',stages, rate_change);	\nend\n\n% Make sure the entered values for stages and channels are positive integers\nnstages = round(sum(abs(stages)));\n\n% issue an error if the number of stages entered is zero\nif (nstages == 0)\n	nstages = prev_stages;\n	errordlg('Number of Stages must be more than zero')\nend\n\nif (nstages == prev_stages) & (filter_type == prev_filter_type)\n    return\nend\n\nif(filter_type == 2) % Decimator\n   if (prev_filter_type == 1) % was interpolator so turn to decimator\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the Up sampler to the Integrator\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Differentiator1/1'); \n	   \n	   % Delete the Up Sampler and then replace with an Down Sampler\n	   pup = get_param([sav_gcb '/Up Sample'], 'position');\n	   delete_block([sav_gcb '/Up Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Down Sample', [sav_gcb '/Down Sample'], 'sample_ratio', 'rate_change','sample_phase', 'First Value of Frame', 'position', [pup(1), pup(2), pup(3),pup(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Down Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	   end\n		\n       %Set the Output bit widths of Differentiator and Integrator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n             set_param([sav_gcb '/Differentiator' int2str(i)], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   end\n	   \n   end\n   \n   if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1');\n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	   \n	   %Set the Output bit width of Differentiator stages\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', 'ceil(stages*log2(rate_change*m) + input_bitwidth)');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Differentiator1'], 'position', [pi(1)+(nstages+1)*80, pd(2), pi(3)+(nstages+1)*80, pd(4)]);\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pds = get_param([sav_gcb '/Down Sample'], 'position');\n	   set_param([sav_gcb '/Down Sample'], 'position', [pi(1)+(nstages)*80, pds(2), pi(3)+(nstages)*80, pds(4)]);\n	   \n	   po = get_param([sav_gcb '/Out1'], 'position');\n	   set_param([sav_gcb '/Out1'], 'position', [pd(1)+(nstages+1)*80, po(2), pd(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n	\n	   % add back in the line between the Down Sampler and the 1st Differentiator\n       add_line(sav_gcb, 'Down Sample/1', ['Differentiator1/' int2str(1)], 'autorouting', 'on');\n\n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)]);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/' int2str(1)], ['Down Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/' int2str(1)], ['Out1/1'], 'autorouting', 'on');\n   end\n\nelse % Interpolator\n   \n	\n	if (prev_filter_type == 2) % was decimator so turn to interpolator\n	\n	  % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], ['Down Sample/1']);\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n	\n	   % delete the line from the down sampler to the Differentiator\n	   delete_line(sav_gcb, 'Down Sample/1', 'Differentiator1/1'); \n	   delete_line(sav_gcb, 'In1/1', 'Integrator1/1'); \n	   \n	   % Delete the Down Sampler and then replace with a Up Sampler\n	   pdwn = get_param([sav_gcb '/Down Sample'], 'position');\n	   delete_block([sav_gcb '/Down Sample']);\n	   load_system('xbsIndex_r4');\n	   add_block('xbsIndex_r4/Up Sample', [sav_gcb '/Up Sample'], 'sample_ratio', 'rate_change', 'position', [pdwn(1), pdwn(2), pdwn(3), pdwn(4)]);\n	   \n	   % Switch the Integrators and Decimators around\n	   for i=1:prev_stages,\n		   tempi = get_param([sav_gcb '/Integrator' int2str(i)], 'position');\n	       tempd = get_param([sav_gcb '/Differentiator' int2str(i)], 'position');\n		   set_param([sav_gcb '/Differentiator' int2str(i)], 'position', [tempi(1), tempi(2), tempi(3), tempi(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n		   set_param([sav_gcb '/Integrator' int2str(i)], 'position', [tempd(1), tempd(2), tempd(3), tempd(4)]);\n	   end\n	   	   	\n	   % add back in the lines\n       add_line(sav_gcb, 'In1/1', 'Differentiator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/1'], 'Up Sample/1', 'autorouting', 'on');\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   add_line(sav_gcb, ['Integrator' int2str(prev_stages) '/1'], 'Out1/1', 'autorouting', 'on');\n	   for i= 2:prev_stages,\n          add_line(sav_gcb, ['Integrator' int2str(i-1) '/1'], ['Integrator' int2str(i) '/1'], 'autorouting', 'on');\n          add_line(sav_gcb, ['Differentiator' int2str(i-1) '/1'], ['Differentiator' int2str(i) '/1'], 'autorouting', 'on');\n	   end\n	   \n	   %Set the Output bit width of Integrator stages\n	   %Calculate the Interpolator Integrator Output Bit Growth\n       for i= 1:prev_stages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	   end\n		\n   end\n   \n	\n	if (nstages ~= prev_stages)\n    \n       % disconnect all the wires from all the blocks\n       for i= 2:prev_stages,\n	      delete_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)]);\n	      delete_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)]);\n       end\n\n       % disconnect the last blocks in the two sections\n       delete_line(sav_gcb, ['Differentiator' int2str(prev_stages) '/' int2str(1)], ['Up Sample/1']);\n       delete_line(sav_gcb, ['Integrator' int2str(prev_stages) '/' int2str(1)], 'Out1/1');\n       \n	\n	   % delete the line from the Up sampler to the Integrator1 for movement later\n	   delete_line(sav_gcb, 'Up Sample/1', 'Integrator1/1'); \n	\n	   % Remove all the blocks except the first one (as we always will have one)\n       for i=2:prev_stages,\n		  delete_block([sav_gcb '/Differentiator' int2str(i)]);\n	      delete_block([sav_gcb '/Integrator' int2str(i)]);\n       end\n	\n	   %Set the Output bit width of first Differentiator stage (other are set as copies of this block)\n       set_param([sav_gcb '/Differentiator1'], 'output_bitwidth', '1 + input_bitwidth');\n	   \n	   % collect data on the position of existing blocks\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	   pd = get_param([sav_gcb '/Differentiator1'], 'position');\n	   set_param([sav_gcb '/Integrator1'], 'position', [pd(1)+(nstages+1)*80, pi(2), pd(3)+(nstages+1)*80, pi(4)]);\n	   pi = get_param([sav_gcb '/Integrator1'], 'position');\n	\n	   % move the current blocks to accomadate for new blocks to be added \n	   pus = get_param([sav_gcb '/Up Sample'], 'position');\n	   set_param([sav_gcb '/Up Sample'], 'position', [pd(1)+(nstages)*80, pus(2), pd(3)+(nstages)*80, pus(4)]);\n	\n	   po = get_param([sav_gcb '/Out1'], 'position');\n       set_param([sav_gcb '/Out1'], 'position', [pi(1)+(nstages+1)*80, po(2), pi(1)+(po(3)-po(1))+(nstages+1)*80, po(4)]);	\n      \n	\n	   % add back in the line between the Up Sampler and the 1st Integrator1\n	   add_line(sav_gcb, 'Up Sample/1', 'Integrator1/1', 'autorouting', 'on');\n	   \n	   % Only add blocks if more than one stage is required\n	   if (nstages ~= 1)\n		\n	       % Add in a copy of the first block to make up the required number of stages\n           for i=2:nstages,\n               add_block([sav_gcb '/Integrator1'], [sav_gcb '/Integrator' int2str(i)], 'position', [pi(1)+(i-1)*80, pi(2), pi(3)+(i-1)*80, pi(4)]);\n		       add_block([sav_gcb '/Differentiator1'], [sav_gcb '/Differentiator' int2str(i)], 'position', [pd(1)+(i-1)*80, pd(2), pd(3)+(i-1)*80, pd(4)], 'output_bitwidth', [int2str(i) '+ input_bitwidth']);\n	       end\n		\n	       % Connect up the wires to each block use autorouting\n           for i= 2:nstages,\n 		       add_line(sav_gcb, ['Integrator' int2str(i-1) '/' int2str(1)], ['Integrator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n	           add_line(sav_gcb, ['Differentiator' int2str(i-1) '/' int2str(1)], ['Differentiator' int2str(i) '/' int2str(1)], 'autorouting', 'on');\n           end\n	    end\n	       % Connect the last blocks in the two sections\n           add_line(sav_gcb, ['Differentiator' int2str(nstages) '/1'], ['Up Sample/1'], 'autorouting', 'on');\n           add_line(sav_gcb, ['Integrator' int2str(nstages) '/1'], ['Out1/1'], 'autorouting', 'on');\n		   \n	     %Set the Output bit width of Integrator stages\n	     %Calculate the Interpolator Integrator Output Bit Growth\n          for i= 1:nstages,\n			 j = nstages+i;\n	         set_param([sav_gcb '/Integrator' int2str(i)], 'output_bitwidth', ['ceil(log2(2^(2*stages-' int2str(j) ')*(rate_change*m)^(' int2str(j) '-stages)) + input_bitwidth)']);\n	      end\n   end\n	  \nend\n\n\n% Set the pipelining to ON or OFF on the differentiators\nif (pipeline == 0)\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency', '0')\n	end\nelse\n	for i= 1:nstages\n		set_param([sav_gcb '/Differentiator' int2str(i), '/AddSub'], 'latency' ,'1')\n	end\nend"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight] , bg);\npatch(logoX,logoY , fg);\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);\ndisp(cic_str)\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|0|Decimator|BasebandCIC|3|1|on"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"CIC Filter"
		Location		[397, 82, 1217, 564]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 58, 45, 72]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator1"
		  Ports			  [1, 1]
		  Position		  [405, 35, 445, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator1"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,1,1,white,blue,0,f900bd06,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator2"
		  Ports			  [1, 1]
		  Position		  [485, 35, 525, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator2"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Differentiator3"
		  Ports			  [1, 1]
		  Position		  [565, 35, 605, 95]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Differentiator Stage"
		  MaskDescription	  "Multi-Channel Differentiator"
		  MaskPromptString	  "Differential Delay|Output Bit Width|Output Binary Point"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "m=@1;output_bitwidth=@2;output_binpt=@3;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "m|ceil(stages*log2(rate_change*m) + input_bitwidth)|input_binpt"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "Differentiator3"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [155, 75, 185, 150]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Subtraction"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    latency		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "output_bitwidth"
		    bin_pt		    "output_binpt"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    pipelined		    "off"
		    use_rpm		    "on"
		    hw_selection	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "229,452,430,369"
		    block_type		    "addsub"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,75,2,1,white,blue,0,f900bd06"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 115, 130, 145]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		    en			    "off"
		    latency		    "m"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 0 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,430,309"
		    block_type		    "delay"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "35,30,1,1,white,blue,0,fc531c0e"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 108, 265, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Down Sample"
		  Ports			  [1, 1]
		  Position		  [325, 42, 365, 88]
		  SourceBlock		  "xbsIndex_r4/Down Sample"
		  SourceType		  "Xilinx Down Sampler Block"
		  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
		  sample_ratio		  "rate_change"
		  sample_phase		  "First Value of Frame"
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "dsamp"
		  block_version		  "9.2.00"
		  sg_icon_stat		  "40,46,1,1,white,blue,0,e83e9e44,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}8\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator1"
		  Ports			  [1, 1]
		  Position		  [85, 35, 125, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator1"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator2"
		  Ports			  [1, 1]
		  Position		  [165, 35, 205, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator2"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Integrator3"
		  Ports			  [1, 1]
		  Position		  [245, 35, 285, 95]
		  CopyFcn		  "set_param(gcb, 'LinkStatus', 'none');"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "Integrator Stage"
		  MaskDescription	  "Multi Channel Integrator"
		  MaskPromptString	  "Output Bit Width"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "output_bitwidth=@1;"
		  MaskInitialization	  "set_param(gcb, 'LinkStatus', 'none');"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "ceil(stages*log2(rate_change*m) + input_bitwidth)"
		  System {
		    Name		    "Integrator3"
		    Location		    [212, 93, 1019, 740]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 123, 55, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [1, 1]
		    Position		    [120, 96, 150, 164]
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P><P>Hardware notes: When \"Reinitialize with Input 'b' on Reset\" is selected, the accumulator is forced to run at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "output_bitwidth"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    "off"
		    hasbypass		    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_behavioral_HDL	    "on"
		    implementation	    "Fabric"
		    xl_use_area		    "off"
		    xl_area		    "[53 106 0 106 0 0 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "accum"
		    block_version	    "VER_STRING_GOES_HERE"
		    sg_icon_stat	    "30,68,1,1,white,blue,0,75328ba6,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black');port_label('output',1,'q');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [235, 123, 265, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "sfix(16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [725, 58, 755, 72]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Differentiator3"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator3"
		  SrcPort		  1
		  DstBlock		  "Down Sample"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Differentiator2"
		  SrcPort		  1
		  DstBlock		  "Differentiator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator2"
		  SrcPort		  1
		  DstBlock		  "Integrator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Differentiator1"
		  SrcPort		  1
		  DstBlock		  "Differentiator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator1"
		  SrcPort		  1
		  DstBlock		  "Integrator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Down Sample"
		  SrcPort		  1
		  DstBlock		  "Differentiator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Integrator1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "The Interpoiation by 48, 4 stage CIC filter occupies 116 slices. \nThe maximum clock frequency is approximately \n308.55 MHz in a Xilinx xc2vp2-7 part (Device speed data version: \nPRODUCTION 1.121 2005-11-04, ISE 8.1.01i I.25 software, VHDL \nsynthesized with XST)."
		  Position		  [270, 315]
		  HorizontalAlignment	  "left"
		  BackgroundColor	  "yellow"
		  DropShadow		  on
		}
		Annotation {
		  Name			  "The CIC filter is constructed out of differentiators and integrators and \na sample rate change. This block provides a full precision result and is\ndynamically built given the parameters entered in the dialog box. The \ndynamic rebuilding script can switch which side the integrators and \ndifferentiators are on and also change between an up and down sampler\ndepending on whether an Interpolator or decimator is selected respectively.\nThe number of stages selected control how many integrators and \ndifferentiators are used."
		  Position		  [245, 205]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [315, 49, 365, 81]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,312"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,32,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [200, 50, 260, 80]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "16"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [390, 58, 420, 72]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "CIC Filter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CIC Filter"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Time Division\nMultiplexer"
	  Ports			  [13, 1]
	  Position		  [665, 119, 740, 381]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Time Division\nMultiplexer"
	  SourceType		  "Xilinx Time Division Multiplexer Block"
	  infoedit		  "Multiple inputs are sampled and  presented serially at the output."
	  inputs		  "13"
	  vin			  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  period		  "1"
	  has_advanced_control	  "0"
	  sggui_pos		  "162,294,348,209"
	  block_type		  "tdm"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "75,262,13,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 ],[0 0 262 262 ],[0.77 0.82 0.91]);\npatch([17 5 23 5 17 37 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[102 114 132 150 162 162 157 162 162 145 161 149 132 115 103 119 102 102 107 102 102 ],[0.98 0.96 0.92]);\nplot([0 75 75 0 0 ],[0 0 262 262 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d0');\ncolor('black');port_label('input',2,'d1');\ncolor('black');port_label('input',3,'d2');\ncolor('black');port_label('input',4,'d3');\ncolor('black');port_label('input',5,'d4');\ncolor('black');port_label('input',6,'d5');\ncolor('black');port_label('input',7,'d6');\ncolor('black');port_label('input',8,'d7');\ncolor('black');port_label('input',9,'d8');\ncolor('black');port_label('input',10,'d9');\ncolor('black');port_label('input',11,'d10');\ncolor('black');port_label('input',12,'d11');\ncolor('black');port_label('input',13,'d12');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('TDM');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample"
	  Ports			  [1, 1]
	  Position		  [145, 438, 205, 492]
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "ADCCIC"
	  copy_samples		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,478,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,54,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}13','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample1"
	  Ports			  [1, 1]
	  Position		  [560, 150, 620, 180]
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "BasebandCIC"
	  copy_samples		  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,478,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}8','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample2"
	  Ports			  [1, 1]
	  Position		  [560, 215, 620, 245]
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "BasebandCIC"
	  copy_samples		  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,478,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}8','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Preamble_Detection"
	  Position		  [1640, 278, 1670, 292]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sig1MHzEnergy"
	  Position		  [1185, 543, 1215, 557]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Preamble Corr"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "\n\n\nExtract 16 Bits at\ntop offset -12 (room for fully loaded 14 bit input)\n(offset -16 is barely sufficient for levels of +-4000 at 16 Bit)"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -170]
	    DstBlock		    "Scope1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Time Division\nMultiplexer"
	  SrcPort		  1
	  Points		  [0, 10; 10, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -190]
	    DstBlock		    "Scope2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In_Q"
	  SrcPort		  1
	  DstBlock		  "SubsampleCIC13x2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, -40]
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RST"
	  SrcPort		  1
	  DstBlock		  "Up Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [115, 0; 0, -35]
	  Branch {
	    DstBlock		    "Preamble Corr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Scope2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Up Sample"
	  SrcPort		  1
	  Points		  [800, 0; 0, -180]
	  Branch {
	    DstBlock		    "Preamble Corr"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Scope2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [120, 0; 0, -90]
	  Branch {
	    DstBlock		    "Preamble Corr"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Scope2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Up Sample1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Up Sample2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [195, 0; 0, -100]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Relational4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "\n\n\nExtract 16 Bits at\ntop offset -12 (room for fully loaded 14 bit input)\n(offset -16 is barely sufficient for levels of +-4000 at 16 Bit)"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Reinterpret4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Scope1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Scope1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Preamble_Detection"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "SubsampleCIC13x"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [100, 0]
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "RST8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In_I1"
	  SrcPort		  1
	  DstBlock		  "SubsampleCIC13x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SubsampleCIC13x2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [85, 0]
	    Branch {
	      Points		      [0, -25]
	      DstBlock		      "Relational4"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "RST1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Up Sample1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "Time Division\nMultiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Up Sample2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -80]
	  DstBlock		  "Time Division\nMultiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Mult1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Mult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [40, 0; 0, 30]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult2"
	  SrcPort		  1
	  Points		  [40, 0; 0, -15]
	  DstBlock		  "AddSub3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  DstBlock		  "\n\n\nExtract 16 Bits at\ntop offset -2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\n\n\nExtract 16 Bits at\ntop offset -2"
	  SrcPort		  1
	  DstBlock		  "Sig1MHzEnergy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -15]
	    Branch {
	      Points		      [0, -20]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -15]
		  Branch {
		    Points		    [0, -20]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    5
		    }
		    }
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    6
		    }
		    }
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    7
		    }
		    }
		    Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    8
		    }
		  }
		  Branch {
		    DstBlock		    "Time Division\nMultiplexer"
		    DstPort		    9
		  }
		}
		Branch {
		  DstBlock		  "Time Division\nMultiplexer"
		  DstPort		  10
		}
	      }
	      Branch {
		DstBlock		"Time Division\nMultiplexer"
		DstPort			11
	      }
	    }
	    Branch {
	      DstBlock		      "Time Division\nMultiplexer"
	      DstPort		      12
	    }
	  }
	  Branch {
	    DstBlock		    "Time Division\nMultiplexer"
	    DstPort		    13
	  }
	}
	Annotation {
	  Name			  "FIXME: while the 1 MHz signal is convenient for energy accumulation, there is a catch:\nthe 1 MHz signal is 8 times less noisy than the 8 MHz signal, hence with high noise variance on the 8 MHz signal, the energy estimation\nbased AGC will cause clipping on the 8 MHz signal -> TODO: energy accumulation on 8 MHz signal, then 8x CIC afterwards"
	  Position		  [590, 650]
	  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
	}
	Annotation {
	  Name			  "FIXME: the preamble detection here wastes available capacity in the filter stage\ninstead of using just two channels (104 MHz) and filling other slots with zeros, it could also be used for polyphase preamble detection, \nperform lowpass filter without subsampling and re-design the TDM appropriately"
	  Position		  [420, 55]
	  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      Ports		      [3, 3]
      Position		      [1530, 532, 1760, 678]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
	Location		[813, 665, 2489, 1367]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Dynamic,Static"
	  Position		  [30, 13, 60, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "CorrelatorOutput"
	  Position		  [30, 58, 60, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Threshold"
	  Position		  [30, 113, 60, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [560, 267, 615, 293]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,1,1,white,blue,0,0,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample1"
	  Ports			  [1, 1]
	  Position		  [165, 169, 200, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	  sample_ratio		  "BasebandCIC"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "652,344,360,300"
	  block_type		  "dsamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}8\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dynamic Thresh,\nDifferentiator"
	  Ports			  [2, 1]
	  Position		  [330, 171, 390, 229]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Edge detector3"
	  Tag			  "LYR_FPGA_MISC_EDGE_DETECTOR"
	  Description		  "Lyrtech block"
	  Ports			  [1, 1]
	  Position		  [805, 50, 890, 110]
	  BackgroundColor	  "[0.713725, 0.866667, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag19"
	  SourceBlock		  "misc_tools_fpgalib_v1_0_0/Edge detector"
	  SourceType		  "fpga:misc Edge detector"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  edge_detect		  "Rising"
	  and_latency		  "0"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [425, 514, 540, 546]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Pre_Dec_Accum"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [425, 469, 540, 501]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Pre_Dec_Diff"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [425, 560, 545, 590]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Pre_Decision_Res"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [425, 424, 540, 456]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Pre_Dec_Cur1MHz"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [855, 445, 975, 475]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "Pre_Decision_Res"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator"
	  Ports			  [2, 1]
	  Position		  [555, 186, 615, 244]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "23"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "31,448,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	  Ports			  [1, 1]
	  Position		  [225, 202, 280, 228]
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "32"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "72,585,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-32}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [715, 28, 760, 132]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,104,3,1,white,blue,3,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST1"
	  Position		  [380, 265, 480, 295]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  GotoTag		  "Pre_Dec_Accum"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST2"
	  Position		  [535, 150, 625, 180]
	  ShowName		  off
	  GotoTag		  "Pre_Dec_Diff"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST3"
	  Position		  [970, 276, 1070, 304]
	  ShowName		  off
	  GotoTag		  "Pre_Decision_Res"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "RST4"
	  Position		  [220, 275, 340, 305]
	  ShowName		  off
	  GotoTag		  "Pre_Dec_Cur1MHz"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [1110, 329, 1160, 361]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [395, 64, 445, 96]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [995, 317, 1050, 373]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale Average"
	  Ports			  [1, 1]
	  Position		  [635, 330, 695, 360]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-6"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "119,484,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [4]
	  Position		  [620, 418, 680, 597]
	  ShowName		  off
	  Floating		  off
	  Location		  [1, 45, 1281, 995]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  TimeRange		  "10"
	  YMin			  "4.75~-9.45~2297~-1155"
	  YMax			  "5.25~-8.55~2306~-1151"
	  SaveName		  "ScopeData5"
	  DataFormat		  "StructureWithTime"
	  MaxDataPoints		  "500000"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Static Threshold Subtract/Compare"
	  Ports			  [2, 1]
	  Position		  [275, 52, 330, 108]
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Subtract average from current correlator result"
	  Ports			  [2, 1]
	  Position		  [835, 301, 895, 359]
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample1"
	  Ports			  [1, 1]
	  Position		  [440, 188, 475, 212]
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "BasebandCIC"
	  copy_samples		  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,478,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}8','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Preamble Detected"
	  Position		  [935, 73, 965, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Scaled Average"
	  Position		  [780, 318, 810, 332]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "PossiblePreamble"
	  Position		  [1025, 453, 1055, 467]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Static Threshold Subtract/Compare"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	  SrcPort		  1
	  DstBlock		  "Dynamic Thresh,\nDifferentiator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Dynamic Thresh,\nDifferentiator"
	  SrcPort		  1
	  DstBlock		  "Up Sample1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [20, 0; 0, 65]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [-50, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Integrator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "RST1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Scale Average"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Scale Average"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "Subtract average from current correlator result"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Scaled Average"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, -90; -465, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Dynamic Thresh,\nDifferentiator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Moving Average\nBaseband (1MHz)\nDelay/Coverage"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "RST4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "CorrelatorOutput"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    Points		    [0, 0]
	    DstBlock		    "Static Threshold Subtract/Compare"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      DstBlock		      "Down Sample1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 130]
	      DstBlock		      "Subtract average from current correlator result"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Dynamic,Static"
	  SrcPort		  1
	  Points		  [125, 0; 0, 25]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Edge detector3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Edge detector3"
	  SrcPort		  1
	  DstBlock		  "Preamble Detected"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Threshold"
	  SrcPort		  1
	  Points		  [0, -25; 40, 0]
	  Branch {
	    DstBlock		    "Static Threshold Subtract/Compare"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [25, 0; 0, 290; 850, 0]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Subtract average from current correlator result"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "RST3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Up Sample1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Integrator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "RST2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "PossiblePreamble"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\nNote: Adjust the number of bits in the Integrator, Scale Average and Correlator Output Dynamic ragnges\n towards the maximum expected value of the correlator, currently tested from 6 to 12 Bit dynamic range\n (manual setting: Integrator, Scale Average)\n "
	  Position		  [1002, 186]
	  BackgroundColor	  "[0.956863, 0.823529, 0.792157]"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Quad Dual Band\nRF Transceiver control1"
      Tag		      "LYR_FPGA_CONTROL_QUAD_DUAL_BAND_RF_TRANSCEIVER_CONTROL"
      Description	      "Lyrtech block"
      Ports		      [3, 3]
      Position		      [2720, 1020, 2860, 1190]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag20"
      FontName		      "Arial"
      SourceBlock	      "rffe_fpgalib_v1_1_0/Quad Dual Band\nRF Transceiver control"
      SourceType	      "fpga:control Quad Dual Band RF Transceiver control"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      external_gain	      on
      tx1		      off
      tx2		      off
      tx3		      off
      tx4		      off
      mode		      off
      add		      on
      int_divider	      off
      frac_divider	      off
      int_divider_en	      off
      frac_divider_en	      off
      lock_detect	      off
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Goto
      Name		      "RST1"
      Position		      [2475, 690, 2565, 720]
      ShowName		      off
      GotoTag		      "FIFO_dcount"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST10"
      Position		      [495, 215, 600, 245]
      ShowName		      off
      GotoTag		      "Ori_Q"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST11"
      Position		      [1815, 589, 1960, 621]
      ShowName		      off
      GotoTag		      "Preamble_ScaledAverage"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST12"
      Position		      [1695, 110, 1785, 140]
      ShowName		      off
      GotoTag		      "Debug_SDRAM"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST13"
      Position		      [1365, 610, 1455, 640]
      ShowName		      off
      GotoTag		      "Sig1MHzEnergy"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST14"
      Position		      [1820, 639, 1965, 671]
      ShowName		      off
      GotoTag		      "Preamble_Peak"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST15"
      Position		      [2260, 944, 2415, 976]
      ShowName		      off
      GotoTag		      "Frame_MA_Energy"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST16"
      Position		      [2260, 979, 2415, 1011]
      ShowName		      off
      GotoTag		      "AGC_Trigger"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST17"
      Position		      [2265, 1159, 2420, 1191]
      ShowName		      off
      GotoTag		      "AGC_NewGain"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST18"
      Position		      [1410, 575, 1500, 605]
      ShowName		      off
      GotoTag		      "CorrelatorOutput"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST19"
      Position		      [1935, 1430, 2015, 1460]
      ShowName		      off
      GotoTag		      "Rst_FIFO"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST2"
      Position		      [1815, 540, 1905, 570]
      ShowName		      off
      GotoTag		      "Preamble_Det"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST20"
      Position		      [2975, 840, 3065, 870]
      ShowName		      off
      GotoTag		      "F_DSPFree"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST21"
      Position		      [2975, 805, 3065, 835]
      ShowName		      off
      GotoTag		      "F_ReturnFrame"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST22"
      Position		      [2965, 875, 3065, 905]
      ShowName		      off
      GotoTag		      "F_SetDSPBusy"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST23"
      Position		      [2180, 750, 2270, 780]
      ShowName		      off
      GotoTag		      "FIFO_empty"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST3"
      Position		      [1705, 864, 1845, 896]
      ShowName		      off
      GotoTag		      "IDLE_State"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST4"
      Position		      [1705, 979, 1845, 1011]
      ShowName		      off
      GotoTag		      "WRITE_State"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST5"
      Position		      [1705, 1079, 1845, 1111]
      ShowName		      off
      GotoTag		      "READ_State"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST6"
      Position		      [1515, 796, 1575, 824]
      ShowName		      off
      GotoTag		      "SEL"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST7"
      Position		      [740, 665, 845, 695]
      ShowName		      off
      GotoTag		      "Preamble_Dyn"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST8"
      Position		      [740, 630, 845, 660]
      ShowName		      off
      GotoTag		      "Preamble_Thresh"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "RST9"
      Position		      [495, 180, 600, 210]
      ShowName		      off
      GotoTag		      "Ori_I"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Read from RTDEx (Host)\nto FIFO (befor RCH)"
      Ports		      [2, 1]
      Position		      [1600, 852, 1655, 908]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,1cf02e61,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Relational4"
      Ports		      [2, 1]
      Position		      [2585, 1022, 2640, 1078]
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a!=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,5b3ad671,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [5]
      Position		      [2800, 406, 2845, 524]
      ShowName		      off
      Floating		      off
      Location		      [6, 195, 1672, 849]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "500000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope4"
      Ports		      [8]
      Position		      [2505, 46, 2565, 224]
      ShowName		      off
      Floating		      off
      Location		      [1, 45, 1281, 995]
      Open		      off
      NumInputPorts	      "8"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
	axes6			"%<SignalLabel>"
	axes7			"%<SignalLabel>"
	axes8			"%<SignalLabel>"
      }
      TimeRange		      "10"
      YMin		      "-5~-5~-5~-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5~5~5~5"
      SaveName		      "ScopeData26"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "500000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [2305, 1090, 2365, 1120]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "7"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [600, 630, 660, 660]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "31"
      boolean_output	      off
      mode		      "Upper Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [600, 665, 660, 695]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "-5"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "State Machine FIFO Control"
      Ports		      [5, 1]
      Position		      [1115, 738, 1360, 992]
      SourceBlock	      "xbsIndex_r4/MCode"
      SourceType	      "Xilinx MCode Block Block"
      infoedit		      "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of the block are input arguments of the function. The output ports of the block are output arguments of the function."
      mfname		      "vhs_state_machine_fifo"
      explicit_period	      on
      period		      "ADCCIC"
      inputsTable	      "{'boundInpExpr'=>['','','','',''],'inputs'=>['RST','FIFO_Empty','FIFO_Filled','Preamble_Det','DSPFree']}"
      outputsTable	      "{'outputs'=>['sel'],'suppressOut'=>['off']}"
      dbl_ovrd		      off
      enable_stdout	      off
      enable_debug	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      suppress_output	      "1"
      defparams		      "{}"
      hide_port_list	      "{}"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,449"
      block_type	      "mcode"
      block_version	      "10.1.3"
      sg_icon_stat	      "245,254,5,1,white,blue,0,105e8305,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 245 245 0 ],[0 0 254 254 ],[0.77 0.82 0.91]);\npatch([58 17 74 17 58 123 141 159 228 173 121 83 140 83 121 173 228 159 141 123 58 ],[31 72 129 186 227 227 209 227 227 172 224 186 129 72 34 86 31 31 49 31 31 ],[0.98 0.96 0.92]);\nplot([0 245 245 0 0 ],[0 0 254 254 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'RST');\ncolor('black');port_label('input',2,'FIFO_Empty');\ncolor('black');port_label('input',3,'FIFO_Filled');\ncolor('black');port_label('input',4,'Preamble_Det');\ncolor('black');port_label('input',5,'DSPFree');\ncolor('black');port_label('output',1,'sel');\ncolor('black');disp('\\bf{vhs\\_state\\_machine\\_fifo}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Status register"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [1580, 1165, 1660, 1225]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag21"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "0"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "ADCCIC"
    }
    Block {
      BlockType		      Reference
      Name		      "Status register1"
      Tag		      "LYR_FPGA_IO_CUSTOM_REGISTER"
      Description	      "Lyrtech block"
      Ports		      [1, 1]
      Position		      [645, 1010, 725, 1070]
      BackgroundColor	      "[0.713725, 0.866667, 0.501961]"
      UserDataPersistent      on
      UserData		      "DataTag22"
      SourceBlock	      "vhsadac_common_ob_fpgalib_v1_2_0/Custom\nregister"
      SourceType	      "fpga:io Custom register"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      regID		      "7"
      direction		      "Write"
      output_arithmetic_type  "Unsigned"
      output_width	      "32"
      binpt		      "0"
      sample_period	      "1"
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      Position		      [325, 780, 355, 810]
      Time		      "5"
      Before		      "1"
      After		      "0"
      SampleTime	      "ADCCIC"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      Position		      [2880, 1040, 2900, 1060]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator10"
      Position		      [755, 1030, 775, 1050]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator11"
      Position		      [3045, 775, 3065, 795]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      Position		      [2880, 1095, 2900, 1115]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      Position		      [2650, 555, 2670, 575]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      Position		      [2650, 580, 2670, 600]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      Position		      [2880, 1150, 2900, 1170]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      Position		      [2460, 540, 2480, 560]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      Position		      [330, 470, 350, 490]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator9"
      Position		      [2470, 215, 2490, 235]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample1"
      Ports		      [1, 1]
      Position		      [2010, 178, 2045, 202]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
      sample_ratio	      "BasebandCIC"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,478,277"
      block_type	      "usamp"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,24,1,1,white,blue,0,8b0564a6,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}8','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample2"
      Ports		      [1, 1]
      Position		      [250, 283, 285, 307]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
      sample_ratio	      "ADCCIC"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,478,277"
      block_type	      "usamp"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,24,1,1,white,blue,0,9d57646e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}13','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample3"
      Ports		      [1, 1]
      Position		      [615, 277, 650, 303]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
      sample_ratio	      "ADCCIC"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,478,277"
      block_type	      "usamp"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,26,1,1,white,blue,0,9d57646e,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([10 6 12 6 10 17 19 21 28 22 16 12 18 12 16 22 28 21 19 17 10 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}13','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      Ports		      [2, 4]
      Position		      [2720, 765, 2910, 910]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
	Location		[127, 384, 1395, 941]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [45, 143, 75, 157]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Set_DSP_Busy"
	  Position		  [155, 178, 185, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\n\nWhen switching to FIFO READ (RC write), clear DSP Free Bit,\nnote: rising edge detector in principle not necessary, as the DSP can only be \"done\" after the whole frame is transmitted, i.e.\nafter the read state is done and the state machine goes to idle"
	  Ports			  [2, 1]
	  Position		  [395, 171, 430, 224]
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "a & b"
	  align_bp		  "on"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,229"
	  block_type		  "expr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,53,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('a & b');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant11"
	  Ports			  [0, 1]
	  Position		  [745, 92, 800, 118]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle"
	  Ports			  [3, 1]
	  Position		  [835, 91, 920, 179]
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "1"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "85,88,3,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle1"
	  Ports			  [2, 1]
	  Position		  [725, 177, 765, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,51,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[10 17 26 35 42 42 39 42 42 33 42 36 26 16 10 19 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle2"
	  Ports			  [2, 1]
	  Position		  [810, 27, 850, 78]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,51,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[10 17 26 35 42 42 39 42 42 33 42 36 26 16 10 19 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  Ports			  [1, 1]
	  Position		  [955, 122, 995, 148]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	  sample_ratio		  "ADCCIC"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,360,300"
	  block_type		  "dsamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample1"
	  Ports			  [1, 1]
	  Position		  [475, 72, 515, 98]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	  sample_ratio		  "ADCCIC"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,360,300"
	  block_type		  "dsamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample2"
	  Ports			  [1, 1]
	  Position		  [955, 232, 995, 258]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardware of different implementations varies considerably; press Help for details."
	  sample_ratio		  "ADCCIC"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,360,300"
	  block_type		  "dsamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}13\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression5"
	  Ports			  [2, 1]
	  Position		  [325, 54, 360, 96]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "a & b"
	  align_bp		  "on"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,229"
	  block_type		  "expr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,42,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('a & b');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression6"
	  Ports			  [2, 1]
	  Position		  [395, 99, 430, 166]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "a | b"
	  align_bp		  "on"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,229"
	  block_type		  "expr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,67,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('a | b');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  Position		  [25, 30, 45, 50]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [265, 69, 300, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,251"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{not}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [335, 194, 370, 226]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,251"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{not}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [555, 149, 605, 196]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,47,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinexor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [635, 164, 685, 211]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,47,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinexor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RapidCHANNEL1"
	  Tag			  "LYR_FPGA_IO_RAPIDCHANNEL"
	  Description		  "Lyrtech block"
	  Ports			  [3, 3]
	  Position		  [90, 26, 230, 104]
	  BackgroundColor	  "[0.713725, 0.866667, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag23"
	  FontName		  "Arial"
	  SourceBlock		  "rapid_channel_fpgalib_v1_1_0/RapidCHANNEL"
	  SourceType		  "fpga:io RapidCHANNEL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  board_type		  "VHS-ADC/DAC"
	  interface_quad	  "LYRIO"
	  interface_drc		  "LYRIO"
	  interface_dual	  "LYRIO"
	  direction		  "RX"
	  output_arithmetic_type  "Unsigned"
	  output_width		  "32"
	  binpt			  "0"
	  sample_period		  "1"
	  provide_control	  "off"
	  provide_pio		  "off"
	  pio1_direction	  "Input"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Send DSP Busy\nfor 20 cycles to avoid wrong\nFree state with slow SMQ \"frame_done\" signal"
	  Ports			  [1, 1]
	  Position		  [475, 172, 525, 198]
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "20"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-20}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample1"
	  Ports			  [1, 1]
	  Position		  [235, 172, 280, 198]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "ADCCIC"
	  copy_samples		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}13','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Up Sample3"
	  Ports			  [1, 1]
	  Position		  [100, 137, 145, 163]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Up Sample"
	  SourceType		  "Xilinx Up Sampler Block"
	  infoedit		  "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.<P><P>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used."
	  sample_ratio		  "ADCCIC"
	  copy_samples		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,277"
	  block_type		  "usamp"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,26,1,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}13','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ReturnFrameCount"
	  Position		  [1050, 48, 1080, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "F_FrameDone"
	  Position		  [1050, 78, 1080, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DSP_Free"
	  Position		  [1050, 128, 1080, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Force_DSP_Busy"
	  Position		  [1050, 238, 1080, 252]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "RapidCHANNEL1"
	  SrcPort		  3
	  Points		  [15, 0; 0, -40; 545, 0]
	  DstBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RapidCHANNEL1"
	  SrcPort		  1
	  DstBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      Points		      [-180, 0; 0, -45]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Down Sample2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\n\nWhen switching to FIFO READ (RC write), clear DSP Free Bit,\nnote: rising edge detector in principle not necessary, as the DSP can only be \"done\" after the whole frame is transmitted, i.e.\nafter the read state is done and the state machine goes to idle"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    DstBlock		    "Send DSP Busy\nfor 20 cycles to avoid wrong\nFree state with slow SMQ \"frame_done\" signal"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Send DSP Busy\nfor 20 cycles to avoid wrong\nFree state with slow SMQ \"frame_done\" signal"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Up Sample1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "\n\nWhen switching to FIFO READ (RC write), clear DSP Free Bit,\nnote: rising edge detector in principle not necessary, as the DSP can only be \"done\" after the whole frame is transmitted, i.e.\nafter the read state is done and the state machine goes to idle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  DstBlock		  "\n\nWhen switching to FIFO READ (RC write), clear DSP Free Bit,\nnote: rising edge detector in principle not necessary, as the DSP can only be \"done\" after the whole frame is transmitted, i.e.\nafter the read state is done and the state machine goes to idle"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle"
	  SrcPort		  1
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Up Sample3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Expression5"
	  SrcPort		  1
	  Points		  [15, 0; 0, 10]
	  Branch {
	    DstBlock		    "Expression6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Down Sample1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Expression6"
	  SrcPort		  1
	  DstBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RapidCHANNEL1"
	  SrcPort		  2
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Inverter2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Expression5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Expression5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      DstBlock		      "RapidCHANNEL1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "RapidCHANNEL1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "RapidCHANNEL1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle2"
	  SrcPort		  1
	  DstBlock		  "ReturnFrameCount"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample1"
	  SrcPort		  1
	  DstBlock		  "F_FrameDone"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  DstBlock		  "DSP_Free"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Set_DSP_Busy"
	  SrcPort		  1
	  DstBlock		  "Up Sample1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample2"
	  SrcPort		  1
	  DstBlock		  "Force_DSP_Busy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Up Sample3"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, 100; 490, 0]
	    DstBlock		    "DSPFree, i.e.\nlast frame was processed and\nFastBus in/out hence are idle1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Expression6"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Write from FIFO (after RCH)\nto DAC"
      Ports		      [2, 1]
      Position		      [1600, 1067, 1655, 1123]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,1cf02e61,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Write from FIFO (before RCH)\nto RCH (befor SMQ)"
      Ports		      [2, 1]
      Position		      [1600, 967, 1655, 1023]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,1cf02e61,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Zwischenfrequenz f_zw1"
      Ports		      [1, 2]
      Position		      [465, 500, 525, 545]
      Orientation	      "up"
      SourceBlock	      "xbsIndex_r4/DDS v5_0 "
      SourceType	      "Xilinx Direct Digital Synthesizer v5_0 Block"
      mode		      "Sine and Cosine"
      neg_sin		      on
      neg_cos		      off
      channels		      "1"
      output_frequency_type   "Fixed"
      output_frequency_array  "1"
      phase_offset_type	      "None"
      phase_offset_array      "[0.0]"
      channel_port	      off
      rst		      on
      en		      off
      explicit_period	      "off"
      period		      "1"
      dds_clock_rate	      "Fs/1e6"
      sfdr		      "36.0"
      frequency_resolution    "0.4"
      acc_latency	      "One Cycle"
      noise_shaping	      "None"
      dbl_ovrd		      off
      mem_type		      "Distributed Memory"
      pipeline		      off
      use_rpm		      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "664,37,432,641"
      block_type	      "dds"
      block_version	      "9.2.00"
      sg_icon_stat	      "60,45,1,2,white,blue,0,5eca842b,up"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('output',1,'-sin');\ncolor('black');port_label('output',2,'cos');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "extract top bit, hence\nrun 0...512 until \nthe counter is stopped"
      Ports		      [1, 1]
      Position		      [1425, 1315, 1485, 1345]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "31"
      boolean_output	      on
      mode		      "Upper Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "446,423,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "get new value if preamble \nwas detected in IDLE state"
      Ports		      [2, 1]
      Position		      [1300, 1476, 1360, 1514]
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      on
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,38,2,1,white,blue,0,9c7d2b66,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "if higher preamble detection value \nwhile in FIFO Write State and \nwithin the last 512 samples since the initially detected preamble, \nclear FIFO"
      Ports		      [3, 1]
      Position		      [1680, 1430, 1735, 1490]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "3"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,261"
      block_type	      "logical"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,60,3,1,white,blue,0,5c2bfaa2,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "if higher preamble detection value \nwhile in FIFO Write State, clear FIFO1"
      Ports		      [2, 1]
      Position		      [1840, 1415, 1895, 1475]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,261"
      block_type	      "logical"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,60,2,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Goto
      Name		      "initial gain value (1...31),\ndef. 12"
      Position		      [850, 1165, 955, 1195]
      GotoTag		      "AGC_CurrentGain"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      SubSystem
      Name		      "komplexer ZF Modulator"
      Ports		      [4, 2]
      Position		      [515, 347, 615, 408]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"komplexer ZF Modulator"
	Location		[-2, 82, 1262, 929]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In_I"
	  Position		  [265, 153, 295, 167]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In_Q"
	  Position		  [265, 378, 295, 392]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sin"
	  Position		  [235, 493, 265, 507]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cos"
	  Position		  [235, 548, 265, 562]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [695, 161, 755, 219]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Subtraction"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[7 0 0 14 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  Ports			  [2, 1]
	  Position		  [695, 356, 755, 414]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor Block"
	  mode			  "Addition"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  pipelined		  "off"
	  use_rpm		  "on"
	  hw_selection		  "Fabric"
	  xl_use_area		  "off"
	  xl_area		  "[7 0 0 14 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [565, 145, 620, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[17 34 0 14 0 1 0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,451"
	  block_type		  "mult"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  Ports			  [2, 1]
	  Position		  [565, 220, 620, 275]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[17 34 0 14 0 1 0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,451"
	  block_type		  "mult"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult2"
	  Ports			  [2, 1]
	  Position		  [565, 295, 620, 350]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[17 34 0 14 0 1 0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,451"
	  block_type		  "mult"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult3"
	  Ports			  [2, 1]
	  Position		  [565, 370, 620, 425]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeline for maximum performance'."
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  "off"
	  latency		  "3"
	  dbl_ovrd		  "off"
	  use_behavioral_HDL	  "off"
	  use_embedded		  "on"
	  opt			  "Speed"
	  optimum_pipeline	  "off"
	  xl_use_area		  "off"
	  xl_area		  "[17 34 0 14 0 1 0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,451"
	  block_type		  "mult"
	  block_version		  "9.2.00"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_I"
	  Position		  [825, 183, 855, 197]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out_Q"
	  Position		  [825, 378, 855, 392]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Mult3"
	  SrcPort		  1
	  DstBlock		  "AddSub1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Out_I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  DstBlock		  "Out_Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In_I"
	  SrcPort		  1
	  Points		  [130, 0]
	  Branch {
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Mult1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In_Q"
	  SrcPort		  1
	  Points		  [130, 0]
	  Branch {
	    DstBlock		    "Mult3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Mult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mult2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -120]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sin"
	  SrcPort		  1
	  Points		  [230, 0; 0, -165]
	  Branch {
	    DstBlock		    "Mult2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Mult1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "cos"
	  SrcPort		  1
	  Points		  [245, 0; 0, -145]
	  Branch {
	    DstBlock		    "Mult3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -225]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Annotation {
	  Position		  [266, 518]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "reset FIFO if \nlater correlator output is higher than \ninitially detected preamble"
      Ports		      [2, 1]
      Position		      [1430, 1452, 1485, 1508]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a>b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,193"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,56,2,1,white,blue,0,c445790c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "Custom\nregister3"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Slice2"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	Branch {
	  Points		  [0, 35]
	  DstBlock		  "Custom\nregister5"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "Custom\nregister3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister5"
      SrcPort		      1
      DstBlock		      "Display1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Relational4"
      SrcPort		      1
      DstBlock		      "Quad Dual Band\nRF Transceiver control1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "Relational4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	DstBlock		"Quad Dual Band\nRF Transceiver control1"
	DstPort			2
      }
      Branch {
	Points			[0, -40]
	Branch {
	  DstBlock		  "Relational4"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -30]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Preamble Detection (Correlator)"
      SrcPort		      1
      Points		      [0, 35; 70, 0]
      Branch {
	DstBlock		"PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
	DstPort			2
      }
      Branch {
	Points			[0, -15]
	DstBlock		"RST18"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay to obtain \nframe+preamble,\nnote: this is intentionally\ninaccurate (to enable \npreamble detection\non DSP/in Matlab)"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"IQ mux"
	DstPort			1
      }
      Branch {
	Points			[0, -395]
	DstBlock		"FPGA SDRAM Record"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"IQ mux"
	DstPort			2
      }
      Branch {
	Points			[0, -400]
	DstBlock		"FPGA SDRAM Record"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Custom\nregister1"
      SrcPort		      1
      Points		      [35, 0; 0, 0]
      Branch {
	Points			[0, 65]
	Branch {
	  DstBlock		  "Custom\nregister2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 5]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Bit 2 (=4)"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Bit 1 (=2)"
	    DstPort		    1
	  }
	}
      }
      Branch {
	DstBlock		"Bit 0 (=1)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      DstBlock		      "Custom\nregister1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IQ mux"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FIFO"
      SrcPort		      5
      Points		      [40, 0]
      Branch {
	Points			[30, 0]
	DstBlock		"Custom\nregister4"
	DstPort			1
      }
      Branch {
	Points			[0, 75]
	DstBlock		"RST1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Custom\nregister4"
      SrcPort		      1
      DstBlock		      "Display3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FIFO"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Data_to_SMQ"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "Read from RTDEx (Host)\nto FIFO (befor RCH)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "Write from FIFO (before RCH)\nto RCH (befor SMQ)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Read from RTDEx (Host)\nto FIFO (befor RCH)"
      SrcPort		      1
      DstBlock		      "RST3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Write from FIFO (before RCH)\nto RCH (befor SMQ)"
      SrcPort		      1
      DstBlock		      "RST4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Write from FIFO (after RCH)\nto DAC"
      SrcPort		      1
      DstBlock		      "RST5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant6"
      SrcPort		      1
      DstBlock		      "Write from FIFO (after RCH)\nto DAC"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Status register"
      SrcPort		      1
      DstBlock		      "Display2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "State Machine FIFO Control"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"Read from RTDEx (Host)\nto FIFO (befor RCH)"
	DstPort			1
      }
      Branch {
	Points			[0, 115]
	Branch {
	  DstBlock		  "Write from FIFO (before RCH)\nto RCH (befor SMQ)"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 100]
	  Branch {
	    DstBlock		    "Write from FIFO (after RCH)\nto DAC"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Status register"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, -55]
	DstBlock		"RST6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Custom\nregister2"
      SrcPort		      1
      DstBlock		      "Display4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "FIFO"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Expression1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Expression1"
      SrcPort		      1
      DstBlock		      "FIFO"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Inverter3"
      SrcPort		      1
      DstBlock		      "Expression1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FIFO"
      SrcPort		      4
      Points		      [10, 0; 0, 80; -250, 0]
      DstBlock		      "Inverter3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Expression2"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"FIFO"
	DstPort			3
      }
      Branch {
	Points			[0, -155]
	DstBlock		"Delay3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "Expression2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter1"
      SrcPort		      1
      DstBlock		      "Expression2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FIFO"
      SrcPort		      2
      Points		      [20, 0; 0, 195; -275, 0]
      Branch {
	Points			[0, -130]
	DstBlock		"Inverter1"
	DstPort			1
      }
      Branch {
	Points			[0, 60]
	DstBlock		"RST23"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [35, 0; 0, 70]
      Branch {
	DstBlock		"Data_to_SMQ"
	DstPort			2
      }
      Branch {
	Points			[0, 25]
	DstBlock		"Data_to_SMQ"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      DstBlock		      "FIFO"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Data Type Conversion2"
	DstPort			1
      }
      Branch {
	DstBlock		"Scope1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Bit unpacker 32"
      SrcPort		      1
      Points		      [40, 0]
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Bit unpacker 32"
      SrcPort		      2
      Points		      [15, 0; 0, 100]
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      3
      DstBlock		      "Scope1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      2
      DstBlock		      "Scope1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "Preamble Detection (Correlator)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      Points		      [335, 0]
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      9
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      8
      DstBlock		      "Scope4"
      DstPort		      8
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      7
      DstBlock		      "Scope4"
      DstPort		      7
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      6
      DstBlock		      "Scope4"
      DstPort		      6
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      5
      DstBlock		      "Scope4"
      DstPort		      5
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      4
      DstBlock		      "Scope4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      3
      DstBlock		      "Scope4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      2
      DstBlock		      "Scope4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      4
      Points		      [70, 0; 0, 40]
      Branch {
	Points			[0, 155; -475, 0; 0, -145]
	DstBlock		"Expression2"
	DstPort			3
      }
      Branch {
	DstBlock		"Display6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux3"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "14Bit to 16Bit, 13x Downsample"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      Points		      [0, 35]
      DstBlock		      "14Bit to 16Bit, 13x Downsample"
      DstPort		      1
    }
    Line {
      SrcBlock		      "14Bit to 16Bit, 13x Downsample"
      SrcPort		      1
      Points		      [85, 0]
      Branch {
	Points			[0, 205]
	DstBlock		"Preamble Detection (Correlator)"
	DstPort			1
      }
      Branch {
	Points			[0, 110]
	DstBlock		"Delay to obtain \nframe+preamble,\nnote: this is intentionally\ninaccurate (to enable \npreamble detection\non DSP/in Matlab)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "14Bit to 16Bit, 13x Downsample"
      SrcPort		      2
      Points		      [60, 0; 0, 105]
      Branch {
	Points			[0, 120]
	DstBlock		"Preamble Detection (Correlator)"
	DstPort			2
      }
      Branch {
	DstBlock		"Delay2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "RST8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"RST7"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Display5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      SrcPort		      1
      DstBlock		      "RST2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From12"
      SrcPort		      1
      DstBlock		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From11"
      SrcPort		      1
      DstBlock		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      DstBlock		      "Up Sample1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      Points		      [215, 0; 0, -15]
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Up Sample1"
      SrcPort		      1
      Points		      [130, 0; 0, -5]
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      7
    }
    Line {
      SrcBlock		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      SrcPort		      2
      DstBlock		      "RST11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Model\nIdentification\nVariable (static)"
      SrcPort		      1
      DstBlock		      "Status register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      Points		      [75, 0; 0, -40]
      DstBlock		      "Model\nIdentification\nVariable (static)"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Model Identification"
      SrcPort		      1
      Points		      [60, 0; 0, -10]
      DstBlock		      "Model\nIdentification\nVariable (static)"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Model Revision"
      SrcPort		      1
      Points		      [60, 0; 0, 25]
      DstBlock		      "Model\nIdentification\nVariable (static)"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Model specific parameters"
      SrcPort		      1
      Points		      [75, 0; 0, 60]
      DstBlock		      "Model\nIdentification\nVariable (static)"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Magic binary 0110"
      SrcPort		      1
      Points		      [85, 0]
      DstBlock		      "Model\nIdentification\nVariable (static)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Preamble Detection (Correlator)"
      SrcPort		      2
      Points		      [15, 0; 0, -20]
      DstBlock		      "RST13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PreambleDecision (dynamic/static)\nPossiblePreamble: peak is higher than ScaledAverage (difference)"
      SrcPort		      3
      DstBlock		      "RST14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "Custom\nregister7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister8"
      SrcPort		      1
      DstBlock		      "Display7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister10"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"Custom\nregister11"
	DstPort			1
      }
      Branch {
	DstBlock		"Low Watermark, increase \ngain by one as long as energy \nis lower than this"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "Custom\nregister10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister11"
      SrcPort		      1
      DstBlock		      "Display8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister6"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"Custom\nregister9"
	DstPort			1
      }
      Branch {
	DstBlock		"High Watermark, decrease\ngain by one as long as energy is\nhigher than this"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "Custom\nregister6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Custom\nregister9"
      SrcPort		      1
      DstBlock		      "Display9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "RST15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      5
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data_to_SMQ"
      SrcPort		      6
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FIFO"
      SrcPort		      3
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FPGA SDRAM Record"
      SrcPort		      9
      DstBlock		      "Terminator9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From16"
      SrcPort		      1
      DstBlock		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From20"
      SrcPort		      1
      Points		      [135, 0]
      DstBlock		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, 25]
	DstBlock		"Custom\nregister8"
	DstPort			1
      }
      Branch {
	DstBlock		"AGC Hold Computed Gain or\naccept new input from host"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Quad Dual Band\nRF Transceiver control1"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Quad Dual Band\nRF Transceiver control1"
      SrcPort		      2
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Status register1"
      SrcPort		      1
      DstBlock		      "Terminator10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion2"
      SrcPort		      1
      DstBlock		      "Bit unpacker 32"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From26"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      5
    }
    Line {
      SrcBlock		      "AGC Hold Computed Gain or\naccept new input from host"
      SrcPort		      1
      DstBlock		      "initial gain value (1...31),\ndef. 12"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From15"
      SrcPort		      1
      Points		      [40, 0]
      DstBlock		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      DstPort		      1
    }
    Line {
      SrcBlock		      "1 MHz Sample MA,\n16 Frame MA,\n32 Frame Trigger"
      SrcPort		      2
      Points		      [0, -5]
      DstBlock		      "RST16"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From22"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AGC Decison/Control"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"RST17"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"Slice"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From21"
      SrcPort		      1
      DstBlock		      "AGC Decison/Control"
      DstPort		      6
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Custom\nregister7"
      SrcPort		      1
      DstBlock		      "AGC Hold Computed Gain or\naccept new input from host"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "FPGA SDRAM Record"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From28"
      SrcPort		      1
      DstBlock		      "Logical\nTODO: z^0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From27"
      SrcPort		      1
      DstBlock		      "Logical\nTODO: z^0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nTODO: z^0"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"0..1023"
	DstPort			1
      }
      Branch {
	Points			[0, 190]
	DstBlock		"get new value if preamble \nwas detected in IDLE state"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "0..1023"
      SrcPort		      1
      DstBlock		      "extract top bit, hence\nrun 0...512 until \nthe counter is stopped"
      DstPort		      1
    }
    Line {
      SrcBlock		      "extract top bit, hence\nrun 0...512 until \nthe counter is stopped"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Inverter2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter2"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	Points			[-200, 0; 0, -45]
	DstBlock		"0..1023"
	DstPort			2
      }
      Branch {
	Points			[135, 0; 0, 50]
	DstBlock		"if higher preamble detection value \nwhile in FIFO Write State and \nwithin the last 512 samples since the initially detected preamble, \nclear FIFO"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From25"
      SrcPort		      1
      Points		      [120, 0]
      Branch {
	DstBlock		"get new value if preamble \nwas detected in IDLE state"
	DstPort			1
      }
      Branch {
	DstBlock		"reset FIFO if \nlater correlator output is higher than \ninitially detected preamble"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "get new value if preamble \nwas detected in IDLE state"
      SrcPort		      1
      DstBlock		      "reset FIFO if \nlater correlator output is higher than \ninitially detected preamble"
      DstPort		      2
    }
    Line {
      SrcBlock		      "if higher preamble detection value \nwhile in FIFO Write State and \nwithin the last 512 samples since the initially detected preamble, \nclear FIFO"
      SrcPort		      1
      DstBlock		      "if higher preamble detection value \nwhile in FIFO Write State, clear FIFO1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      DstBlock		      "if higher preamble detection value \nwhile in FIFO Write State, clear FIFO1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "if higher preamble detection value \nwhile in FIFO Write State, clear FIFO1"
      SrcPort		      1
      DstBlock		      "RST19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reset FIFO if \nlater correlator output is higher than \ninitially detected preamble"
      SrcPort		      1
      DstBlock		      "if higher preamble detection value \nwhile in FIFO Write State and \nwithin the last 512 samples since the initially detected preamble, \nclear FIFO"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From29"
      SrcPort		      1
      DstBlock		      "if higher preamble detection value \nwhile in FIFO Write State and \nwithin the last 512 samples since the initially detected preamble, \nclear FIFO"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      SrcPort		      3
      DstBlock		      "RST20"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      SrcPort		      2
      DstBlock		      "RST21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      SrcPort		      4
      DstBlock		      "RST22"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From31"
      SrcPort		      1
      DstBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Wait for Frame Completion on DSP,\nreturn flag via RapidChannel"
      SrcPort		      1
      DstBlock		      "Terminator11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From33"
      SrcPort		      1
      DstBlock		      "Debug"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Debug"
      SrcPort		      1
      DstBlock		      "RST12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From34"
      SrcPort		      1
      DstBlock		      "Debug"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      DstBlock		      "Debug"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From36"
      SrcPort		      1
      DstBlock		      "Debug"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "Debug"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant13"
      SrcPort		      1
      DstBlock		      "FIFO with complete\nframe ? "
      DstPort		      2
    }
    Line {
      SrcBlock		      "From37"
      SrcPort		      1
      DstBlock		      "FIFO with complete\nframe ? "
      DstPort		      1
    }
    Line {
      SrcBlock		      "From38"
      SrcPort		      1
      DstBlock		      "State Machine FIFO Control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FIFO with complete\nframe ? "
      SrcPort		      1
      DstBlock		      "State Machine FIFO Control"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From39"
      SrcPort		      1
      DstBlock		      "State Machine FIFO Control"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From40"
      SrcPort		      1
      Points		      [140, 0]
      DstBlock		      "State Machine FIFO Control"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From42"
      SrcPort		      1
      DstBlock		      "State Machine FIFO Control"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From File"
      SrcPort		      1
      DstBlock		      "Demux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "ADC"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      2
      DstBlock		      "ADC"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Zwischenfrequenz f_zw1"
      SrcPort		      1
      Points		      [0, -110]
      DstBlock		      "komplexer ZF Modulator"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Zwischenfrequenz f_zw1"
      SrcPort		      2
      Points		      [0, -25; -15, 0; 0, -70]
      DstBlock		      "komplexer ZF Modulator"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Edge detector"
      SrcPort		      1
      Points		      [0, 25]
      DstBlock		      "Delay9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay9"
      SrcPort		      1
      DstBlock		      "Zwischenfrequenz f_zw1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      5
      Points		      [50, 0]
      DstBlock		      "Edge detector"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      6
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "ADC"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      Points		      [0, 35; 15, 0]
      Branch {
	DstBlock		"komplexer ZF Modulator"
	DstPort			1
      }
      Branch {
	Points			[0, -160]
	DstBlock		"RST9"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      3
      Points		      [25, 0; 0, -60]
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      1
      Points		      [10, 0; 0, -35]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      2
      Points		      [50, 0; 0, 25]
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ADC"
      SrcPort		      4
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [35, 0; 0, -35]
      Branch {
	DstBlock		"komplexer ZF Modulator"
	DstPort			2
      }
      Branch {
	Points			[0, -140]
	DstBlock		"RST10"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      DstBlock		      "Up Sample2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From41"
      SrcPort		      1
      DstBlock		      "Up Sample3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "komplexer ZF Modulator"
      SrcPort		      2
      DstBlock		      "Mux3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "komplexer ZF Modulator"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From43"
      SrcPort		      1
      Points		      [10, 0; 0, 15]
      DstBlock		      "Mux2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From44"
      SrcPort		      1
      Points		      [20, 0; 0, -20]
      DstBlock		      "Mux3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Bit 1 (=2)"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Bit 2 (=4)"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "2 Bit Address,\ndepending on active\nantenna"
      SrcPort		      1
      DstBlock		      "Quad Dual Band\nRF Transceiver control1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "2 Bit Address,\ndepending on active\nantenna"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From48"
      SrcPort		      1
      DstBlock		      "2 Bit Address,\ndepending on active\nantenna"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Quad Dual Band\nRF Transceiver control1"
      SrcPort		      3
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample2"
      SrcPort		      1
      Points		      [80, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			1
      }
      Branch {
	DstBlock		"Mux1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Up Sample3"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Mux2"
	DstPort			1
      }
      Branch {
	Points			[0, 80]
	DstBlock		"Mux3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Bit 0 (=1)"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Annotation {
      Position		      [1236, 617]
    }
    Annotation {
      Name		      "Number of Samples per Frame for RTDEX"
      Position		      [397, 1079]
    }
    Annotation {
      Position		      [1240, 627]
    }
    Annotation {
      Position		      [2097, 1227]
    }
    Annotation {
      Position		      [404, 396]
    }
  }
}
MatData {
  NumRecords		  24
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    : P   8    (     @         %    \"     $    !     0         %  0 %P    $   \"' 0  ;&EB7VEN9F\\                   !B;V%R9%]T>7!E                 &EN=&5R9F%C95]Q=6%D            :6YT97)F86-E7V1R8P            !D:7)E8W1I;VX                  &]U='!U=%]A<FET:&UE=&EC7W1Y<&4 ;W5T<'5T7W=I9'1H              !B:6YP=                        '-A;7!L95]P97)I;V0             <')O=FED95]C;VYT<F]L          !P<F]V:61E7W!I;P               '!I;S%?9&ER96-T:6]N            ;6]D96Q?:6YF;P                !B;&]C:U]I;F9O                 '-T871U<P                      8FQO8VM?;6%P                  !I;G1E<F9A8V5?9'5A;              .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,2XP   .    4     8    (    !          %    \"     $    <     0         0    '    ')A<&ED7V-H86YN96Q?9G!G86QI8E]V,5\\Q7S      #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !62%,M041#+T1!0P      #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !,65))3P    X    X    !@    @    $          4    (     0    4    !         !     %    3%E224\\    .    ,     8    (    !          %    \"     $    \"     0         0  ( 4E@   X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    ,     8    (    !          %    \"     $    \"     0         0  ( ,S(   X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !);G!U=     X   #( 0  !@    @    \"          4    (     0    $    !          4 !  1     0   %4   !T;W!?<WES=&5M         &ES7W-U8G-Y<W1E;0      :7-?;&EB<F%R>0        !I<U]R=6YN:6YG         &EN:71I86QL>5]L;V-K960     #@   %     &    \"     0         !0    @    !    &P    $         $    !L   !V:'-?9G!G85]R>%]S9')A;5\\X:U\\Q,WA#24,       X    P    !@    @    ) @        4    (     0    $    !          (  0 !    #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  X   #X P  !@    @    !          4    (    !     0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C$ #@         .    ,     8    (    !          %    \"     $    #     0         0  , 26XR  X    P    !@    @    $          4    (     0    ,    !         !   P!);C, #@   $     &    \"     0         !0    @    !    #     $         $     P   !R8V@Q7W)X7V1A=&$     #@   $@    &    \"     0         !0    @    !    $@    $         $    !(   !#;&]C:R!%;F%B;&4@4')O8F4        .    0     8    (    !          %    \"     $    -     0         0    #0   ')C:#%?<GA?9G)A;64    .    0     8    (    !          %    \"     $    .     0         0    #@   ')C:#%?<GA?9'9A;&ED   .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   !R8V@Q7W)X7V-E        #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !#;VYV97)T,0X    X    !@    @    $          4    (     0    @    !         !     (    0V]N=F5R=#(.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T,0X   !     !@    @    $          4    (     0    H    !         !     *    5&5R;6EN871O<@        X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#,.    .     8    (    !          %    \"     $    %     0         0    !0   $Q94DE/    "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$X7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #<    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X   #( 0  !@    @    \"          4    (     0    $    !          4 !  1     0   %4   !T;W!?<WES=&5M         &ES7W-U8G-Y<W1E;0      :7-?;&EB<F%R>0        !I<U]R=6YN:6YG         &EN:71I86QL>5]L;V-K960     #@   %     &    \"     0         !0    @    !    &P    $         $    !L   !V:'-?9G!G85]R>%]S9')A;5\\X:U\\Q,WA#24,       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   /@    &    \"     (         !0    @    !     0    $         !0 $ !,    !    )@   &%C='5A;%]L:6)?=F5R<VEO;@!F<F5S:%]L:6)R87)Y           .    .     8    (    !          %    \"     $    &     0         0    !@   '8Q+C(N,   #@   %     &    \"     0         !0    @    !    (     $         $    \"    !V:'-A9&%C7V-O;6UO;E]O8E]F<&=A;&EB7W8Q7S)?, X   \"X    !@    @    \"          4    (     0    $    !          4 !  '     0    X   !T87)G970 ='EP90      #@   #     &    \"     0         !0    @    !    !     $         $  $ &9P9V$.    ,     8    (    !          %    \"     $    \"     0         0  ( :6\\   X    X    !@    @    $          4    (     0    <    !         !     '    <W1A;F1B>0 "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$Q7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .     !(   8    (     @         %    \"     $    !     0         %  0 $     $    @ 0  ;&EB7VEN9F\\          &5X=&5R;F%L7V=A:6X   !T>#$                 ='@R                 '1X,P                !T>#0                 ;6]D90               &%D9                 !I;G1?9&EV:61E<@      9G)A8U]D:79I9&5R     &EN=%]D:79I9&5R7V5N  !F<F%C7V1I=FED97)?96X ;&]C:U]D971E8W0      '-A;7!L95]P97)I;V0   !M;V1E;%]I;F9O        8FQO8VM?:6YF;P       '-T871U<P            !B;&]C:U]M87          #@   /     &    \"     (         !0    @    !     0    $         !0 $ !,    !    )@   &%C='5A;%]L:6)?=F5R<VEO;@!F<F5S:%]L:6)R87)Y           .    .     8    (    !          %    \"     $    &     0         0    !@   '8Q+C$N,   #@   $@    &    \"     0         !0    @    !    $P    $         $    !,   !R9F9E7V9P9V%L:6)?=C%?,5\\P       .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    P     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !C;VYT<F]L  X    X    !@    @    $          4    (     0    <    !         !     '    <W1A;F1B>0 .    \\ D   8    (     0         %    \"    !     $     0         .    ,     8    (    !          %    \"     $    #     0         0  , 26XQ  X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@         .    ,     8    (    !          %    \"     $    #     0         0  , 26XS  X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    X    !@    @    $          4    (     0    <    !         !     '    0V]N=F5R=  .    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0Q#@   $@    &    \"     0         !0    @    !    $@    $         $    !(   !#;&]C:R!%;F%B;&4@4')O8F4        .    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0R#@         .          X         #@         .          X         #@         .          X         #@         .          X         #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !R9F9E7V=E;G@         #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !R9F9E7V=A:6X         #@   $     &    \"     0         !0    @    !    #     $         $     P   !R9F9E7V=A:6Y?8V4     #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !R9F9E7V%D9 X         #@         .          X         #@         .          X         #@         .          X         #@         .          X    P    !@    @    $          4    (     0    0    !         !  ! !/=70Q#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#(.    0     8    (    !          %    \"     $    *     0         0    \"@   %1E<FUI;F%T;W(        .    ,     8    (    !          %    \"     $    $     0         0  0 3W5T,PX    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    2 4   8    (     @         %    \"     $    !     0         %  0 #     $   !@    ;&EB7VEN9F\\     ;6]D96Q?:6YF;P  8FQO8VM?:6YF;P  <W1A='5S        8FQO8VM?;6%P    961G95]D971E8W0 ;&%T96YC>0      86YD7VQA=&5N8WD #@   /@    &    \"     (         !0    @    !     0    $         !0 $ !,    !    )@   &%C='5A;%]L:6)?=F5R<VEO;@!F<F5S:%]L:6)R87)Y           .    .     8    (    !          %    \"     $    &     0         0    !@   '8Q+C N,   #@   %     &    \"     0         !0    @    !    &0    $         $    !D   !M:7-C7W1O;VQS7V9P9V%L:6)?=C%?,%\\P          X   #( 0  !@    @    \"          4    (     0    $    !          4 !  1     0   %4   !T;W!?<WES=&5M         &ES7W-U8G-Y<W1E;0      :7-?;&EB<F%R>0        !I<U]R=6YN:6YG         &EN:71I86QL>5]L;V-K960     #@   %     &    \"     0         !0    @    !    &P    $         $    !L   !V:'-?9G!G85]R>%]S9')A;5\\X:U\\Q,WA#24,       X    P    !@    @    ) @        4    (     0    $    !          (  0 !    #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    0    !         !  ! !M:7-C#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  X    H    !@    @    !          4    (               !          X    X    !@    @    $          4    (     0    8    !         !     &    4FES:6YG   .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    < 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    W    ;&EB7VEN9F\\   !M;V1E;%]I;F9O &)L;V-K7VEN9F\\ <W1A='5S      !B;&]C:U]M87     .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,\"XP   .    4     8    (    !          %    \"     $    9     0         0    &0   &UI<V-?=&]O;'-?9G!G86QI8E]V,5\\P7S          #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !    !     $         $  $ &UI<V,.    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \"@    &    \"     $         !0    @               $         "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    2!    8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !N8F]F8VAA                     &]U='!U=%]A<FET:&UE=&EC7W1Y<&4 ;W5T<'5T7W=I9'1H              !B:6YP=                        '-A;7!L95]P97)I;V0             =')I9U]S:6<                   !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X   # \"0  !@    @    !          4    (    \"@    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C$ #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    ,     8    (    !          %    \"     $    #     0         0  , 26XS  X    P    !@    @    $          4    (     0    ,    !         !   P!);C0 #@   #     &    \"     0         !0    @    !     P    $         $  # $EN-0 .    ,     8    (    !          %    \"     $    #     0         0  , 26XV  X    P    !@    @    $          4    (     0    ,    !         !   P!);C< #@   #     &    \"     0         !0    @    !     P    $         $  # $EN.  .    ,     8    (    !          %    \"     $    #     0         0  , 26XY  X         #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X    X    !@    @    $          4    (     0    @    !         !     (    0V]N=F5R=#$.    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0R#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !#;VYV97)T,PX    X    !@    @    $          4    (     0    @    !         !     (    0V]N=F5R=#0.    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0U#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !#;VYV97)T-@X    X    !@    @    $          4    (     0    @    !         !     (    0V]N=F5R=#<.    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0X#@   $@    &    \"     0         !0    @    !    $@    $         $    !(   !#;&]C:R!%;F%B;&4@4')O8F4        .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#%?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#)?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#-?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#1?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#5?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#9?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#=?9&]U=      .    0     8    (    !          %    \"     $    ,     0         0    #    ')E8U]C:#A?9&]U=      .    0     8    (    !          %    \"     $    )     0         0    \"0   ')E8U]V86QI9          .    .     8    (    !          %    \"     $    &     0         0    !@   ')E8U]C90  #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#$.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T,@X    P    !@    @    $          4    (     0    0    !         !  ! !/=70S#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#0.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T-0X    P    !@    @    $          4    (     0    0    !         !  ! !/=70V#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#<.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T. X    P    !@    @    $          4    (     0    0    !         !  ! !/=70Y#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !497)M:6YA=&]R        #@   #     &    \"     0         !0    @    !     0    $         $  ! #@    .    2     8    (    !          %    \"     $    2     0         0    $@   %-I9VYE9\" @*#(G<R!C;VUP*0        X    P    !@    @    $          4    (     0    (    !         !   @ Q-@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    R $   8    (     @         %    \"     $    !     0         %  0 $0    $   !5    =&]P7W-Y<W1E;0        !I<U]S=6)S>7-T96T      &ES7VQI8G)A<GD         :7-?<G5N;FEN9P        !I;FET:6%L;'E?;&]C:V5D      X   !0    !@    @    $          4    (     0   !L    !         !     ;    =FAS7V9P9V%?<GA?<V1R86U?.&M?,3-X0TE#       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X      0  !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XP+C    X   !8    !@    @    $          4    (     0   \"0    !         !     D    <V1R86U?<F5C;W)D7W!L87EB86-K7V9P9V%L:6)?=C%?,%\\P      X   \"X    !@    @    \"          4    (     0    $    !          4 !  '     0    X   !T87)G970 ='EP90      #@   #     &    \"     0         !0    @    !    !     $         $  $ &9P9V$.    ,     8    (    !          %    \"     $    \"     0         0  ( :6\\   X    X    !@    @    $          4    (     0    <    !         !     '    <W1A;F1B>0 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    R 4   8    (     @         %    \"     $    !     0         %  0 #     $   !L    ;&EB7VEN9F\\     8VQK7W-E;       8V]P>5]B:71?8V0 ;6]D96Q?:6YF;P  8FQO8VM?:6YF;P  <W1A='5S        8FQO8VM?;6%P    :&%R9'=A<F4     8VQK7W-R8P            X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    2     8    (    !          %    \"     $    7     0         0    %P   $AA<F1W87)E(&EM<&QE;65N=&%T:6]N  X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    P     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #@    &    \"     0         !0    @    !    !@    $         $     8   !C;VYF:6<   X    X    !@    @    $          4    (     0    <    !         !     '    <W1A;F1B>0 .    *     8    (     0         %    \"                0         .    0     8    (    !          %    \"     $    0     0         0    $    %9(4RU!1$,@5FER=&5X+30.    0     8    (    !          %    \"     $    -     0         0    #0   $%$0R]$04,@8VQO8VL    "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    2 4   8    (     @         %    \"     $    !     0         %  0 #     $   !@    ;&EB7VEN9F\\     ;6]D96Q?:6YF;P  8FQO8VM?:6YF;P  <W1A='5S        8FQO8VM?;6%P    961G95]D971E8W0 ;&%T96YC>0      86YD7VQA=&5N8WD #@   /@    &    \"     (         !0    @    !     0    $         !0 $ !,    !    )@   &%C='5A;%]L:6)?=F5R<VEO;@!F<F5S:%]L:6)R87)Y           .    .     8    (    !          %    \"     $    &     0         0    !@   '8Q+C N,   #@   %     &    \"     0         !0    @    !    &0    $         $    !D   !M:7-C7W1O;VQS7V9P9V%L:6)?=C%?,%\\P          X   #( 0  !@    @    \"          4    (     0    $    !          4 !  1     0   %4   !T;W!?<WES=&5M         &ES7W-U8G-Y<W1E;0      :7-?;&EB<F%R>0        !I<U]R=6YN:6YG         &EN:71I86QL>5]L;V-K960     #@   %     &    \"     0         !0    @    !    &P    $         $    !L   !V:'-?9G!G85]R>%]S9')A;5\\X:U\\Q,WA#24,       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    0    !         !  ! !M:7-C#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  X    H    !@    @    !          4    (               !          X    X    !@    @    $          4    (     0    <    !         !     '    1F%L;&EN9P .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    6 \\   8    (     @         %    \"     $    !     0         %  0 %P    $   \"' 0  ;&EB7VEN9F\\                   !B;V%R9%]T>7!E                 &EN=&5R9F%C95]Q=6%D            :6YT97)F86-E7V1R8P            !D:7)E8W1I;VX                  &]U='!U=%]A<FET:&UE=&EC7W1Y<&4 ;W5T<'5T7W=I9'1H              !B:6YP=                        '-A;7!L95]P97)I;V0             <')O=FED95]C;VYT<F]L          !P<F]V:61E7W!I;P               '!I;S%?9&ER96-T:6]N            ;6]D96Q?:6YF;P                !B;&]C:U]I;F9O                 '-T871U<P                      8FQO8VM?;6%P                  !I;G1E<F9A8V5?9'5A;              .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,2XP   .    4     8    (    !          %    \"     $    <     0         0    '    ')A<&ED7V-H86YN96Q?9G!G86QI8E]V,5\\Q7S      #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !62%,M041#+T1!0P      #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !,65))3P    X    X    !@    @    $          4    (     0    4    !         !     %    3%E224\\    .    ,     8    (    !          %    \"     $    \"     0         0  ( 5%@   X    X    !@    @    $          4    (     0    @    !         !     (    56YS:6=N960.    ,     8    (    !          %    \"     $    \"     0         0  ( ,S(   X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !!1$-#24,   X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    %     0         0    !0   $EN<'5T    #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   . &   &    \"     $         !0    @    '    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,0 .          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,P .    ,     8    (    !          %    \"     $    #     0         0  , 26XT  X    P    !@    @    $          4    (     0    ,    !         !   P!);C4 #@   #     &    \"     0         !0    @    !     P    $         $  # $EN-@ .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   $@    &    \"     0         !0    @    !    $@    $         $    !(   !#;&]C:R!%;F%B;&4@4')O8F4        .    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0Q#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !#;VYV97)T,@X   !     !@    @    $          4    (     0    T    !         !     -    <F-H,5]T>%]R96%D>0    X   !     !@    @    $          4    (     0    \\    !         !     /    <F-H,5]T>%]O=F5R<G5N  X   !     !@    @    $          4    (     0    T    !         !     -    <F-H,5]T>%]A9G5L;     X   !     !@    @    $          4    (     0    P    !         !     ,    <F-H,5]T>%]D871A      X   !     !@    @    $          4    (     0    H    !         !     *    <F-H,5]T>%]C90        X   !     !@    @    $          4    (     0    T    !         !     -    <F-H,5]T>%]F<F%M90    X   !     !@    @    $          4    (     0    X    !         !     .    <F-H,5]T>%]D=F%L:60   X    X    !@    @    $          4    (     0    @    !         !     (    0V]N=F5R=#,.    .     8    (    !          %    \"     $    (     0         0    \"    $-O;G9E<G0T#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !#;VYV97)T-0X    P    !@    @    $          4    (     0    0    !         !  ! !/=70Q#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !497)M:6YA=&]R        #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#(.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T,PX    P    !@    @    $          4    (     0    0    !         !  ! !/=70T#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#4.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T-@X    X    !@    @    $          4    (     0    4    !         !     %    3%E224\\    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$W7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #8    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$U7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #0    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    ;&EB7VEN9F\\                   !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &)L;V-K7VEN9F\\                 <W1A='5S                      !B;&]C:U]M87                        X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    ,     8    (    !          %    \"     $    !     0         0  $ -     X    P    !@    @    $          4    (     0    0    !         !  ! !296%D#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \" !   &    \"     $         !0    @    !    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    0     8    (    !          %    \"     $    ,     0         0    #    ')E9U]D871A-5]I;@     .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#("
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    ;&EB7VEN9F\\                   !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &)L;V-K7VEN9F\\                 <W1A='5S                      !B;&]C:U]M87                        X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    ,     8    (    !          %    \"     $    !     0         0  $ -@    X    P    !@    @    $          4    (     0    0    !         !  ! !296%D#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \" !   &    \"     $         !0    @    !    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    0     8    (    !          %    \"     $    ,     0         0    #    ')E9U]D871A-U]I;@     .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#("
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$R7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$T7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #,    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    ;&EB7VEN9F\\                   !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &)L;V-K7VEN9F\\                 <W1A='5S                      !B;&]C:U]M87                        X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (     0    0    !         !  ! !296%D#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \" !   &    \"     $         !0    @    !    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    0     8    (    !          %    \"     $    ,     0         0    #    ')E9U]D871A,E]I;@     .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#("
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$S7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #(    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    F <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    8FQO8VM?;6%P                  !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &QI8E]I;F9O                    8FQO8VM?:6YF;P                !S=&%T=7,                           X    @ 0  !@    @    !          4    (     0    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C( #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !#;VYV97)T  X   !     !@    @    $          4    (     0    T    !         !     -    <F5G7V1A=&$V7V]U=     X    P    !@    @    $          4    (     0    0    !         !  ! !/=70R#@   #     &    \"     0         !0    @    !     0    $         $  ! #4    .    .     8    (    !          %    \"     $    %     0         0    !0   %=R:71E    #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ^     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,BXP   .    4     8    (    !          %    \"     $    @     0         0    (    '9H<V%D86-?8V]M;6]N7V]B7V9P9V%L:6)?=C%?,E\\P#@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    ;&EB7VEN9F\\                   !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &)L;V-K7VEN9F\\                 <W1A='5S                      !B;&]C:U]M87                        X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X    P    !@    @    $          4    (     0    0    !         !  ! !296%D#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \" !   &    \"     $         !0    @    !    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    0     8    (    !          %    \"     $    ,     0         0    #    ')E9U]D871A-E]I;@     .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#("
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    D <   8    (     @         %    \"     $    !     0         %  0 %P    $   #]    ;&EB7VEN9F\\                   !R96=)1                        &1I<F5C=&EO;@                  ;W5T<'5T7V%R:71H;65T:6-?='EP90!O=71P=71?=VED=&@              &)I;G!T                        <V%M<&QE7W!E<FEO9             !M;V1E;%]I;F9O                 &)L;V-K7VEN9F\\                 <W1A='5S                      !B;&]C:U]M87                        X   #X    !@    @    \"          4    (     0    $    !          4 !  3     0   \"8   !A8W1U86Q?;&EB7W9E<G-I;VX 9G)E<VA?;&EB<F%R>0          #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !V,2XR+C    X   !0    !@    @    $          4    (     0   \"     !         !     @    =FAS861A8U]C;VUM;VY?;V)?9G!G86QI8E]V,5\\R7S .    ,     8    (    !          %    \"     $    !     0         0  $ ,@    X    P    !@    @    $          4    (     0    0    !         !  ! !296%D#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !5;G-I9VYE9 X    P    !@    @    $          4    (     0    (    !         !   @ S,@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   $%$0T-)0P  #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    N     8    (     @         %    \"     $    !     0         %  0 !P    $    .    =&%R9V5T '1Y<&4       X    P    !@    @    $          4    (     0    0    !         !  ! !F<&=A#@   #     &    \"     0         !0    @    !     @    $         $  \" &EO   .    .     8    (    !          %    \"     $    '     0         0    !P   '-T86YD8GD #@   \" !   &    \"     $         !0    @    !    !     $         #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    0     8    (    !          %    \"     $    ,     0         0    #    ')E9U]D871A,U]I;@     .    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#("
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    @ 4   8    (     @         %    \"     $    !     0         %  0 $@    $   \"0    ;W5T<'5T7V1E<V-R:7!T;W( 9&%T85]T>7!E            9G)A;65?<VEZ90          ;6]D96Q?:6YF;P          ;&EB7VEN9F\\             8FQO8VM?:6YF;P          <W1A='5S                8FQO8VM?;6%P            #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !;+3$V(\"TQ-ET         #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !D;W5B;&4   X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   ,@!   &    \"     (         !0    @    !     0    $         !0 $ !$    !    50   '1O<%]S>7-T96T         :7-?<W5B<WES=&5M      !I<U]L:6)R87)Y         &ES7W)U;FYI;F<         :6YI=&EA;&QY7VQO8VME9      .    4     8    (    !          %    \"     $    ;     0         0    &P   '9H<U]F<&=A7W)X7W-D<F%M7SAK7S$S>$-)0P      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    \\     8    (     @         %    \"     $    !     0         %  0 $P    $    F    86-T=6%L7VQI8E]V97)S:6]N &9R97-H7VQI8G)A<GD           X    X    !@    @    $          4    (     0    8    !         !     &    =C$N,\"XP   .    2     8    (    !          %    \"     $    8     0         0    &    &UI<V-?=&]O;'-?9'-P;&EB7W8Q7S!?, X   \"X    !@    @    \"          4    (     0    $    !          4 !  '     0    X   !T87)G970 ='EP90      #@   #     &    \"     0         !0    @    !     P    $         $  # &1S<  .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX    X    !@    @    $          4    (     0    <    !         !     '    <W1A;F1B>0 .    *     8    (     0         %    \"                0         "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    T L   8    (     @         %    \"     $    !     0         %  0 #@    $   \",    ;&EB7VEN9F\\       !N8F]F8VAA         &)I;G!T            <V%M<&QE7W!E<FEO9 !O=G)?9FQA9P       '1R:6=?<VEG        ;6]D96Q?:6YF;P    !B;&]C:U]I;F9O     '-T871U<P          8FQO8VM?;6%P            #@   /@    &    \"     (         !0    @    !     0    $         !0 $ !,    !    )@   &%C='5A;%]L:6)?=F5R<VEO;@!F<F5S:%]L:6)R87)Y           .    .     8    (    !          %    \"     $    &     0         0    !@   '8Q+C(N,   #@   %     &    \"     0         !0    @    !    (     $         $    \"    !V:'-A9&%C7V-O;6UO;E]O8E]F<&=A;&EB7W8Q7S)?, X    P    !@    @    $          4    (     0    $    !         !   0 T    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $    (     0         0    \"    $%$0T-L;V-K#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   X   #( 0  !@    @    \"          4    (     0    $    !          4 !  1     0   %4   !T;W!?<WES=&5M         &ES7W-U8G-Y<W1E;0      :7-?;&EB<F%R>0        !I<U]R=6YN:6YG         &EN:71I86QL>5]L;V-K960     #@   %     &    \"     0         !0    @    !    &P    $         $    !L   !V:'-?9G!G85]R>%]S9')A;5\\X:U\\Q,WA#24,       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   #     &    \"     D\"        !0    @    !     0    $          @ !       .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    P    !@    @    ) @        4    (     0    $    !          (  0      #@   +@    &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   '1A<F=E= !T>7!E       .    ,     8    (    !          %    \"     $    $     0         0  0 9G!G80X    P    !@    @    $          4    (     0    (    !         !   @!I;P  #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !S=&%N9&)Y  X    0!@  !@    @    !          4    (    !@    0    !          X    P    !@    @    $          4    (     0    ,    !         !   P!);C$ #@   #     &    \"     0         !0    @    !     P    $         $  # $EN,@ .    ,     8    (    !          %    \"     $    #     0         0  , 26XS  X    P    !@    @    $          4    (     0    ,    !         !   P!);C0 #@   #     &    \"     0         !0    @    !     P    $         $  # $EN-0 .    ,     8    (    !          %    \"     $    #     0         0  , 26XV  X   !     !@    @    $          4    (     0    D    !         !     )    861C7V-H,5]D          X   !     !@    @    $          4    (     0    D    !         !     )    861C7V-H,E]D          X   !     !@    @    $          4    (     0    D    !         !     )    861C7V-H,U]D          X   !     !@    @    $          4    (     0    D    !         !     )    861C7V-H-%]D          X    X    !@    @    $          4    (     0    @    !         !     (    861C7W1R:6<.    .     8    (    !          %    \"     $    '     0         0    !P   $-O;G9E<G0 #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !296=I<W1E<@X   !     !@    @    $          4    (     0    D    !         !     )    4F5G:7-T97(Q          X   !     !@    @    $          4    (     0    D    !         !     )    4F5G:7-T97(R          X   !     !@    @    $          4    (     0    D    !         !     )    4F5G:7-T97(S          X   !     !@    @    $          4    (     0    D    !         !     )    4F5G:7-T97(T          X   !     !@    @    $          4    (     0    P    !         !     ,    861C7W1R:6=?<G-T      X    P    !@    @    $          4    (     0    0    !         !  ! !/=70Q#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#(.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T,PX    P    !@    @    $          4    (     0    0    !         !  ! !/=70T#@   #     &    \"     0         !0    @    !    !     $         $  $ $]U=#4.    ,     8    (    !          %    \"     $    $     0         0  0 3W5T-@"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    Z$@   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   !()   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8    (    !          %    \"     $    +     0         0    \"P   %9(4RU!1$%#+58T       .    J     8    (     0         %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0 #@   ) ?   &    \"     (         !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    4 X   8    (     @         %    \"     $    !     0         %  0 '@    $    :!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                        #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#0 #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !X8S1V<W@S-0X    P    !@    @    $          4    (     0    ,    !         !   P M,3  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !F9C8V.     X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $          4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    (     0    ,    !         !   P Q,#  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Q,\"XQ+C,   X   !8    !@    @    $          4    (     0   \",    !         !     C    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0       X   #  0  !@    @    $          4    (     0   (X!   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S @,\" U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#(U(#,V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @-3$@-3$@,\" P(%TL6S @,\" U,\" U,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH   X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D    (               .    Z!    8    (     @         %    \"     $    !     0         %  0 '@    $   #.!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                =&%R9V5T7W1Y<&4                         <')E8V]M<&EL95]F8VX                     <&]S=&=E;F5R871I;VY?9F-N                <V5T=&EN9W-?9F-N                        8V]S:6U?;&EB<F%R>0                      9V5T:6UP;W)T8FQO8VM?9F-N                   .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-  .    .     8    (    !          %    \"     $    (     0         0    \"    'AC-'9S>#4U#@   #     &    \"     0         !0    @    !     P    $         $  # \"TQ,  .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$T.   #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $    !         !   0 Y    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N,P  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X    X    !@    @    $          4    (     0    4    !         !     %    1FEX960    .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !62%,M041!0RU6-       #@   $@    &    \"     0         !0    @    !    %     $         $    !0   !V:'-A9&%C4')E0V]M<&EL949C;@     .    2     8    (    !          %    \"     $    5     0         0    %0   '9H<V%D86-0;W-T1V5N97)A=&EO;@    X   !(    !@    @    $          4    (     0   !0    !         !     4    =FAS861A8UA&;&]W4V5T=&EN9W,     #@   %     &    \"     0         !0    @    !    'P    $         $    !\\   !V:'-A9&%C7W8T7V-O<VEM7V9P9V%L:6)?=C%?,%\\P  X   !(    !@    @    $          4    (     0   !4    !         !     5    >&Q'971(=V-O<VEM0FQO8VM.86UE    #@   $@D   &    \"     (         !0    @    !     0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   !8!   !@    @    \"          4    (     0    $    !          4 !  3     0   )@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    !          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4    (     0    L    !         !     +    5DA3+4%$04,M5C0       X   \"H    !@    @    !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    1&5F875L=  .    D!\\   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   !0#@  !@    @    \"          4    (     0    $    !          4 !  >     0   !H$  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D                        .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-  .    .     8    (    !          %    \"     $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     0         !0    @    !     P    $         $  # \"TQ,  .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-C8X    #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P Q,#  #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N,P  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X   #H$   !@    @    \"          4    (     0    $    !          4 !  >     0   ,X$  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D               !T87)G971?='EP90                        !P<F5C;VUP:6QE7V9C;@                    !P;W-T9V5N97)A=&EO;E]F8VX               !S971T:6YG<U]F8VX                       !C;W-I;5]L:6)R87)Y                      !G971I;7!O<G1B;&]C:U]F8VX                   X   !(    !@    @    $          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !V:7)T97@T  X    X    !@    @    $          4    (     0    @    !         !     (    >&,T=G-X-34.    ,     8    (    !          %    \"     $    #     0         0  , +3$P  X    X    !@    @    $          4    (     0    8    !         !     &    9F8Q,30X   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $         $  ! #D    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         !     &    ,3 N,2XS   .    6     8    (    !          %    \"     $    C     0         0    (P   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9VAT       .    P $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(#4Q(#4Q(# @,\"!=+%LP(# @-3 @-3 @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (               !         !          #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !&:7AE9     X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D    (               .    0     8    (    !          %    \"     $    +     0         0    \"P   %9(4RU!1$%#+58T       .    2     8    (    !          %    \"     $    4     0         0    %    '9H<V%D86-0<F5#;VUP:6QE1F-N      X   !(    !@    @    $          4    (     0   !4    !         !     5    =FAS861A8U!O<W1'96YE<F%T:6]N    #@   $@    &    \"     0         !0    @    !    %     $         $    !0   !V:'-A9&%C6$9L;W=3971T:6YG<P     .    4     8    (    !          %    \"     $    ?     0         0    'P   '9H<V%D86-?=C1?8V]S:6U?9G!G86QI8E]V,5\\P7S  #@   $@    &    \"     0         !0    @    !    %0    $         $    !4   !X;$=E=$AW8V]S:6U\";&]C:TYA;64    "
  }
}
