

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_104_7'
================================================================
* Date:           Fri Jul 14 14:26:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_7  |       86|       86|        35|          4|          1|    14|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     357|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     276|    -|
|Register         |        -|     -|     848|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     848|     729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_224_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln106_1_fu_248_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln106_fu_208_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln107_1_fu_320_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln107_fu_286_p2        |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_184_p2       |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_198_p2         |        or|   0|  0|  11|          11|           7|
    |or_ln107_1_fu_311_p2       |        or|   0|  0|  11|          11|           7|
    |or_ln107_fu_277_p2         |        or|   0|  0|  11|          11|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 357|         305|         286|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_iy_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_w_load_2         |   9|          2|   64|        128|
    |gmem0_blk_n_AR                    |   9|          2|    1|          2|
    |gmem0_blk_n_AW                    |   9|          2|    1|          2|
    |gmem0_blk_n_B                     |   9|          2|    1|          2|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |gmem0_blk_n_W                     |   9|          2|    1|          2|
    |grp_fu_167_p0                     |  14|          3|   64|        192|
    |grp_fu_167_p1                     |  14|          3|   64|        192|
    |iy_fu_88                          |   9|          2|    4|          8|
    |m_axi_gmem0_ARADDR                |  14|          3|   64|        192|
    |m_axi_gmem0_AWADDR                |  14|          3|   64|        192|
    |m_axi_gmem0_WDATA                 |  14|          3|   64|        192|
    |w_fu_84                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 276|         60|  473|       1269|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add5_reg_493                      |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |data_2_reg_467                    |  64|   0|   64|          0|
    |data_reg_435                      |  64|   0|   64|          0|
    |icmp_ln104_reg_408                |   1|   0|    1|          0|
    |iy_fu_88                          |   4|   0|    4|          0|
    |shl_ln4_reg_412                   |   4|   0|   11|          7|
    |trunc_ln106_1_reg_430             |  61|   0|   61|          0|
    |trunc_ln107_1_reg_462             |  61|   0|   61|          0|
    |trunc_ln1_reg_451                 |  61|   0|   61|          0|
    |trunc_ln508_2_reg_478             |  63|   0|   63|          0|
    |trunc_ln508_reg_446               |  63|   0|   63|          0|
    |trunc_ln_reg_419                  |  61|   0|   61|          0|
    |w_fu_84                           |  64|   0|   64|          0|
    |icmp_ln104_reg_408                |  64|  32|    1|          0|
    |shl_ln4_reg_412                   |  64|  32|   11|          7|
    |trunc_ln508_reg_446               |  64|  32|   63|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 848|  96|  738|         14|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_din0     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_din1     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_opcode   |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_dout0    |   in|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_ce       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|w_1_reload            |   in|   64|     ap_none|                        w_1_reload|        scalar|
|v                     |   in|   64|     ap_none|                                 v|        scalar|
|w_5_out               |  out|   64|      ap_vld|                           w_5_out|       pointer|
|w_5_out_ap_vld        |  out|    1|      ap_vld|                           w_5_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 4, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 38 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%iy = alloca i32 1"   --->   Operation 39 'alloca' 'iy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 41 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1_reload"   --->   Operation 42 'read' 'w_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %iy"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %w_1_reload_read, i64 %w"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc136"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%iy_1 = load i4 %iy" [fpga/kernel.cpp:104]   --->   Operation 46 'load' 'iy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln104 = icmp_eq  i4 %iy_1, i4 15" [fpga/kernel.cpp:104]   --->   Operation 49 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc136.split, void %for.end138.exitStub" [fpga/kernel.cpp:104]   --->   Operation 50 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %iy_1, i7 0" [fpga/kernel.cpp:106]   --->   Operation 51 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%or_ln106 = or i11 %shl_ln4, i11 112" [fpga/kernel.cpp:106]   --->   Operation 52 'or' 'or_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%zext_ln106_1 = zext i11 %or_ln106" [fpga/kernel.cpp:106]   --->   Operation 53 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln106 = add i64 %zext_ln106_1, i64 %v_read" [fpga/kernel.cpp:106]   --->   Operation 54 'add' 'add_ln106' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106, i32 3, i32 63" [fpga/kernel.cpp:106]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln104 = add i4 %iy_1, i4 1" [fpga/kernel.cpp:104]   --->   Operation 56 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln104 = store i4 %add_ln104, i4 %iy" [fpga/kernel.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i61 %trunc_ln" [fpga/kernel.cpp:106]   --->   Operation 58 'sext' 'sext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln106" [fpga/kernel.cpp:106]   --->   Operation 59 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 60 [8/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 60 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 61 [7/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 61 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [6/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 62 'readreq' 'data_8_req' <Predicate = (!icmp_ln104)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 63 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [4/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 64 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [3/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 65 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 66 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i11 %shl_ln4" [fpga/kernel.cpp:106]   --->   Operation 67 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/8] (7.30ns)   --->   "%data_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:106]   --->   Operation 68 'readreq' 'data_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %zext_ln106, i64 %v_read" [fpga/kernel.cpp:106]   --->   Operation 69 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln106_1, i32 3, i32 63" [fpga/kernel.cpp:106]   --->   Operation 70 'partselect' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 71 [1/1] (7.30ns)   --->   "%data = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:106]   --->   Operation 71 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i61 %trunc_ln106_1" [fpga/kernel.cpp:106]   --->   Operation 72 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i64 %gmem0, i64 %sext_ln106_1" [fpga/kernel.cpp:106]   --->   Operation 73 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (7.30ns)   --->   "%gmem0_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_4, i32 1" [fpga/kernel.cpp:106]   --->   Operation 74 'writereq' 'gmem0_addr_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 75 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (7.30ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_4, i64 %data, i8 255" [fpga/kernel.cpp:106]   --->   Operation 76 'write' 'write_ln106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 77 [5/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 77 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 78 [4/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 78 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 79 [3/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 79 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 80 [2/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 80 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 81 [1/5] (7.30ns)   --->   "%gmem0_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_4" [fpga/kernel.cpp:106]   --->   Operation 81 'writeresp' 'gmem0_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%or_ln107 = or i11 %shl_ln4, i11 8" [fpga/kernel.cpp:107]   --->   Operation 82 'or' 'or_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%zext_ln107 = zext i11 %or_ln107" [fpga/kernel.cpp:107]   --->   Operation 83 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln107 = add i64 %zext_ln107, i64 %v_read" [fpga/kernel.cpp:107]   --->   Operation 84 'add' 'add_ln107' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107, i32 3, i32 63" [fpga/kernel.cpp:107]   --->   Operation 85 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i61 %trunc_ln1" [fpga/kernel.cpp:107]   --->   Operation 86 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i64 %gmem0, i64 %sext_ln107" [fpga/kernel.cpp:107]   --->   Operation 87 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [8/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 88 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 89 [7/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 89 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 90 [6/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 90 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 91 [5/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 91 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 92 [4/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 92 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 93 [3/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 93 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 94 [2/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 94 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 95 [1/8] (7.30ns)   --->   "%data_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_5, i32 1" [fpga/kernel.cpp:107]   --->   Operation 95 'readreq' 'data_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%or_ln107_1 = or i11 %shl_ln4, i11 120" [fpga/kernel.cpp:107]   --->   Operation 96 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%zext_ln107_1 = zext i11 %or_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 97 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln107_1 = add i64 %zext_ln107_1, i64 %v_read" [fpga/kernel.cpp:107]   --->   Operation 98 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln107_1, i32 3, i32 63" [fpga/kernel.cpp:107]   --->   Operation 99 'partselect' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 100 [1/1] (7.30ns)   --->   "%data_2 = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_5" [fpga/kernel.cpp:107]   --->   Operation 100 'read' 'data_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i61 %trunc_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 101 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i64 %gmem0, i64 %sext_ln107_1" [fpga/kernel.cpp:107]   --->   Operation 102 'getelementptr' 'gmem0_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (7.30ns)   --->   "%gmem0_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr_6, i32 1" [fpga/kernel.cpp:107]   --->   Operation 103 'writereq' 'gmem0_addr_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln508_2 = trunc i64 %data_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 104 'trunc' 'trunc_ln508_2' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr_6, i64 %data_2, i8 255" [fpga/kernel.cpp:107]   --->   Operation 105 'write' 'write_ln107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 106 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 107 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 108 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln526_2 = bitcast i64 %t_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:108]   --->   Operation 109 'bitcast' 'bitcast_ln526_2' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 110 '%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2'
ST_26 : Operation 110 [5/5] (4.34ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 110 'dadd' 'add5' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 111 [5/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 111 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 112 [4/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 112 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 113 [4/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 113 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 114 [3/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 114 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 115 [3/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 115 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 116 [2/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 116 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 117 [2/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 117 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 118 [1/5] (5.06ns)   --->   "%add5 = dadd i64 %bitcast_ln526, i64 %bitcast_ln526_2" [fpga/kernel.cpp:108]   --->   Operation 118 'dadd' 'add5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%w_load_2 = load i64 %w" [fpga/kernel.cpp:108]   --->   Operation 119 'load' 'w_load_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 120 [1/5] (7.30ns)   --->   "%gmem0_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr_6" [fpga/kernel.cpp:107]   --->   Operation 120 'writeresp' 'gmem0_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : [1/1] (0.72ns)   --->   Input mux for Operation 121 '%w_3 = dadd i64 %w_load_2, i64 %add5'
ST_31 : Operation 121 [5/5] (4.34ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 121 'dadd' 'w_3' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 130 'load' 'w_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_5_out, i64 %w_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.06>
ST_32 : Operation 122 [4/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 122 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.06>
ST_33 : Operation 123 [3/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 123 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.06>
ST_34 : Operation 124 [2/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 124 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.49>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [fpga/kernel.cpp:86]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fpga/kernel.cpp:104]   --->   Operation 126 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/5] (5.06ns)   --->   "%w_3 = dadd i64 %w_load_2, i64 %add5" [fpga/kernel.cpp:108]   --->   Operation 127 'dadd' 'w_3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln104 = store i64 %w_3, i64 %w" [fpga/kernel.cpp:104]   --->   Operation 128 'store' 'store_ln104' <Predicate = true> <Delay = 0.42>
ST_35 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc136" [fpga/kernel.cpp:104]   --->   Operation 129 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                      (alloca           ) [ 011111111111111111111111111111111111]
iy                     (alloca           ) [ 010000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000]
v_read                 (read             ) [ 011111111111111111111111100000000000]
w_1_reload_read        (read             ) [ 000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000]
iy_1                   (load             ) [ 000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000000000]
icmp_ln104             (icmp             ) [ 011111111111111111111111111111110000]
br_ln104               (br               ) [ 000000000000000000000000000000000000]
shl_ln4                (bitconcatenate   ) [ 011111111111111111111111100000000000]
or_ln106               (or               ) [ 000000000000000000000000000000000000]
zext_ln106_1           (zext             ) [ 000000000000000000000000000000000000]
add_ln106              (add              ) [ 000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 001000000000000000000000000000000000]
add_ln104              (add              ) [ 000000000000000000000000000000000000]
store_ln104            (store            ) [ 000000000000000000000000000000000000]
sext_ln106             (sext             ) [ 000000000000000000000000000000000000]
gmem0_addr             (getelementptr    ) [ 011111111110000000000000000000000000]
zext_ln106             (zext             ) [ 000000000000000000000000000000000000]
data_8_req             (readreq          ) [ 000000000000000000000000000000000000]
add_ln106_1            (add              ) [ 000000000000000000000000000000000000]
trunc_ln106_1          (partselect       ) [ 001000000010000000000000000000000000]
data                   (read             ) [ 000100000001000000000000000000000000]
sext_ln106_1           (sext             ) [ 000000000000000000000000000000000000]
gmem0_addr_4           (getelementptr    ) [ 011110000001111110000000000000000000]
gmem0_addr_10_req      (writereq         ) [ 000000000000000000000000000000000000]
trunc_ln508            (trunc            ) [ 011110000001111111111111111000000000]
write_ln106            (write            ) [ 000000000000000000000000000000000000]
gmem0_addr_10_resp     (writeresp        ) [ 000000000000000000000000000000000000]
or_ln107               (or               ) [ 000000000000000000000000000000000000]
zext_ln107             (zext             ) [ 000000000000000000000000000000000000]
add_ln107              (add              ) [ 000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 010000000000000001000000000000000000]
sext_ln107             (sext             ) [ 000000000000000000000000000000000000]
gmem0_addr_5           (getelementptr    ) [ 011110000000000000111111110000000000]
data_9_req             (readreq          ) [ 000000000000000000000000000000000000]
or_ln107_1             (or               ) [ 000000000000000000000000000000000000]
zext_ln107_1           (zext             ) [ 000000000000000000000000000000000000]
add_ln107_1            (add              ) [ 000000000000000000000000000000000000]
trunc_ln107_1          (partselect       ) [ 010000000000000000000000010000000000]
data_2                 (read             ) [ 001000000000000000000000001000000000]
sext_ln107_1           (sext             ) [ 000000000000000000000000000000000000]
gmem0_addr_6           (getelementptr    ) [ 011110000000000000000000001111110000]
gmem0_addr_12_req      (writereq         ) [ 000000000000000000000000000000000000]
trunc_ln508_2          (trunc            ) [ 001000000000000000000000001000000000]
write_ln107            (write            ) [ 000000000000000000000000000000000000]
t                      (bitconcatenate   ) [ 000000000000000000000000000000000000]
bitcast_ln526          (bitcast          ) [ 011110000000000000000000000111100000]
t_2                    (bitconcatenate   ) [ 000000000000000000000000000000000000]
bitcast_ln526_2        (bitcast          ) [ 011110000000000000000000000111100000]
add5                   (dadd             ) [ 011110000000000000000000000000011111]
w_load_2               (load             ) [ 011110000000000000000000000000001111]
gmem0_addr_12_resp     (writeresp        ) [ 000000000000000000000000000000000000]
speclooptripcount_ln86 (speclooptripcount) [ 000000000000000000000000000000000000]
specloopname_ln104     (specloopname     ) [ 000000000000000000000000000000000000]
w_3                    (dadd             ) [ 000000000000000000000000000000000000]
store_ln104            (store            ) [ 000000000000000000000000000000000000]
br_ln104               (br               ) [ 000000000000000000000000000000000000]
w_load                 (load             ) [ 000000000000000000000000000000000000]
write_ln0              (write            ) [ 000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_5_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_5_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="w_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="iy_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iy/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="w_1_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_8_req/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="8"/>
<pin id="114" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_writeresp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_10_req/10 gmem0_addr_10_resp/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln106_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="0" index="3" bw="1" slack="0"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_9_req/17 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_2_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="8"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2/25 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_writeresp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_12_req/25 gmem0_addr_12_resp/27 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln107_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="0" index="2" bw="64" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/26 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/31 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add5/26 w_3/31 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="iy_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iy_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln104_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln106_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln106_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln106_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="61" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln104_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln104_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln106_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="61" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="gmem0_addr_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln106_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="8"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln106_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="8"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln106_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="61" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_1/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln106_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="61" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_1/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gmem0_addr_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_4/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln508_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="63" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln107_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="15"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln107_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/16 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln107_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="15"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/16 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="61" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln107_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="61" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/17 "/>
</bind>
</comp>

<comp id="304" class="1004" name="gmem0_addr_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_5/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln107_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="23"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_1/24 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln107_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/24 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln107_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="23"/>
<pin id="323" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/24 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln107_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="61" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_1/24 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln107_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="61" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_1/25 "/>
</bind>
</comp>

<comp id="338" class="1004" name="gmem0_addr_6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_6/25 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln508_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508_2/25 "/>
</bind>
</comp>

<comp id="349" class="1004" name="t_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="63" slack="16"/>
<pin id="353" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/26 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bitcast_ln526_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/26 "/>
</bind>
</comp>

<comp id="361" class="1004" name="t_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="63" slack="1"/>
<pin id="365" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/26 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln526_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526_2/26 "/>
</bind>
</comp>

<comp id="373" class="1004" name="w_load_2_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="30"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_2/31 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln104_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="34"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="382" class="1004" name="w_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="30"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/31 "/>
</bind>
</comp>

<comp id="386" class="1005" name="w_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="394" class="1005" name="iy_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iy "/>
</bind>
</comp>

<comp id="401" class="1005" name="v_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="8"/>
<pin id="403" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="v_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln104_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="412" class="1005" name="shl_ln4_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="8"/>
<pin id="414" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="61" slack="1"/>
<pin id="421" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="424" class="1005" name="gmem0_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="trunc_ln106_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="61" slack="1"/>
<pin id="432" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="data_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="440" class="1005" name="gmem0_addr_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="trunc_ln508_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="63" slack="16"/>
<pin id="448" dir="1" index="1" bw="63" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln508 "/>
</bind>
</comp>

<comp id="451" class="1005" name="trunc_ln1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="61" slack="1"/>
<pin id="453" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="gmem0_addr_5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="trunc_ln107_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="61" slack="1"/>
<pin id="464" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="data_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="gmem0_addr_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_6 "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln508_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="63" slack="1"/>
<pin id="480" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln508_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="bitcast_ln526_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln526 "/>
</bind>
</comp>

<comp id="488" class="1005" name="bitcast_ln526_2_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln526_2 "/>
</bind>
</comp>

<comp id="493" class="1005" name="add5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="w_load_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="98" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="181" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="92" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="181" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="276"><net_src comp="111" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="342"><net_src comp="2" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="348"><net_src comp="139" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="381"><net_src comp="167" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="389"><net_src comp="84" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="88" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="404"><net_src comp="92" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="411"><net_src comp="184" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="190" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="422"><net_src comp="214" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="427"><net_src comp="238" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="433"><net_src comp="253" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="438"><net_src comp="111" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="443"><net_src comp="266" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="449"><net_src comp="273" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="454"><net_src comp="291" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="459"><net_src comp="304" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="465"><net_src comp="325" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="470"><net_src comp="139" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="475"><net_src comp="338" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="481"><net_src comp="345" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="486"><net_src comp="356" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="491"><net_src comp="368" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="496"><net_src comp="167" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="501"><net_src comp="373" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {10 11 12 13 14 15 16 25 26 27 28 29 30 31 }
	Port: w_5_out | {31 }
 - Input state : 
	Port: kernel_Pipeline_VITIS_LOOP_104_7 : w_1_reload | {1 }
	Port: kernel_Pipeline_VITIS_LOOP_104_7 : gmem0 | {2 3 4 5 6 7 8 9 10 17 18 19 20 21 22 23 24 25 }
	Port: kernel_Pipeline_VITIS_LOOP_104_7 : v | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		iy_1 : 1
		icmp_ln104 : 2
		br_ln104 : 3
		shl_ln4 : 2
		or_ln106 : 3
		zext_ln106_1 : 3
		add_ln106 : 4
		trunc_ln : 5
		add_ln104 : 2
		store_ln104 : 3
	State 2
		gmem0_addr : 1
		data_8_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln106_1 : 1
		trunc_ln106_1 : 2
	State 10
		gmem0_addr_4 : 1
		gmem0_addr_10_req : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		add_ln107 : 1
		trunc_ln1 : 2
	State 17
		gmem0_addr_5 : 1
		data_9_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		add_ln107_1 : 1
		trunc_ln107_1 : 2
	State 25
		gmem0_addr_6 : 1
		gmem0_addr_12_req : 2
	State 26
		bitcast_ln526 : 1
		bitcast_ln526_2 : 1
		add5 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
		w_3 : 1
		write_ln0 : 1
	State 32
	State 33
	State 34
	State 35
		store_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   dadd   |         grp_fu_167         |    3    |   445   |   782   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln106_fu_208      |    0    |    0    |    71   |
|          |      add_ln104_fu_224      |    0    |    0    |    12   |
|    add   |     add_ln106_1_fu_248     |    0    |    0    |    71   |
|          |      add_ln107_fu_286      |    0    |    0    |    71   |
|          |     add_ln107_1_fu_320     |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln104_fu_184     |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      v_read_read_fu_92     |    0    |    0    |    0    |
|   read   | w_1_reload_read_read_fu_98 |    0    |    0    |    0    |
|          |      data_read_fu_111      |    0    |    0    |    0    |
|          |     data_2_read_fu_139     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_104     |    0    |    0    |    0    |
|          |     grp_readreq_fu_132     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_116    |    0    |    0    |    0    |
|          |    grp_writeresp_fu_144    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  write_ln106_write_fu_123  |    0    |    0    |    0    |
|   write  |  write_ln107_write_fu_151  |    0    |    0    |    0    |
|          |   write_ln0_write_fu_160   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       shl_ln4_fu_190       |    0    |    0    |    0    |
|bitconcatenate|          t_fu_349          |    0    |    0    |    0    |
|          |         t_2_fu_361         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln106_fu_198      |    0    |    0    |    0    |
|    or    |       or_ln107_fu_277      |    0    |    0    |    0    |
|          |      or_ln107_1_fu_311     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln106_1_fu_204    |    0    |    0    |    0    |
|   zext   |      zext_ln106_fu_245     |    0    |    0    |    0    |
|          |      zext_ln107_fu_282     |    0    |    0    |    0    |
|          |     zext_ln107_1_fu_316    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_214      |    0    |    0    |    0    |
|partselect|    trunc_ln106_1_fu_253    |    0    |    0    |    0    |
|          |      trunc_ln1_fu_291      |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_325    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln106_fu_235     |    0    |    0    |    0    |
|   sext   |     sext_ln106_1_fu_263    |    0    |    0    |    0    |
|          |      sext_ln107_fu_301     |    0    |    0    |    0    |
|          |     sext_ln107_1_fu_335    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln508_fu_273     |    0    |    0    |    0    |
|          |    trunc_ln508_2_fu_345    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   445   |   1090  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add5_reg_493     |   64   |
|bitcast_ln526_2_reg_488|   64   |
| bitcast_ln526_reg_483 |   64   |
|     data_2_reg_467    |   64   |
|      data_reg_435     |   64   |
|  gmem0_addr_4_reg_440 |   64   |
|  gmem0_addr_5_reg_456 |   64   |
|  gmem0_addr_6_reg_472 |   64   |
|   gmem0_addr_reg_424  |   64   |
|   icmp_ln104_reg_408  |    1   |
|       iy_reg_394      |    4   |
|    shl_ln4_reg_412    |   11   |
| trunc_ln106_1_reg_430 |   61   |
| trunc_ln107_1_reg_462 |   61   |
|   trunc_ln1_reg_451   |   61   |
| trunc_ln508_2_reg_478 |   63   |
|  trunc_ln508_reg_446  |   63   |
|    trunc_ln_reg_419   |   61   |
|     v_read_reg_401    |   64   |
|    w_load_2_reg_498   |   64   |
|       w_reg_386       |   64   |
+-----------------------+--------+
|         Total         |  1154  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_104  |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_116 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_116 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_132  |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_144 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_144 |  p1  |   2  |  64  |   128  ||    9    |
|      grp_fu_167      |  p0  |   4  |  64  |   256  ||    20   |
|      grp_fu_167      |  p1  |   3  |  64  |   192  ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   964  ||  3.563  ||    70   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |  1090  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   70   |
|  Register |    -   |    -   |  1154  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |  1599  |  1160  |
+-----------+--------+--------+--------+--------+
