{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637118908459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637118908459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 12:15:08 2021 " "Processing started: Wed Nov 17 12:15:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637118908459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637118908459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mulmul -c mulmul " "Command: quartus_map --read_settings_files=on --write_settings_files=off mulmul -c mulmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637118908459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637118908584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/sign/unsign.v 3 3 " "Found 3 design units, including 3 entities, in source file /altera/sign/unsign.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../sign/unsign.v" "" { Text "D:/altera/sign/unsign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908603 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "../sign/unsign.v" "" { Text "D:/altera/sign/unsign.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908603 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsign " "Found entity 3: unsign" {  } { { "../sign/unsign.v" "" { Text "D:/altera/sign/unsign.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637118908603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/signed/smul.v 3 3 " "Found 3 design units, including 3 entities, in source file /altera/signed/smul.v" { { "Info" "ISGN_ENTITY_NAME" "1 smul " "Found entity 1: smul" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908604 ""} { "Info" "ISGN_ENTITY_NAME" "2 controllers " "Found entity 2: controllers" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908604 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapaths " "Found entity 3: datapaths" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637118908604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/signed/mulmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/signed/mulmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mulmul " "Found entity 1: mulmul" {  } { { "../signed/mulmul.v" "" { Text "D:/altera/signed/mulmul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637118908605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637118908605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addshift mulmul.v(13) " "Verilog HDL Implicit Net warning at mulmul.v(13): created implicit net for \"addshift\"" {  } { { "../signed/mulmul.v" "" { Text "D:/altera/signed/mulmul.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637118908605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub mulmul.v(13) " "Verilog HDL Implicit Net warning at mulmul.v(13): created implicit net for \"sub\"" {  } { { "../signed/mulmul.v" "" { Text "D:/altera/signed/mulmul.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637118908605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mulmul " "Elaborating entity \"mulmul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637118908618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u1\"" {  } { { "../signed/mulmul.v" "u1" { Text "D:/altera/signed/mulmul.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637118908619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u2 " "Elaborating entity \"controller\" for hierarchy \"controller:u2\"" {  } { { "../signed/mulmul.v" "u2" { Text "D:/altera/signed/mulmul.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637118908620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapaths datapaths:u3 " "Elaborating entity \"datapaths\" for hierarchy \"datapaths:u3\"" {  } { { "../signed/mulmul.v" "u3" { Text "D:/altera/signed/mulmul.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637118908621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllers controllers:u4 " "Elaborating entity \"controllers\" for hierarchy \"controllers:u4\"" {  } { { "../signed/mulmul.v" "u4" { Text "D:/altera/signed/mulmul.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637118908622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smul.v(22) " "Verilog HDL assignment warning at smul.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637118908622 "|mulmul|controllers:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smul.v(25) " "Verilog HDL assignment warning at smul.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637118908622 "|mulmul|controllers:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smul.v(26) " "Verilog HDL assignment warning at smul.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637118908622 "|mulmul|controllers:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 smul.v(26) " "Verilog HDL assignment warning at smul.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../signed/smul.v" "" { Text "D:/altera/signed/smul.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1637118908622 "|mulmul|controllers:u4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637118908910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1637118908986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637118909044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637118909044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637118909059 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637118909059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637118909059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637118909059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637118909068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 12:15:09 2021 " "Processing ended: Wed Nov 17 12:15:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637118909068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637118909068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637118909068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637118909068 ""}
