<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p950" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_950{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_950{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_950{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_950{left:69px;bottom:694px;}
#t5_950{left:95px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t6_950{left:235px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t7_950{left:95px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_950{left:95px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_950{left:69px;bottom:638px;}
#ta_950{left:95px;bottom:641px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#tb_950{left:319px;bottom:641px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#tc_950{left:95px;bottom:624px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_950{left:95px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#te_950{left:424px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tf_950{left:69px;bottom:581px;}
#tg_950{left:95px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_950{left:380px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_950{left:95px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_950{left:95px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_950{left:95px;bottom:534px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_950{left:197px;bottom:541px;}
#tm_950{left:211px;bottom:534px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_950{left:95px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_950{left:69px;bottom:491px;}
#tp_950{left:95px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_950{left:269px;bottom:494px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_950{left:95px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_950{left:95px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_950{left:95px;bottom:436px;}
#tu_950{left:121px;bottom:436px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_950{left:384px;bottom:436px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_950{left:121px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tx_950{left:121px;bottom:403px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ty_950{left:95px;bottom:378px;}
#tz_950{left:121px;bottom:378px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t10_950{left:365px;bottom:378px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#t11_950{left:121px;bottom:361px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_950{left:121px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_950{left:95px;bottom:322px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_950{left:69px;bottom:295px;}
#t15_950{left:95px;bottom:299px;letter-spacing:-0.17px;word-spacing:-0.56px;}
#t16_950{left:177px;bottom:299px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#t17_950{left:95px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_950{left:95px;bottom:265px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_950{left:95px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_950{left:69px;bottom:180px;letter-spacing:0.15px;}
#t1b_950{left:150px;bottom:180px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t1c_950{left:69px;bottom:155px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_950{left:69px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1e_950{left:69px;bottom:114px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_950{left:80px;bottom:1010px;letter-spacing:-0.13px;}
#t1g_950{left:182px;bottom:1010px;letter-spacing:-0.2px;}
#t1h_950{left:292px;bottom:1010px;letter-spacing:-0.11px;}
#t1i_950{left:292px;bottom:993px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_950{left:80px;bottom:964px;letter-spacing:-0.14px;}
#t1k_950{left:182px;bottom:964px;letter-spacing:-0.14px;}
#t1l_950{left:292px;bottom:964px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_950{left:80px;bottom:935px;letter-spacing:-0.13px;}
#t1n_950{left:182px;bottom:935px;letter-spacing:-0.14px;}
#t1o_950{left:292px;bottom:935px;letter-spacing:-0.11px;}
#t1p_950{left:292px;bottom:918px;letter-spacing:-0.12px;}
#t1q_950{left:292px;bottom:901px;letter-spacing:-0.12px;}
#t1r_950{left:701px;bottom:908px;}
#t1s_950{left:715px;bottom:901px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_950{left:292px;bottom:885px;letter-spacing:-0.12px;}
#t1u_950{left:612px;bottom:891px;}
#t1v_950{left:80px;bottom:855px;letter-spacing:-0.11px;}
#t1w_950{left:182px;bottom:855px;letter-spacing:-0.13px;}
#t1x_950{left:292px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1y_950{left:292px;bottom:839px;letter-spacing:-0.11px;}
#t1z_950{left:72px;bottom:808px;letter-spacing:-0.14px;}
#t20_950{left:71px;bottom:789px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t21_950{left:491px;bottom:789px;letter-spacing:-0.08px;}
#t22_950{left:528px;bottom:789px;letter-spacing:-0.1px;word-spacing:-0.49px;}
#t23_950{left:86px;bottom:772px;letter-spacing:-0.09px;}
#t24_950{left:114px;bottom:772px;letter-spacing:-0.11px;}
#t25_950{left:71px;bottom:753px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t26_950{left:496px;bottom:753px;letter-spacing:-0.07px;}
#t27_950{left:533px;bottom:753px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t28_950{left:86px;bottom:736px;letter-spacing:-0.08px;}
#t29_950{left:114px;bottom:736px;letter-spacing:-0.06px;}
#t2a_950{left:143px;bottom:736px;letter-spacing:-0.1px;}
#t2b_950{left:260px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2c_950{left:345px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2d_950{left:80px;bottom:1054px;letter-spacing:-0.05px;}
#t2e_950{left:80px;bottom:1039px;letter-spacing:-0.12px;}
#t2f_950{left:182px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2g_950{left:292px;bottom:1054px;letter-spacing:-0.12px;}

.s1_950{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_950{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_950{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_950{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_950{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_950{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_950{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_950{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_950{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_950{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_950{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
.sc_950{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sd_950{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts950" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg950Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg950" style="-webkit-user-select: none;"><object width="935" height="1210" data="950/950.svg" type="image/svg+xml" id="pdf950" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_950" class="t s1_950">25-8 </span><span id="t2_950" class="t s1_950">Vol. 3C </span>
<span id="t3_950" class="t s2_950">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_950" class="t s3_950">• </span><span id="t5_950" class="t s4_950">VMCS link pointer </span><span id="t6_950" class="t s5_950">(64 bits). If the “VMCS shadowing” VM-execution control is 1, the VMREAD and VMWRITE </span>
<span id="t7_950" class="t s5_950">instructions access the VMCS referenced by this pointer (see Section 25.10). Otherwise, software should set </span>
<span id="t8_950" class="t s5_950">this field to FFFFFFFF_FFFFFFFFH to avoid VM-entry failures (see Section 27.3.1.5). </span>
<span id="t9_950" class="t s3_950">• </span><span id="ta_950" class="t s4_950">VMX-preemption timer value </span><span id="tb_950" class="t s5_950">(32 bits). This field is supported only on processors that support the 1-setting </span>
<span id="tc_950" class="t s5_950">of the “activate VMX-preemption timer” VM-execution control. This field contains the value that the VMX- </span>
<span id="td_950" class="t s5_950">preemption timer will use following the next VM </span><span id="te_950" class="t s5_950">entry with that setting. See Section 26.5.1 and Section 27.7.4. </span>
<span id="tf_950" class="t s3_950">• </span><span id="tg_950" class="t s4_950">Page-directory-pointer-table entries </span><span id="th_950" class="t s5_950">(PDPTEs; 64 bits each). These four (4) fields (PDPTE0, PDPTE1, </span>
<span id="ti_950" class="t s5_950">PDPTE2, and PDPTE3) are supported only on processors that support the 1-setting of the “enable EPT” VM- </span>
<span id="tj_950" class="t s5_950">execution control. They correspond to the PDPTEs referenced by CR3 when PAE paging is in use (see Section </span>
<span id="tk_950" class="t s5_950">4.4 in the Intel </span>
<span id="tl_950" class="t s6_950">® </span>
<span id="tm_950" class="t s5_950">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). They are used only if </span>
<span id="tn_950" class="t s5_950">the “enable EPT” VM-execution control is 1. </span>
<span id="to_950" class="t s3_950">• </span><span id="tp_950" class="t s4_950">Guest interrupt status </span><span id="tq_950" class="t s5_950">(16 bits). This field is supported only on processors that support the 1-setting of the </span>
<span id="tr_950" class="t s5_950">“virtual-interrupt delivery” VM-execution control. It characterizes part of the guest’s virtual-APIC state and </span>
<span id="ts_950" class="t s5_950">does not correspond to any processor or APIC registers. It comprises two 8-bit subfields: </span>
<span id="tt_950" class="t s5_950">— </span><span id="tu_950" class="t s4_950">Requesting virtual interrupt (RVI)</span><span id="tv_950" class="t s5_950">. This is the low byte of the guest interrupt status. The processor </span>
<span id="tw_950" class="t s5_950">treats this value as the vector of the highest priority virtual interrupt that is requesting service. (The value </span>
<span id="tx_950" class="t s5_950">0 implies that there is no such interrupt.) </span>
<span id="ty_950" class="t s5_950">— </span><span id="tz_950" class="t s4_950">Servicing virtual interrupt (SVI)</span><span id="t10_950" class="t s5_950">. This is the high byte of the guest interrupt status. The processor treats </span>
<span id="t11_950" class="t s5_950">this value as the vector of the highest priority virtual interrupt that is in service. (The value 0 implies that </span>
<span id="t12_950" class="t s5_950">there is no such interrupt.) </span>
<span id="t13_950" class="t s5_950">See Chapter 30 for more information on the use of this field. </span>
<span id="t14_950" class="t s3_950">• </span><span id="t15_950" class="t s4_950">PML index </span><span id="t16_950" class="t s5_950">(16 bits). This field is supported only on processors that support the 1-setting of the “enable PML” </span>
<span id="t17_950" class="t s5_950">VM-execution control. It contains the logical index of the next entry in the page-modification log. Because the </span>
<span id="t18_950" class="t s5_950">page-modification log comprises 512 entries, the PML index is typically a value in the range 0–511. Details of </span>
<span id="t19_950" class="t s5_950">the page-modification log and use of the PML index are given in Section 29.3.6. </span>
<span id="t1a_950" class="t s7_950">25.5 </span><span id="t1b_950" class="t s7_950">HOST-STATE AREA </span>
<span id="t1c_950" class="t s5_950">This section describes fields contained in the host-state area of the VMCS. As noted earlier, processor state is </span>
<span id="t1d_950" class="t s5_950">loaded from these fields on every VM exit (see Section 28.5). </span>
<span id="t1e_950" class="t s5_950">All fields in the host-state area correspond to processor registers: </span>
<span id="t1f_950" class="t s8_950">14 </span><span id="t1g_950" class="t s8_950">BS </span><span id="t1h_950" class="t s8_950">When set, this bit indicates that a debug exception would have been triggered by single-step </span>
<span id="t1i_950" class="t s8_950">execution mode. </span>
<span id="t1j_950" class="t s8_950">15 </span><span id="t1k_950" class="t s8_950">Reserved </span><span id="t1l_950" class="t s8_950">VM entry fails if this bit is not 0. See Section 27.3.1.5. </span>
<span id="t1m_950" class="t s8_950">16 </span><span id="t1n_950" class="t s8_950">RTM </span><span id="t1o_950" class="t s8_950">When set, this bit indicates that a debug exception (#DB) or a breakpoint exception (#BP) </span>
<span id="t1p_950" class="t s8_950">occurred inside an RTM region while advanced debugging of RTM transactional regions was </span>
<span id="t1q_950" class="t s8_950">enabled (see Section 16.3.7, “RTM-Enabled Debugger Support,” of Intel </span>
<span id="t1r_950" class="t s6_950">® </span>
<span id="t1s_950" class="t s8_950">64 and IA-32 </span>
<span id="t1t_950" class="t s8_950">Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t1u_950" class="t s9_950">2 </span>
<span id="t1v_950" class="t s8_950">63:17 </span><span id="t1w_950" class="t s8_950">Reserved </span><span id="t1x_950" class="t s8_950">VM entry fails if these bits are not 0. See Section 27.3.1.5. Bits 63:32 exist only on processors </span>
<span id="t1y_950" class="t s8_950">that support Intel 64 architecture. </span>
<span id="t1z_950" class="t sa_950">NOTES: </span>
<span id="t20_950" class="t s8_950">1. In general, the format of this field matches that of DR6. However, DR6 </span><span id="t21_950" class="t sb_950">clears </span><span id="t22_950" class="t s8_950">bit 11 to indicate detection of a bus lock, while this field </span>
<span id="t23_950" class="t sb_950">sets </span><span id="t24_950" class="t s8_950">the bit to indicate that condition. </span>
<span id="t25_950" class="t s8_950">2. In general, the format of this field matches that of DR6. However, DR6 </span><span id="t26_950" class="t sb_950">clears </span><span id="t27_950" class="t s8_950">bit 16 to indicate an RTM-related exception, while this </span>
<span id="t28_950" class="t s8_950">field </span><span id="t29_950" class="t sb_950">sets </span><span id="t2a_950" class="t s8_950">the bit to indicate that condition. </span>
<span id="t2b_950" class="t sc_950">Table 25-4. </span><span id="t2c_950" class="t sc_950">Format of Pending-Debug-Exceptions (Contd.) </span>
<span id="t2d_950" class="t sd_950">Bit </span>
<span id="t2e_950" class="t sd_950">Position(s) </span>
<span id="t2f_950" class="t sd_950">Bit Name </span><span id="t2g_950" class="t sd_950">Notes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
