{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650058876101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650058876102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:41:15 2022 " "Processing started: Fri Apr 15 23:41:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650058876102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058876102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping-pong -c ping-pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off ping-pong -c ping-pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058876102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650058876339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650058876339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping-pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ping-pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ping_pong-arch " "Found design unit 1: ping_pong-arch" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ping_pong " "Found entity 1: ping_pong" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-arch " "Found design unit 1: uart_receiver-arch" {  } { { "uart_receiver.vhd" "" { Text "/home/tomek/vhdl/ping-pong/uart_receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888355 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.vhd" "" { Text "/home/tomek/vhdl/ping-pong/uart_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "/home/tomek/vhdl/ping-pong/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888357 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "/home/tomek/vhdl/ping-pong/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-arch " "Found design unit 1: vga_controller-arch" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888358 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 board-arch " "Found design unit 1: board-arch" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888359 ""} { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_controller-arch " "Found design unit 1: text_controller-arch" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888360 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_controller " "Found entity 1: text_controller" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650058888360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ping_pong " "Elaborating entity \"ping_pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650058888427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vga_controller A:arch " "Elaborating entity \"vga_controller\" using architecture \"A:arch\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "ping-pong.vhd" "vga_controller" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058888569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_x vga_controller.vhd(34) " "Verilog HDL or VHDL warning at vga_controller.vhd(34): object \"pix_x\" assigned a value but never read" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650058888572 "|ping_pong|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_y vga_controller.vhd(34) " "Verilog HDL or VHDL warning at vga_controller.vhd(34): object \"pix_y\" assigned a value but never read" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650058888572 "|ping_pong|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "board board:board_controller A:arch " "Elaborating entity \"board\" using architecture \"A:arch\" for hierarchy \"board:board_controller\"" {  } { { "ping-pong.vhd" "board_controller" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058888587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player1_btn board_controller.vhd(185) " "VHDL Process Statement warning at board_controller.vhd(185): signal \"player1_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888594 "|ping_pong|board:board_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player1_btn board_controller.vhd(187) " "VHDL Process Statement warning at board_controller.vhd(187): signal \"player1_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888594 "|ping_pong|board:board_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player2_btn board_controller.vhd(205) " "VHDL Process Statement warning at board_controller.vhd(205): signal \"player2_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888595 "|ping_pong|board:board_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player2_btn board_controller.vhd(207) " "VHDL Process Statement warning at board_controller.vhd(207): signal \"player2_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888595 "|ping_pong|board:board_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_delta_next board_controller.vhd(248) " "VHDL Process Statement warning at board_controller.vhd(248): signal \"ball_x_delta_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888597 "|ping_pong|board:board_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_delta_next board_controller.vhd(248) " "VHDL Process Statement warning at board_controller.vhd(248): signal \"ball_y_delta_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888597 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[0\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[0\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888613 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[1\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[1\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888613 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[2\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[2\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[3\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[3\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[4\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[4\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[5\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[5\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[6\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[6\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[7\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[7\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[8\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[8\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[9\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[9\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[10\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[10\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[11\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[11\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[12\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[12\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888614 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[13\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[13\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[14\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[14\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[15\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[15\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[16\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[16\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[17\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[17\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[18\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[18\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[19\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[19\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[20\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[20\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[21\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[21\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[22\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[22\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[23\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[23\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[24\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[24\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[25\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[25\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[26\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[26\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[27\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[27\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[28\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[28\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[29\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[29\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888615 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[30\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[30\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player1_score\[31\] board_controller.vhd(225) " "Inferred latch for \"player1_score\[31\]\" at board_controller.vhd(225)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[0\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[0\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[1\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[1\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[2\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[2\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[3\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[3\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[4\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[4\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[5\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[5\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[6\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[6\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[7\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[7\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[8\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[8\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[9\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[9\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[10\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[10\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[11\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[11\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[12\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[12\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[13\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[13\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888616 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[14\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[14\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[15\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[15\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[16\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[16\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[17\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[17\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[18\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[18\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[19\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[19\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[20\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[20\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888617 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[21\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[21\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[22\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[22\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[23\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[23\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[24\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[24\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[25\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[25\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[26\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[26\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[27\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[27\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[28\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[28\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[29\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[29\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[30\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[30\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player2_score\[31\] board_controller.vhd(224) " "Inferred latch for \"player2_score\[31\]\" at board_controller.vhd(224)" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888618 "|ping_pong|board:board_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "text_controller board:board_controller\|text_controller:text_controller A:arch " "Elaborating entity \"text_controller\" using architecture \"A:arch\" for hierarchy \"board:board_controller\|text_controller:text_controller\"" {  } { { "board_controller.vhd" "text_controller" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058888668 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_x_l text_controller.vhd(30) " "VHDL Signal Declaration warning at text_controller.vhd(30): used explicit default value for signal \"score_x_l\" because signal was never assigned a value" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650058888669 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inst_text text_controller.vhd(46) " "VHDL Signal Declaration warning at text_controller.vhd(46): used explicit default value for signal \"inst_text\" because signal was never assigned a value" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650058888669 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inst_x_l text_controller.vhd(47) " "VHDL Signal Declaration warning at text_controller.vhd(47): used explicit default value for signal \"inst_x_l\" because signal was never assigned a value" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650058888670 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "end_x_l text_controller.vhd(67) " "VHDL Signal Declaration warning at text_controller.vhd(67): used explicit default value for signal \"end_x_l\" because signal was never assigned a value" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650058888670 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_on text_controller.vhd(178) " "VHDL Process Statement warning at text_controller.vhd(178): signal \"end_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650058888674 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "text_rgb text_controller.vhd(172) " "VHDL Process Statement warning at text_controller.vhd(172): inferring latch(es) for signal or variable \"text_rgb\", which holds its previous value in one or more paths through the process" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650058888674 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[0\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[0\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[1\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[1\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[2\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[2\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[3\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[3\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[4\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[4\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[5\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[5\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[6\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[6\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[7\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[7\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[8\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[8\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888679 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[9\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[9\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888680 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[10\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[10\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888680 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_rgb\[11\] text_controller.vhd(172) " "Inferred latch for \"text_rgb\[11\]\" at text_controller.vhd(172)" {  } { { "text_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058888680 "|ping_pong|board:board_controller|text_controller:text_controller"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "end_text " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"end_text\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1650058888690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_rom board:board_controller\|text_controller:text_controller\|font_rom:font_rom A:arch " "Elaborating entity \"font_rom\" using architecture \"A:arch\" for hierarchy \"board:board_controller\|text_controller:text_controller\|font_rom:font_rom\"" {  } { { "text_controller.vhd" "font_rom" { Text "/home/tomek/vhdl/ping-pong/text_controller.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058888698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_receiver uart_receiver:receiver A:arch " "Elaborating entity \"uart_receiver\" using architecture \"A:arch\" for hierarchy \"uart_receiver:receiver\"" {  } { { "ping-pong.vhd" "receiver" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058888741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650058892847 "|ping_pong|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650058892847 "|ping_pong|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650058892847 "|ping_pong|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650058892847 "|ping_pong|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650058892847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650058893020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650058904844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650058905322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650058905322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2492 " "Implemented 2492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650058906151 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650058906151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2468 " "Implemented 2468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650058906151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650058906151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650058906168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:41:46 2022 " "Processing ended: Fri Apr 15 23:41:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650058906168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650058906168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650058906168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650058906168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650058908490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650058908491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:41:47 2022 " "Processing started: Fri Apr 15 23:41:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650058908491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650058908491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650058908491 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650058908697 ""}
{ "Info" "0" "" "Project  = ping-pong" {  } {  } 0 0 "Project  = ping-pong" 0 0 "Fitter" 0 0 1650058908719 ""}
{ "Info" "0" "" "Revision = ping-pong" {  } {  } 0 0 "Revision = ping-pong" 0 0 "Fitter" 0 0 1650058908719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650058908883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650058908883 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ping-pong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ping-pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650058908928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650058909056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650058909056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650058909685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650058909724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650058910433 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650058910433 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650058910529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650058910529 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650058910531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650058910531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650058910531 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650058910531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650058910553 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650058911571 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "The Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650058912780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ping-pong.sdc " "Synopsys Design Constraints File file not found: 'ping-pong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650058912783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650058912783 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[1\]~7\|combout " "Node \"board_controller\|ball_x_delta_next\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datac " "Node \"board_controller\|process_3~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|combout " "Node \"board_controller\|process_3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~4\|dataa " "Node \"board_controller\|ball_x_delta_next\[31\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~4\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~5\|datab " "Node \"board_controller\|ball_x_delta_next\[31\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~5\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~6\|datad " "Node \"board_controller\|ball_x_delta_next\[31\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~6\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datab " "Node \"board_controller\|process_3~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[1\]~7\|datad " "Node \"board_controller\|ball_x_delta_next\[1\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~6\|datad " "Node \"board_controller\|ball_y_delta_next\[31\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~6\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~7\|datad " "Node \"board_controller\|ball_y_delta_next\[31\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~7\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~8\|datad " "Node \"board_controller\|ball_y_delta_next\[31\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~8\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~9\|datad " "Node \"board_controller\|ball_y_delta_next\[31\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~9\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|dataa " "Node \"board_controller\|process_3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[1\]~10\|datad " "Node \"board_controller\|ball_y_delta_next\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[1\]~10\|combout " "Node \"board_controller\|ball_y_delta_next\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datad " "Node \"board_controller\|process_3~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058912822 ""}  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 67 -1 0 } } { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1650058912822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650058912856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650058912856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650058912857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[0\] " "Destination node vga_controller:vga_controller\|v_counter\[0\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[1\] " "Destination node vga_controller:vga_controller\|v_counter\[1\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[2\] " "Destination node vga_controller:vga_controller\|v_counter\[2\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[3\] " "Destination node vga_controller:vga_controller\|v_counter\[3\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[4\] " "Destination node vga_controller:vga_controller\|v_counter\[4\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[5\] " "Destination node vga_controller:vga_controller\|v_counter\[5\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[6\] " "Destination node vga_controller:vga_controller\|v_counter\[6\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[7\] " "Destination node vga_controller:vga_controller\|v_counter\[7\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[8\] " "Destination node vga_controller:vga_controller\|v_counter\[8\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_controller\|v_counter\[9\] " "Destination node vga_controller:vga_controller\|v_counter\[9\]" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/vga_controller.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650058913126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650058913126 ""}  } { { "ping-pong.vhd" "" { Text "/home/tomek/vhdl/ping-pong/ping-pong.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650058913126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "board:board_controller\|refr_clk  " "Automatically promoted node board:board_controller\|refr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[1\] " "Destination node board:board_controller\|ball_x_reg\[1\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[2\] " "Destination node board:board_controller\|ball_x_reg\[2\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[3\] " "Destination node board:board_controller\|ball_x_reg\[3\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[4\] " "Destination node board:board_controller\|ball_x_reg\[4\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[5\] " "Destination node board:board_controller\|ball_x_reg\[5\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[6\] " "Destination node board:board_controller\|ball_x_reg\[6\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[7\] " "Destination node board:board_controller\|ball_x_reg\[7\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[8\] " "Destination node board:board_controller\|ball_x_reg\[8\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[9\] " "Destination node board:board_controller\|ball_x_reg\[9\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "board:board_controller\|ball_x_reg\[10\] " "Destination node board:board_controller\|ball_x_reg\[10\]" {  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 104 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650058913127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650058913127 ""}  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650058913127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_receiver:receiver\|is_received  " "Automatically promoted node uart_receiver:receiver\|is_received " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650058913127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_receiver:receiver\|Selector29~0 " "Destination node uart_receiver:receiver\|Selector29~0" {  } { { "uart_receiver.vhd" "" { Text "/home/tomek/vhdl/ping-pong/uart_receiver.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650058913127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650058913127 ""}  } { { "uart_receiver.vhd" "" { Text "/home/tomek/vhdl/ping-pong/uart_receiver.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650058913127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650058913938 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650058913942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650058913943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650058913950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650058913954 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650058913958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650058913959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650058913960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650058914086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650058914088 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650058914088 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 1 22 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 1 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650058914118 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650058914118 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650058914118 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650058914121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650058914121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650058914121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650058914470 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650058914566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650058917579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650058918414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650058918495 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650058928468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650058928468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650058938087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/tomek/vhdl/ping-pong/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650058941733 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650058941733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650058946431 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650058946431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650058946433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650058946726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650058946750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650058948965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650058948966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650058951351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650058952320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomek/vhdl/ping-pong/output_files/ping-pong.fit.smsg " "Generated suppressed messages file /home/tomek/vhdl/ping-pong/output_files/ping-pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650058952967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650058953964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:42:33 2022 " "Processing ended: Fri Apr 15 23:42:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650058953964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650058953964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650058953964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650058953964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650058955460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650058955461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:42:35 2022 " "Processing started: Fri Apr 15 23:42:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650058955461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650058955461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650058955461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650058955780 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650058957920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650058957996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650058959151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:42:39 2022 " "Processing ended: Fri Apr 15 23:42:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650058959151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650058959151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650058959151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650058959151 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650058959381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650058960349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650058960349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:42:40 2022 " "Processing started: Fri Apr 15 23:42:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650058960349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650058960349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ping-pong -c ping-pong " "Command: quartus_sta ping-pong -c ping-pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650058960350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650058960400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650058960575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650058960575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058960645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058960645 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "The Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650058961105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ping-pong.sdc " "Synopsys Design Constraints File file not found: 'ping-pong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650058961157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058961158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650058961167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_receiver:receiver\|is_received uart_receiver:receiver\|is_received " "create_clock -period 1.000 -name uart_receiver:receiver\|is_received uart_receiver:receiver\|is_received" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650058961167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_controller\|h_counter\[0\] vga_controller:vga_controller\|h_counter\[0\] " "create_clock -period 1.000 -name vga_controller:vga_controller\|h_counter\[0\] vga_controller:vga_controller\|h_counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650058961167 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650058961167 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[1\]~7\|combout " "Node \"board_controller\|ball_x_delta_next\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datad " "Node \"board_controller\|process_3~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|combout " "Node \"board_controller\|process_3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~4\|dataa " "Node \"board_controller\|ball_x_delta_next\[31\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~4\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~5\|dataa " "Node \"board_controller\|ball_x_delta_next\[31\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~5\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~6\|datab " "Node \"board_controller\|ball_x_delta_next\[31\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[31\]~6\|combout " "Node \"board_controller\|ball_x_delta_next\[31\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|dataa " "Node \"board_controller\|process_3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_x_delta_next\[1\]~7\|datad " "Node \"board_controller\|ball_x_delta_next\[1\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~6\|datad " "Node \"board_controller\|ball_y_delta_next\[31\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~6\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~7\|datac " "Node \"board_controller\|ball_y_delta_next\[31\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~7\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~8\|datac " "Node \"board_controller\|ball_y_delta_next\[31\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~8\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~9\|datab " "Node \"board_controller\|ball_y_delta_next\[31\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[31\]~9\|combout " "Node \"board_controller\|ball_y_delta_next\[31\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datab " "Node \"board_controller\|process_3~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[1\]~10\|datad " "Node \"board_controller\|ball_y_delta_next\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|ball_y_delta_next\[1\]~10\|combout " "Node \"board_controller\|ball_y_delta_next\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""} { "Warning" "WSTA_SCC_NODE" "board_controller\|process_3~12\|datac " "Node \"board_controller\|process_3~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650058961171 ""}  } { { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 67 -1 0 } } { "board_controller.vhd" "" { Text "/home/tomek/vhdl/ping-pong/board_controller.vhd" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1650058961171 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650058961181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650058961182 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650058961183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650058961189 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650058961205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650058961216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.209 " "Worst-case setup slack is -13.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.209           -1787.638 clk  " "  -13.209           -1787.638 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931            -107.821 vga_controller:vga_controller\|h_counter\[0\]  " "   -3.931            -107.821 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -23.454 uart_receiver:receiver\|is_received  " "   -2.897             -23.454 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058961217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.373 " "Worst-case hold slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -0.707 vga_controller:vga_controller\|h_counter\[0\]  " "   -0.373              -0.707 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk  " "    0.324               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 uart_receiver:receiver\|is_received  " "    0.343               0.000 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058961229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058961230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058961231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -367.780 clk  " "   -3.000            -367.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 vga_controller:vga_controller\|h_counter\[0\]  " "   -1.403             -18.239 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 uart_receiver:receiver\|is_received  " "   -1.403             -12.627 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058961233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058961233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650058961278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650058961323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650058968547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650058968831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650058968854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.034 " "Worst-case setup slack is -12.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.034           -1632.109 clk  " "  -12.034           -1632.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.487             -99.732 vga_controller:vga_controller\|h_counter\[0\]  " "   -3.487             -99.732 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591             -20.949 uart_receiver:receiver\|is_received  " "   -2.591             -20.949 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058968855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.325 " "Worst-case hold slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -0.614 vga_controller:vga_controller\|h_counter\[0\]  " "   -0.325              -0.614 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk  " "    0.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 uart_receiver:receiver\|is_received  " "    0.307               0.000 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058968865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058968866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058968867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -367.780 clk  " "   -3.000            -367.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 vga_controller:vga_controller\|h_counter\[0\]  " "   -1.403             -18.239 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 uart_receiver:receiver\|is_received  " "   -1.403             -12.627 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058968868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058968868 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650058968895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650058969181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650058969190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.913 " "Worst-case setup slack is -4.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913            -605.736 clk  " "   -4.913            -605.736 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549             -12.853 vga_controller:vga_controller\|h_counter\[0\]  " "   -1.549             -12.853 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -5.726 uart_receiver:receiver\|is_received  " "   -0.816              -5.726 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058969190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 vga_controller:vga_controller\|h_counter\[0\]  " "    0.126               0.000 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk  " "    0.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 uart_receiver:receiver\|is_received  " "    0.149               0.000 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058969199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058969200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650058969201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -271.165 clk  " "   -3.000            -271.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 vga_controller:vga_controller\|h_counter\[0\]  " "   -1.000             -13.000 vga_controller:vga_controller\|h_counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 uart_receiver:receiver\|is_received  " "   -1.000              -9.000 uart_receiver:receiver\|is_received " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650058969202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650058969202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650058970345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650058970377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650058970426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:42:50 2022 " "Processing ended: Fri Apr 15 23:42:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650058970426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650058970426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650058970426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650058970426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650058971623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650058971624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 23:42:51 2022 " "Processing started: Fri Apr 15 23:42:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650058971624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650058971624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ping-pong -c ping-pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650058971624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650058971969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ping-pong.vho /home/tomek/vhdl/ping-pong/simulation/modelsim/ simulation " "Generated file ping-pong.vho in folder \"/home/tomek/vhdl/ping-pong/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650058972604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650058972634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 23:42:52 2022 " "Processing ended: Fri Apr 15 23:42:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650058972634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650058972634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650058972634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650058972634 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650058972788 ""}
