Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat May  4 20:55:18 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_control_sets -verbose -file system_fpga_control_sets_placed.rpt
| Design       : system_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             193 |           84 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |             107 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             149 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal   |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------+-------------------------------------+----------------------------------+------------------+----------------+
|  clk_BUFG         |                                     | SOC/mips/dp/dpRegM/go_pulse_comb |                1 |              2 |
| ~clk_BUFG         |                                     | btn_rst_IBUF                     |                1 |              3 |
|  clk_BUFG         | SOC/mips/dp/dpRegM/q_reg[103]_2[0]  | btn_rst_IBUF                     |                1 |              4 |
| ~clk_BUFG         | SOC/fact/fact_acc/fsm/state         | btn_rst_IBUF                     |                1 |              4 |
|  clk_gen/clk__0   |                                     |                                  |                4 |             19 |
|  clk_BUFG         | SOC/fact/fact_acc/fsm/done_reg_0[0] | btn_rst_IBUF                     |                8 |             32 |
|  clk_BUFG         | SOC/mips/dp/dpRegM/q_reg[103]_1[0]  | btn_rst_IBUF                     |               10 |             32 |
|  hs_clk_IBUF_BUFG |                                     |                                  |                9 |             33 |
|  clk_BUFG         | SOC/mips/dp/dpRegM/E[0]             | btn_rst_IBUF                     |                9 |             37 |
|  clk_BUFG         | SOC/fact/fact_acc/fsm/E[0]          | btn_rst_IBUF                     |                7 |             40 |
| ~clk_BUFG         | SOC/mips/dp/csRegW/we_regW          |                                  |               12 |             96 |
|  clk_BUFG         |                                     | btn_rst_IBUF                     |               31 |            109 |
|  clk_BUFG         |                                     |                                  |               71 |            141 |
+-------------------+-------------------------------------+----------------------------------+------------------+----------------+


