Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_fft_wideband_real_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "fft_wideband_real_core.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : fft_wideband_real_core
Top Module Name                    : fft_wideband_real_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" in Library work.
Entity <dmg_62_5863af36f6036886> compiled.
Entity <dmg_62_5863af36f6036886> (Architecture <dmg_62_5863af36f6036886_a>) compiled.
Entity <bmg_62_82b2485d32f76714> compiled.
Entity <bmg_62_82b2485d32f76714> (Architecture <bmg_62_82b2485d32f76714_a>) compiled.
Entity <bmg_62_83efd1fdf9477a72> compiled.
Entity <bmg_62_83efd1fdf9477a72> (Architecture <bmg_62_83efd1fdf9477a72_a>) compiled.
Entity <cntr_11_0_813142b9460b2f27> compiled.
Entity <cntr_11_0_813142b9460b2f27> (Architecture <cntr_11_0_813142b9460b2f27_a>) compiled.
Entity <bmg_62_7061fc74b87e2931> compiled.
Entity <bmg_62_7061fc74b87e2931> (Architecture <bmg_62_7061fc74b87e2931_a>) compiled.
Entity <cntr_11_0_df2bb90b8fe02ecf> compiled.
Entity <cntr_11_0_df2bb90b8fe02ecf> (Architecture <cntr_11_0_df2bb90b8fe02ecf_a>) compiled.
Entity <cntr_11_0_9f5113eef58d42f3> compiled.
Entity <cntr_11_0_9f5113eef58d42f3> (Architecture <cntr_11_0_9f5113eef58d42f3_a>) compiled.
Entity <bmg_62_16e54f007b53b02e> compiled.
Entity <bmg_62_16e54f007b53b02e> (Architecture <bmg_62_16e54f007b53b02e_a>) compiled.
Entity <cntr_11_0_e0d381bcdb78c3cc> compiled.
Entity <cntr_11_0_e0d381bcdb78c3cc> (Architecture <cntr_11_0_e0d381bcdb78c3cc_a>) compiled.
Entity <bmg_62_66e53735c699b53b> compiled.
Entity <bmg_62_66e53735c699b53b> (Architecture <bmg_62_66e53735c699b53b_a>) compiled.
Entity <dmg_62_566eb4bdfcc3bc15> compiled.
Entity <dmg_62_566eb4bdfcc3bc15> (Architecture <dmg_62_566eb4bdfcc3bc15_a>) compiled.
Entity <bmg_62_89660d475f29ded2> compiled.
Entity <bmg_62_89660d475f29ded2> (Architecture <bmg_62_89660d475f29ded2_a>) compiled.
Entity <dmg_62_9d0957109dc92693> compiled.
Entity <dmg_62_9d0957109dc92693> (Architecture <dmg_62_9d0957109dc92693_a>) compiled.
Entity <bmg_62_a1b79e174d5a824f> compiled.
Entity <bmg_62_a1b79e174d5a824f> (Architecture <bmg_62_a1b79e174d5a824f_a>) compiled.
Entity <cntr_11_0_20f60aed18821bec> compiled.
Entity <cntr_11_0_20f60aed18821bec> (Architecture <cntr_11_0_20f60aed18821bec_a>) compiled.
Entity <bmg_62_daa5a8eb8c5c2eed> compiled.
Entity <bmg_62_daa5a8eb8c5c2eed> (Architecture <bmg_62_daa5a8eb8c5c2eed_a>) compiled.
Entity <bmg_62_66064026d4816b4e> compiled.
Entity <bmg_62_66064026d4816b4e> (Architecture <bmg_62_66064026d4816b4e_a>) compiled.
Entity <bmg_62_51321cc7c8e9865c> compiled.
Entity <bmg_62_51321cc7c8e9865c> (Architecture <bmg_62_51321cc7c8e9865c_a>) compiled.
Entity <bmg_62_073020084dc5d91f> compiled.
Entity <bmg_62_073020084dc5d91f> (Architecture <bmg_62_073020084dc5d91f_a>) compiled.
Entity <bmg_62_e195761ec2ed12e6> compiled.
Entity <bmg_62_e195761ec2ed12e6> (Architecture <bmg_62_e195761ec2ed12e6_a>) compiled.
Entity <cntr_11_0_d4d70c5a247867e8> compiled.
Entity <cntr_11_0_d4d70c5a247867e8> (Architecture <cntr_11_0_d4d70c5a247867e8_a>) compiled.
Entity <cntr_11_0_c2e89722de712678> compiled.
Entity <cntr_11_0_c2e89722de712678> (Architecture <cntr_11_0_c2e89722de712678_a>) compiled.
Entity <bmg_62_2d41b260b5e70403> compiled.
Entity <bmg_62_2d41b260b5e70403> (Architecture <bmg_62_2d41b260b5e70403_a>) compiled.
Entity <bmg_62_92fa6367e92d9ee0> compiled.
Entity <bmg_62_92fa6367e92d9ee0> (Architecture <bmg_62_92fa6367e92d9ee0_a>) compiled.
Entity <bmg_62_f1ca57bbf79f0673> compiled.
Entity <bmg_62_f1ca57bbf79f0673> (Architecture <bmg_62_f1ca57bbf79f0673_a>) compiled.
Entity <bmg_62_de80a27a29f3ada6> compiled.
Entity <bmg_62_de80a27a29f3ada6> (Architecture <bmg_62_de80a27a29f3ada6_a>) compiled.
Entity <bmg_62_fd6c0fe64ab6dcd2> compiled.
Entity <bmg_62_fd6c0fe64ab6dcd2> (Architecture <bmg_62_fd6c0fe64ab6dcd2_a>) compiled.
Entity <bmg_62_936eb415a1e57c2f> compiled.
Entity <bmg_62_936eb415a1e57c2f> (Architecture <bmg_62_936eb415a1e57c2f_a>) compiled.
Entity <cntr_11_0_e9eaaa5672e4be4d> compiled.
Entity <cntr_11_0_e9eaaa5672e4be4d> (Architecture <cntr_11_0_e9eaaa5672e4be4d_a>) compiled.
Entity <bmg_62_721e2d25fd18b8a2> compiled.
Entity <bmg_62_721e2d25fd18b8a2> (Architecture <bmg_62_721e2d25fd18b8a2_a>) compiled.
Entity <cntr_11_0_35c81e3155ab2f6f> compiled.
Entity <cntr_11_0_35c81e3155ab2f6f> (Architecture <cntr_11_0_35c81e3155ab2f6f_a>) compiled.
Entity <cntr_11_0_b9730cea34623a8b> compiled.
Entity <cntr_11_0_b9730cea34623a8b> (Architecture <cntr_11_0_b9730cea34623a8b_a>) compiled.
Entity <cntr_11_0_c84d65465c59fb07> compiled.
Entity <cntr_11_0_c84d65465c59fb07> (Architecture <cntr_11_0_c84d65465c59fb07_a>) compiled.
Entity <cntr_11_0_b2e26777d24cb38d> compiled.
Entity <cntr_11_0_b2e26777d24cb38d> (Architecture <cntr_11_0_b2e26777d24cb38d_a>) compiled.
Entity <dmg_62_1a18407473b36622> compiled.
Entity <dmg_62_1a18407473b36622> (Architecture <dmg_62_1a18407473b36622_a>) compiled.
Entity <bmg_62_f5d63000a45b4cf8> compiled.
Entity <bmg_62_f5d63000a45b4cf8> (Architecture <bmg_62_f5d63000a45b4cf8_a>) compiled.
Entity <bmg_62_665c019c1c5f5676> compiled.
Entity <bmg_62_665c019c1c5f5676> (Architecture <bmg_62_665c019c1c5f5676_a>) compiled.
Entity <cntr_11_0_c53e3b0687343f7a> compiled.
Entity <cntr_11_0_c53e3b0687343f7a> (Architecture <cntr_11_0_c53e3b0687343f7a_a>) compiled.
Entity <bmg_62_c55d75b26312ffb9> compiled.
Entity <bmg_62_c55d75b26312ffb9> (Architecture <bmg_62_c55d75b26312ffb9_a>) compiled.
Entity <cntr_11_0_7ca694f8efe8d963> compiled.
Entity <cntr_11_0_7ca694f8efe8d963> (Architecture <cntr_11_0_7ca694f8efe8d963_a>) compiled.
Entity <cntr_11_0_73d90f0f459a7002> compiled.
Entity <cntr_11_0_73d90f0f459a7002> (Architecture <cntr_11_0_73d90f0f459a7002_a>) compiled.
Entity <cntr_11_0_9adf5a9f785e3fb8> compiled.
Entity <cntr_11_0_9adf5a9f785e3fb8> (Architecture <cntr_11_0_9adf5a9f785e3fb8_a>) compiled.
Entity <cntr_11_0_38c9cb0851a20d91> compiled.
Entity <cntr_11_0_38c9cb0851a20d91> (Architecture <cntr_11_0_38c9cb0851a20d91_a>) compiled.
Entity <bmg_62_6ea787275fdc24d6> compiled.
Entity <bmg_62_6ea787275fdc24d6> (Architecture <bmg_62_6ea787275fdc24d6_a>) compiled.
Entity <bmg_62_37f844592d213796> compiled.
Entity <bmg_62_37f844592d213796> (Architecture <bmg_62_37f844592d213796_a>) compiled.
Entity <bmg_62_5274d0b3f294243c> compiled.
Entity <bmg_62_5274d0b3f294243c> (Architecture <bmg_62_5274d0b3f294243c_a>) compiled.
Entity <dmg_62_f0d8e22702089fe9> compiled.
Entity <dmg_62_f0d8e22702089fe9> (Architecture <dmg_62_f0d8e22702089fe9_a>) compiled.
Entity <cntr_11_0_05042eb8e8f7781c> compiled.
Entity <cntr_11_0_05042eb8e8f7781c> (Architecture <cntr_11_0_05042eb8e8f7781c_a>) compiled.
Entity <dmg_62_252dff5223562ed1> compiled.
Entity <dmg_62_252dff5223562ed1> (Architecture <dmg_62_252dff5223562ed1_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <generatePowerEfficientEnable> compiled.
Entity <generatePowerEfficientEnable> (Architecture <structural>) compiled.
Entity <xldsp48e> compiled.
Entity <xldsp48e> (Architecture <behavior>) compiled.
Entity <reinterpret_eb03bc3377> compiled.
Entity <reinterpret_eb03bc3377> (Architecture <behavior>) compiled.
Entity <reinterpret_7ea107432a> compiled.
Entity <reinterpret_7ea107432a> (Architecture <behavior>) compiled.
Entity <constant_4c449dd556> compiled.
Entity <constant_4c449dd556> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <constant_822933f89b> compiled.
Entity <constant_822933f89b> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <concat_b57c4be2de> compiled.
Entity <concat_b57c4be2de> (Architecture <behavior>) compiled.
Entity <constant_270746ab47> compiled.
Entity <constant_270746ab47> (Architecture <behavior>) compiled.
Entity <reinterpret_3fb4604c01> compiled.
Entity <reinterpret_3fb4604c01> (Architecture <behavior>) compiled.
Entity <reinterpret_4bf1ad328a> compiled.
Entity <reinterpret_4bf1ad328a> (Architecture <behavior>) compiled.
Entity <constant_8038205d89> compiled.
Entity <constant_8038205d89> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <scale_9f61027ba4> compiled.
Entity <scale_9f61027ba4> (Architecture <behavior>) compiled.
Entity <reinterpret_9306b5127f> compiled.
Entity <reinterpret_9306b5127f> (Architecture <behavior>) compiled.
Entity <constant_4a391b9a0e> compiled.
Entity <constant_4a391b9a0e> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <mux_fca786f2ff> compiled.
Entity <mux_fca786f2ff> (Architecture <behavior>) compiled.
Entity <relational_8701b88949> compiled.
Entity <relational_8701b88949> (Architecture <behavior>) compiled.
Entity <negate_5fcde2e21d> compiled.
Entity <negate_5fcde2e21d> (Architecture <behavior>) compiled.
Entity <constant_b4ec9de7d1> compiled.
Entity <constant_b4ec9de7d1> (Architecture <behavior>) compiled.
Entity <constant_fd85eb7067> compiled.
Entity <constant_fd85eb7067> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <relational_6c3ee657fa> compiled.
Entity <relational_6c3ee657fa> (Architecture <behavior>) compiled.
Entity <relational_78eac2928d> compiled.
Entity <relational_78eac2928d> (Architecture <behavior>) compiled.
Entity <mux_7f6b7da686> compiled.
Entity <mux_7f6b7da686> (Architecture <behavior>) compiled.
Entity <delay_423c6c1400> compiled.
Entity <delay_423c6c1400> (Architecture <behavior>) compiled.
Entity <delay_21355083c1> compiled.
Entity <delay_21355083c1> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <constant_40da8f5b68> compiled.
Entity <constant_40da8f5b68> (Architecture <behavior>) compiled.
Entity <concat_c615d93998> compiled.
Entity <concat_c615d93998> (Architecture <behavior>) compiled.
Entity <reinterpret_4a8cbc85ce> compiled.
Entity <reinterpret_4a8cbc85ce> (Architecture <behavior>) compiled.
Entity <addsub_27fae134d1> compiled.
Entity <addsub_27fae134d1> (Architecture <behavior>) compiled.
Entity <constant_4709ea49b5> compiled.
Entity <constant_4709ea49b5> (Architecture <behavior>) compiled.
Entity <reinterpret_d357e69fa3> compiled.
Entity <reinterpret_d357e69fa3> (Architecture <behavior>) compiled.
Entity <reinterpret_d2180c9169> compiled.
Entity <reinterpret_d2180c9169> (Architecture <behavior>) compiled.
Entity <logical_938d99ac11> compiled.
Entity <logical_938d99ac11> (Architecture <behavior>) compiled.
Entity <logical_e9e6541380> compiled.
Entity <logical_e9e6541380> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_a6d07705dd> compiled.
Entity <logical_a6d07705dd> (Architecture <behavior>) compiled.
Entity <mux_28159dbdb9> compiled.
Entity <mux_28159dbdb9> (Architecture <behavior>) compiled.
Entity <delay_a14e3dd1bd> compiled.
Entity <delay_a14e3dd1bd> (Architecture <behavior>) compiled.
Entity <logical_444d3f5046> compiled.
Entity <logical_444d3f5046> (Architecture <behavior>) compiled.
Entity <mux_4bb6f691f7> compiled.
Entity <mux_4bb6f691f7> (Architecture <behavior>) compiled.
Entity <counter_11ccef49a2> compiled.
Entity <counter_11ccef49a2> (Architecture <behavior>) compiled.
Entity <delay_ae3f84524a> compiled.
Entity <delay_ae3f84524a> (Architecture <behavior>) compiled.
Entity <delay_848c26f47b> compiled.
Entity <delay_848c26f47b> (Architecture <behavior>) compiled.
Entity <delay_2f744cdafb> compiled.
Entity <delay_2f744cdafb> (Architecture <behavior>) compiled.
Entity <delay_cbdfa55dc3> compiled.
Entity <delay_cbdfa55dc3> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <mux_69e3090cc7> compiled.
Entity <mux_69e3090cc7> (Architecture <behavior>) compiled.
Entity <mux_181e58d842> compiled.
Entity <mux_181e58d842> (Architecture <behavior>) compiled.
Entity <negate_e1a9d1ade1> compiled.
Entity <negate_e1a9d1ade1> (Architecture <behavior>) compiled.
Entity <constant_b437b02512> compiled.
Entity <constant_b437b02512> (Architecture <behavior>) compiled.
Entity <constant_91ef1678ca> compiled.
Entity <constant_91ef1678ca> (Architecture <behavior>) compiled.
Entity <constant_e8aae5d3bb> compiled.
Entity <constant_e8aae5d3bb> (Architecture <behavior>) compiled.
Entity <relational_54048c8b02> compiled.
Entity <relational_54048c8b02> (Architecture <behavior>) compiled.
Entity <relational_16235eb2bf> compiled.
Entity <relational_16235eb2bf> (Architecture <behavior>) compiled.
Entity <concat_f133931c1f> compiled.
Entity <concat_f133931c1f> (Architecture <behavior>) compiled.
Entity <addsub_2969055f39> compiled.
Entity <addsub_2969055f39> (Architecture <behavior>) compiled.
Entity <constant_9a2c97cce5> compiled.
Entity <constant_9a2c97cce5> (Architecture <behavior>) compiled.
Entity <reinterpret_60ea556961> compiled.
Entity <reinterpret_60ea556961> (Architecture <behavior>) compiled.
Entity <reinterpret_299ca43e25> compiled.
Entity <reinterpret_299ca43e25> (Architecture <behavior>) compiled.
Entity <logical_182ac6c51e> compiled.
Entity <logical_182ac6c51e> (Architecture <behavior>) compiled.
Entity <addsub_be8c56327e> compiled.
Entity <addsub_be8c56327e> (Architecture <behavior>) compiled.
Entity <addsub_eb2273ac28> compiled.
Entity <addsub_eb2273ac28> (Architecture <behavior>) compiled.
Entity <delay_38898c80c0> compiled.
Entity <delay_38898c80c0> (Architecture <behavior>) compiled.
Entity <mult_f295e5f0f2> compiled.
Entity <mult_f295e5f0f2> (Architecture <behavior>) compiled.
Entity <mux_f1f44b96f0> compiled.
Entity <mux_f1f44b96f0> (Architecture <behavior>) compiled.
Entity <scale_e5d0b4a1ec> compiled.
Entity <scale_e5d0b4a1ec> (Architecture <behavior>) compiled.
Entity <constant_180df391de> compiled.
Entity <constant_180df391de> (Architecture <behavior>) compiled.
Entity <constant_7244cd602b> compiled.
Entity <constant_7244cd602b> (Architecture <behavior>) compiled.
Entity <constant_7b07120b87> compiled.
Entity <constant_7b07120b87> (Architecture <behavior>) compiled.
Entity <relational_9a3978c602> compiled.
Entity <relational_9a3978c602> (Architecture <behavior>) compiled.
Entity <relational_23065a6aa3> compiled.
Entity <relational_23065a6aa3> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <constant_a267c870be> compiled.
Entity <constant_a267c870be> (Architecture <behavior>) compiled.
Entity <constant_7ea0f2fff7> compiled.
Entity <constant_7ea0f2fff7> (Architecture <behavior>) compiled.
Entity <constant_961b61f8a1> compiled.
Entity <constant_961b61f8a1> (Architecture <behavior>) compiled.
Entity <relational_931d61fb72> compiled.
Entity <relational_931d61fb72> (Architecture <behavior>) compiled.
Entity <relational_fe487ce1c7> compiled.
Entity <relational_fe487ce1c7> (Architecture <behavior>) compiled.
Entity <constant_582a3706dd> compiled.
Entity <constant_582a3706dd> (Architecture <behavior>) compiled.
Entity <constant_fe72737ca0> compiled.
Entity <constant_fe72737ca0> (Architecture <behavior>) compiled.
Entity <constant_ef0e2e5fc6> compiled.
Entity <constant_ef0e2e5fc6> (Architecture <behavior>) compiled.
Entity <relational_9ece3c8c4e> compiled.
Entity <relational_9ece3c8c4e> (Architecture <behavior>) compiled.
Entity <relational_dc5bc996c9> compiled.
Entity <relational_dc5bc996c9> (Architecture <behavior>) compiled.
Entity <constant_67ad97ca70> compiled.
Entity <constant_67ad97ca70> (Architecture <behavior>) compiled.
Entity <constant_145086465d> compiled.
Entity <constant_145086465d> (Architecture <behavior>) compiled.
Entity <relational_4d3cfceaf4> compiled.
Entity <relational_4d3cfceaf4> (Architecture <behavior>) compiled.
Entity <relational_d930162434> compiled.
Entity <relational_d930162434> (Architecture <behavior>) compiled.
Entity <constant_a1c496ea88> compiled.
Entity <constant_a1c496ea88> (Architecture <behavior>) compiled.
Entity <constant_469094441c> compiled.
Entity <constant_469094441c> (Architecture <behavior>) compiled.
Entity <relational_8fc7f5539b> compiled.
Entity <relational_8fc7f5539b> (Architecture <behavior>) compiled.
Entity <relational_47b317dab6> compiled.
Entity <relational_47b317dab6> (Architecture <behavior>) compiled.
Entity <constant_a7e2bb9e12> compiled.
Entity <constant_a7e2bb9e12> (Architecture <behavior>) compiled.
Entity <constant_cda50df78a> compiled.
Entity <constant_cda50df78a> (Architecture <behavior>) compiled.
Entity <constant_e8ddc079e9> compiled.
Entity <constant_e8ddc079e9> (Architecture <behavior>) compiled.
Entity <relational_5f1eb17108> compiled.
Entity <relational_5f1eb17108> (Architecture <behavior>) compiled.
Entity <relational_f9928864ea> compiled.
Entity <relational_f9928864ea> (Architecture <behavior>) compiled.
Entity <counter_223a0f3237> compiled.
Entity <counter_223a0f3237> (Architecture <behavior>) compiled.
Entity <delay_0c0a0420a6> compiled.
Entity <delay_0c0a0420a6> (Architecture <behavior>) compiled.
Entity <constant_f1ac4bddff> compiled.
Entity <constant_f1ac4bddff> (Architecture <behavior>) compiled.
Entity <constant_498bc68c14> compiled.
Entity <constant_498bc68c14> (Architecture <behavior>) compiled.
Entity <constant_fbc2f0cce1> compiled.
Entity <constant_fbc2f0cce1> (Architecture <behavior>) compiled.
Entity <relational_0ffd72e037> compiled.
Entity <relational_0ffd72e037> (Architecture <behavior>) compiled.
Entity <relational_f6702ea2f7> compiled.
Entity <relational_f6702ea2f7> (Architecture <behavior>) compiled.
Entity <mux_bcb919797f> compiled.
Entity <mux_bcb919797f> (Architecture <behavior>) compiled.
Entity <delay_a99984b20e> compiled.
Entity <delay_a99984b20e> (Architecture <behavior>) compiled.
Entity <counter_0009e314f5> compiled.
Entity <counter_0009e314f5> (Architecture <behavior>) compiled.
Entity <delay_bram0_entity_d40c32b9c6> compiled.
Entity <delay_bram0_entity_d40c32b9c6> (Architecture <structural>) compiled.
Entity <c_to_ri0_entity_68a06d3127> compiled.
Entity <c_to_ri0_entity_68a06d3127> (Architecture <structural>) compiled.
Entity <cadd_entity_3ec5ae5a4e> compiled.
Entity <cadd_entity_3ec5ae5a4e> (Architecture <structural>) compiled.
Entity <csub_entity_8f454f3efc> compiled.
Entity <csub_entity_8f454f3efc> (Architecture <structural>) compiled.
Entity <ri_to_c0_entity_1f41d7c305> compiled.
Entity <ri_to_c0_entity_1f41d7c305> (Architecture <structural>) compiled.
Entity <hilbert_dsp48e0_entity_d153f87bf5> compiled.
Entity <hilbert_dsp48e0_entity_d153f87bf5> (Architecture <structural>) compiled.
Entity <ri_to_c0_entity_57c3607935> compiled.
Entity <ri_to_c0_entity_57c3607935> (Architecture <structural>) compiled.
Entity <mirror_spectrum_entity_ef11bf8f09> compiled.
Entity <mirror_spectrum_entity_ef11bf8f09> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_3b03e1cdc8> compiled.
Entity <sync_delay_en_entity_3b03e1cdc8> (Architecture <structural>) compiled.
Entity <reorder_even_entity_460623e8e4> compiled.
Entity <reorder_even_entity_460623e8e4> (Architecture <structural>) compiled.
Entity <reorder_odd_entity_4df8de304c> compiled.
Entity <reorder_odd_entity_4df8de304c> (Architecture <structural>) compiled.
Entity <reorder_out_entity_4064314cbf> compiled.
Entity <reorder_out_entity_4064314cbf> (Architecture <structural>) compiled.
Entity <sync_delay_ctr_entity_4ebbfebcd1> compiled.
Entity <sync_delay_ctr_entity_4ebbfebcd1> (Architecture <structural>) compiled.
Entity <bi_real_unscr_4x_entity_02de02562d> compiled.
Entity <bi_real_unscr_4x_entity_02de02562d> (Architecture <structural>) compiled.
Entity <cadd_entity_27e38c959d> compiled.
Entity <cadd_entity_27e38c959d> (Architecture <structural>) compiled.
Entity <convert_entity_ee5a2f6e39> compiled.
Entity <convert_entity_ee5a2f6e39> (Architecture <structural>) compiled.
Entity <convert_of0_entity_faf530fa35> compiled.
Entity <convert_of0_entity_faf530fa35> (Architecture <structural>) compiled.
Entity <csub_entity_bee9b13ff2> compiled.
Entity <csub_entity_bee9b13ff2> (Architecture <structural>) compiled.
Entity <twiddle_pass_through_entity_5d7bae4984> compiled.
Entity <twiddle_pass_through_entity_5d7bae4984> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_792130b4bc> compiled.
Entity <butterfly_direct_entity_792130b4bc> (Architecture <structural>) compiled.
Entity <sync_delay_entity_2cbc398b43> compiled.
Entity <sync_delay_entity_2cbc398b43> (Architecture <structural>) compiled.
Entity <fft_stage_1_entity_31f6aa536b> compiled.
Entity <fft_stage_1_entity_31f6aa536b> (Architecture <structural>) compiled.
Entity <twiddle_stage_2_entity_751968b975> compiled.
Entity <twiddle_stage_2_entity_751968b975> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_5acb48a614> compiled.
Entity <butterfly_direct_entity_5acb48a614> (Architecture <structural>) compiled.
Entity <delay_b_entity_3c3c50923a> compiled.
Entity <delay_b_entity_3c3c50923a> (Architecture <structural>) compiled.
Entity <sync_delay_entity_2b91449130> compiled.
Entity <sync_delay_entity_2b91449130> (Architecture <structural>) compiled.
Entity <fft_stage_2_entity_b72ac4daf5> compiled.
Entity <fft_stage_2_entity_b72ac4daf5> (Architecture <structural>) compiled.
Entity <cadd_entity_5ccc5ee94d> compiled.
Entity <cadd_entity_5ccc5ee94d> (Architecture <structural>) compiled.
Entity <convert_entity_812cb70ba6> compiled.
Entity <convert_entity_812cb70ba6> (Architecture <structural>) compiled.
Entity <convert_of0_entity_e218f4d06f> compiled.
Entity <convert_of0_entity_e218f4d06f> (Architecture <structural>) compiled.
Entity <csub_entity_839afd606e> compiled.
Entity <csub_entity_839afd606e> (Architecture <structural>) compiled.
Entity <c_to_ri2_entity_67781924ce> compiled.
Entity <c_to_ri2_entity_67781924ce> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_0a7e802d3a> compiled.
Entity <ri_to_c_entity_0a7e802d3a> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_474126f870> compiled.
Entity <coeff_gen_entity_474126f870> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_c55d9e333f> compiled.
Entity <twiddle_general_4mult_entity_c55d9e333f> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_e4b9acb91e> compiled.
Entity <butterfly_direct_entity_e4b9acb91e> (Architecture <structural>) compiled.
Entity <delay_b_entity_c748cfc7d8> compiled.
Entity <delay_b_entity_c748cfc7d8> (Architecture <structural>) compiled.
Entity <sync_delay_entity_1af74e333f> compiled.
Entity <sync_delay_entity_1af74e333f> (Architecture <structural>) compiled.
Entity <fft_stage_3_entity_8fdfdf5ad1> compiled.
Entity <fft_stage_3_entity_8fdfdf5ad1> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_7dfd74dc47> compiled.
Entity <coeff_gen_entity_7dfd74dc47> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_418ad49f3f> compiled.
Entity <twiddle_general_4mult_entity_418ad49f3f> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_2967faa47a> compiled.
Entity <butterfly_direct_entity_2967faa47a> (Architecture <structural>) compiled.
Entity <delay_b_entity_b9edcb6bd8> compiled.
Entity <delay_b_entity_b9edcb6bd8> (Architecture <structural>) compiled.
Entity <sync_delay_entity_866ef565c7> compiled.
Entity <sync_delay_entity_866ef565c7> (Architecture <structural>) compiled.
Entity <fft_stage_4_entity_4cc3447bc2> compiled.
Entity <fft_stage_4_entity_4cc3447bc2> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_35e67a69d7> compiled.
Entity <coeff_gen_entity_35e67a69d7> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_07189e9643> compiled.
Entity <twiddle_general_4mult_entity_07189e9643> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_13b04de492> compiled.
Entity <butterfly_direct_entity_13b04de492> (Architecture <structural>) compiled.
Entity <delay_b_entity_6f855eacbb> compiled.
Entity <delay_b_entity_6f855eacbb> (Architecture <structural>) compiled.
Entity <sync_delay_entity_e4a7e09f0b> compiled.
Entity <sync_delay_entity_e4a7e09f0b> (Architecture <structural>) compiled.
Entity <fft_stage_5_entity_a003caf496> compiled.
Entity <fft_stage_5_entity_a003caf496> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_b6518cd0f7> compiled.
Entity <coeff_gen_entity_b6518cd0f7> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_4d4e3e3f57> compiled.
Entity <twiddle_general_4mult_entity_4d4e3e3f57> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_9ebbe6ba4f> compiled.
Entity <butterfly_direct_entity_9ebbe6ba4f> (Architecture <structural>) compiled.
Entity <delay_b_entity_eee80b016f> compiled.
Entity <delay_b_entity_eee80b016f> (Architecture <structural>) compiled.
Entity <sync_delay_entity_2a5bdc41d5> compiled.
Entity <sync_delay_entity_2a5bdc41d5> (Architecture <structural>) compiled.
Entity <fft_stage_6_entity_234201d256> compiled.
Entity <fft_stage_6_entity_234201d256> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_422f348c76> compiled.
Entity <coeff_gen_entity_422f348c76> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_8413895c5c> compiled.
Entity <twiddle_general_4mult_entity_8413895c5c> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_dfa79bcad4> compiled.
Entity <butterfly_direct_entity_dfa79bcad4> (Architecture <structural>) compiled.
Entity <delay_b_entity_fb1d442e07> compiled.
Entity <delay_b_entity_fb1d442e07> (Architecture <structural>) compiled.
Entity <sync_delay_entity_ec464aa8f1> compiled.
Entity <sync_delay_entity_ec464aa8f1> (Architecture <structural>) compiled.
Entity <fft_stage_7_entity_cf4bb1eb09> compiled.
Entity <fft_stage_7_entity_cf4bb1eb09> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_6dff86c0da> compiled.
Entity <coeff_gen_entity_6dff86c0da> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_46e649bbc1> compiled.
Entity <twiddle_general_4mult_entity_46e649bbc1> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_06f5396864> compiled.
Entity <butterfly_direct_entity_06f5396864> (Architecture <structural>) compiled.
Entity <delay_b_entity_5da3a225ee> compiled.
Entity <delay_b_entity_5da3a225ee> (Architecture <structural>) compiled.
Entity <sync_delay_entity_90e48b2a26> compiled.
Entity <sync_delay_entity_90e48b2a26> (Architecture <structural>) compiled.
Entity <fft_stage_8_entity_7eea52cfb7> compiled.
Entity <fft_stage_8_entity_7eea52cfb7> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_7704725608> compiled.
Entity <coeff_gen_entity_7704725608> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_223bc3a4c7> compiled.
Entity <twiddle_general_4mult_entity_223bc3a4c7> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_60b00b1493> compiled.
Entity <butterfly_direct_entity_60b00b1493> (Architecture <structural>) compiled.
Entity <delay_b_entity_7d713758f4> compiled.
Entity <delay_b_entity_7d713758f4> (Architecture <structural>) compiled.
Entity <sync_delay_entity_5a58012105> compiled.
Entity <sync_delay_entity_5a58012105> (Architecture <structural>) compiled.
Entity <fft_stage_9_entity_86ae7aec0c> compiled.
Entity <fft_stage_9_entity_86ae7aec0c> (Architecture <structural>) compiled.
Entity <biplex_core_entity_8ae395e8d4> compiled.
Entity <biplex_core_entity_8ae395e8d4> (Architecture <structural>) compiled.
Entity <ri_to_c0_entity_ba946f0120> compiled.
Entity <ri_to_c0_entity_ba946f0120> (Architecture <structural>) compiled.
Entity <fft_biplex_real_4x0_entity_67c62a0070> compiled.
Entity <fft_biplex_real_4x0_entity_67c62a0070> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_ad79b62afe> compiled.
Entity <coeff_gen_entity_ad79b62afe> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_498b2e857f> compiled.
Entity <twiddle_general_4mult_entity_498b2e857f> (Architecture <structural>) compiled.
Entity <butterfly1_0_entity_d1ea489d9a> compiled.
Entity <butterfly1_0_entity_d1ea489d9a> (Architecture <structural>) compiled.
Entity <convert_of2_entity_b17a1c6d50> compiled.
Entity <convert_of2_entity_b17a1c6d50> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_1300662738> compiled.
Entity <coeff_gen_entity_1300662738> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_51b322ce4e> compiled.
Entity <twiddle_general_4mult_entity_51b322ce4e> (Architecture <structural>) compiled.
Entity <butterfly2_0_entity_10093d3d4b> compiled.
Entity <butterfly2_0_entity_10093d3d4b> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_064539b637> compiled.
Entity <coeff_gen_entity_064539b637> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_4483e33770> compiled.
Entity <twiddle_general_4mult_entity_4483e33770> (Architecture <structural>) compiled.
Entity <butterfly2_1_entity_4d78f26b3c> compiled.
Entity <butterfly2_1_entity_4d78f26b3c> (Architecture <structural>) compiled.
Entity <fft_direct_entity_d6658f84e8> compiled.
Entity <fft_direct_entity_d6658f84e8> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_2848f8ed44> compiled.
Entity <sync_delay_en_entity_2848f8ed44> (Architecture <structural>) compiled.
Entity <reorder_entity_d3434f5c8e> compiled.
Entity <reorder_entity_d3434f5c8e> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_6f08b6925b> compiled.
Entity <barrel_switcher_entity_6f08b6925b> (Architecture <structural>) compiled.
Entity <square_transposer_entity_d5b485adb5> compiled.
Entity <square_transposer_entity_d5b485adb5> (Architecture <structural>) compiled.
Entity <fft_unscrambler_entity_de302e83a6> compiled.
Entity <fft_unscrambler_entity_de302e83a6> (Architecture <structural>) compiled.
Entity <fft_wideband_real_entity_0dca0b1dc8> compiled.
Entity <fft_wideband_real_entity_0dca0b1dc8> (Architecture <structural>) compiled.
Entity <fft_wideband_real_core> compiled.
Entity <fft_wideband_real_core> (Architecture <structural>) compiled.
Compiling vhdl file "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <fft_wideband_real_core_cw> compiled.
Entity <fft_wideband_real_core_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fft_wideband_real_core> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_wideband_real_entity_0dca0b1dc8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_biplex_real_4x0_entity_67c62a0070> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_direct_entity_d6658f84e8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_unscrambler_entity_de302e83a6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 10
	x_width = 13
	y_width = 2

Analyzing hierarchy for entity <bi_real_unscr_4x_entity_02de02562d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_core_entity_8ae395e8d4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c0_entity_ba946f0120> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_0_entity_d1ea489d9a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_0_entity_10093d3d4b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_1_entity_4d78f26b3c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_0c0a0420a6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_entity_d3434f5c8e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <square_transposer_entity_d5b485adb5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_4a391b9a0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_bram0_entity_d40c32b9c6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <hilbert_dsp48e0_entity_d153f87bf5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mirror_spectrum_entity_ef11bf8f09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_fca786f2ff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6c3ee657fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_even_entity_460623e8e4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_odd_entity_4df8de304c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_out_entity_4064314cbf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sync_delay_ctr_entity_4ebbfebcd1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <fft_stage_1_entity_31f6aa536b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_2_entity_b72ac4daf5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_3_entity_8fdfdf5ad1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_4_entity_4cc3447bc2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_5_entity_a003caf496> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_6_entity_234201d256> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_7_entity_cf4bb1eb09> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_8_entity_7eea52cfb7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_9_entity_86ae7aec0c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9306b5127f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <cadd_entity_5ccc5ee94d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_e218f4d06f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_839afd606e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_f1f44b96f0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_1f41d7c305> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_a14e3dd1bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_498b2e857f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of2_entity_b17a1c6d50> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_51b322ce4e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_4483e33770> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 36
	core_name0 = "bmg_62_66064026d4816b4e"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 4607
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_813142b9460b2f27"
	count_limited = 1
	op_arith = 1
	op_width = 13

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 9

Analyzing hierarchy for entity <delay_a99984b20e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	reset = 0
	width = 4

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 9
	c_address_width = 9
	c_width = 9
	core_name0 = "dmg_62_1a18407473b36622"
	latency = 1

Analyzing hierarchy for entity <mux_bcb919797f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 12
	x_width = 13
	y_width = 4

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 8
	x_width = 13
	y_width = 9

Analyzing hierarchy for entity <sync_delay_en_entity_2848f8ed44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <barrel_switcher_entity_6f08b6925b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_0009e314f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0c0a0420a6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0c0a0420a6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_62_f1ca57bbf79f0673"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <c_to_ri0_entity_68a06d3127> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cadd_entity_3ec5ae5a4e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <csub_entity_8f454f3efc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4a391b9a0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 18

Analyzing hierarchy for entity <negate_5fcde2e21d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_8701b88949> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_57c3607935> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_62_936eb415a1e57c2f"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 511
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	count_limited = 0
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_423c6c1400> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_21355083c1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_5863af36f6036886"
	latency = 0

Analyzing hierarchy for entity <mux_7f6b7da686> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 9
	y_width = 8

Analyzing hierarchy for entity <sync_delay_en_entity_3b03e1cdc8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_566eb4bdfcc3bc15"
	latency = 0

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_9d0957109dc92693"
	latency = 0

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_40da8f5b68> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b4ec9de7d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d4d70c5a247867e8"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6c3ee657fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_78eac2928d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <butterfly_direct_entity_792130b4bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_bram0_entity_d40c32b9c6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_4bb6f691f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_2cbc398b43> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_5acb48a614> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_3c3c50923a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_2b91449130> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_e4b9acb91e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9adf5a9f785e3fb8"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_b_entity_c748cfc7d8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_1af74e333f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_2967faa47a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_20f60aed18821bec"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <delay_b_entity_b9edcb6bd8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_866ef565c7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_13b04de492> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_35c81e3155ab2f6f"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_6f855eacbb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_e4a7e09f0b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_9ebbe6ba4f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_c84d65465c59fb07"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_eee80b016f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_2a5bdc41d5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_dfa79bcad4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_05042eb8e8f7781c"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_fb1d442e07> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_ec464aa8f1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_06f5396864> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_38c9cb0851a20d91"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_5da3a225ee> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_90e48b2a26> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_60b00b1493> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_223a0f3237> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_7d713758f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 13
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_5a58012105> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_b57c4be2de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldsp48e> in library <work> (architecture <behavior>) with generics.
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "C"
	sel_pattern = "C"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"

Analyzing hierarchy for entity <constant_270746ab47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4bf1ad328a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb03bc3377> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7ea107432a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <logical_182ac6c51e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_812cb70ba6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <constant_8038205d89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <addsub_be8c56327e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_eb2273ac28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri2_entity_67781924ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_ad79b62afe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_38898c80c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <mult_f295e5f0f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <coeff_gen_entity_1300662738> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_064539b637> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 4

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <constant_498bc68c14> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fbc2f0cce1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_f1ac4bddff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_7ca694f8efe8d963"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_0ffd72e037> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f6702ea2f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 19
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <reinterpret_9306b5127f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_4a391b9a0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <cadd_entity_27e38c959d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_faf530fa35> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_bee9b13ff2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_28159dbdb9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_1f41d7c305> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_a14e3dd1bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_pass_through_entity_5d7bae4984> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_62_f1ca57bbf79f0673"
	latency = 1

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b4ec9de7d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d4d70c5a247867e8"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6c3ee657fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_78eac2928d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_1f41d7c305> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c0_entity_1f41d7c305> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_stage_2_entity_751968b975> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_9adf5a9f785e3fb8"
	count_limited = 1
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_62_51321cc7c8e9865c"
	latency = 1

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8aae5d3bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b437b02512> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b2e26777d24cb38d"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <relational_54048c8b02> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_16235eb2bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <cadd_entity_5ccc5ee94d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_e218f4d06f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_839afd606e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_f1f44b96f0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_c55d9e333f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_20f60aed18821bec"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_62_665c019c1c5f5676"
	latency = 1

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_180df391de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_c53e3b0687343f7a"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_418ad49f3f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_35c81e3155ab2f6f"
	count_limited = 1
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_62_82b2485d32f76714"
	latency = 1

Analyzing hierarchy for entity <constant_7ea0f2fff7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_961b61f8a1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a267c870be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_73d90f0f459a7002"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <relational_931d61fb72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_fe487ce1c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_07189e9643> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_c84d65465c59fb07"
	count_limited = 1
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_62_de80a27a29f3ada6"
	latency = 1

Analyzing hierarchy for entity <constant_fe72737ca0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ef0e2e5fc6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_582a3706dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_e0d381bcdb78c3cc"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <relational_9ece3c8c4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc5bc996c9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_4d4e3e3f57> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_05042eb8e8f7781c"
	count_limited = 1
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_62_fd6c0fe64ab6dcd2"
	latency = 1

Analyzing hierarchy for entity <constant_145086465d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_c2e89722de712678"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_8413895c5c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <constant_469094441c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1c496ea88> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_e9eaaa5672e4be4d"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <relational_8fc7f5539b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_47b317dab6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <twiddle_general_4mult_entity_46e649bbc1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9f5113eef58d42f3"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <relational_5f1eb17108> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f9928864ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_223bc3a4c7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <generatePowerEfficientEnable> in library <work> (architecture <structural>) with generics.
	use_reg = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_2969055f39> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9a2c97cce5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_f133931c1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_60ea556961> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_299ca43e25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <ri_to_c_entity_0a7e802d3a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_073020084dc5d91f"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c55d75b26312ffb9"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 8
	x_width = 9
	y_width = 9

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_e195761ec2ed12e6"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_5274d0b3f294243c"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_a1b79e174d5a824f"
	latency = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_b57c4be2de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldsp48e> in library <work> (architecture <behavior>) with generics.
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "C"
	sel_pattern = "C"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"

Analyzing hierarchy for entity <constant_270746ab47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_4bf1ad328a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb03bc3377> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7ea107432a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <logical_e9e6541380> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_ee5a2f6e39> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <constant_8038205d89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <c_to_ri0_entity_68a06d3127> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <counter_11ccef49a2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_ae3f84524a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_848c26f47b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_2f744cdafb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_cbdfa55dc3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a14e3dd1bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_69e3090cc7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_181e58d842> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_e1a9d1ade1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <logical_182ac6c51e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_812cb70ba6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <addsub_be8c56327e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_eb2273ac28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri2_entity_67781924ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_474126f870> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_38898c80c0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <mult_f295e5f0f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <coeff_gen_entity_7dfd74dc47> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_35e67a69d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_b6518cd0f7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <coeff_gen_entity_422f348c76> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_6dff86c0da> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_7704725608> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <generatePowerEfficientEnable> in library <work> (architecture <structural>) with generics.
	use_reg = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_27fae134d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4709ea49b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <concat_c615d93998> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d357e69fa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d2180c9169> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4a8cbc85ce> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_2969055f39> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9a2c97cce5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_f133931c1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_60ea556961> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_299ca43e25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <ri_to_c_entity_0a7e802d3a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_62_f0d8e22702089fe9"
	latency = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_62_252dff5223562ed1"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_62_2d41b260b5e70403"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_62_f5d63000a45b4cf8"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 7
	x_width = 8
	y_width = 3

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_62_6ea787275fdc24d6"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_62_37f844592d213796"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_62_daa5a8eb8c5c2eed"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_62_7061fc74b87e2931"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 7
	x_width = 8
	y_width = 5

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_62_16e54f007b53b02e"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_62_721e2d25fd18b8a2"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_62_92fa6367e92d9ee0"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_62_89660d475f29ded2"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 7
	x_width = 8
	y_width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_62_66e53735c699b53b"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_62_83efd1fdf9477a72"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fft_wideband_real_core> in library <work> (Architecture <structural>).
Entity <fft_wideband_real_core> analyzed. Unit <fft_wideband_real_core> generated.

Analyzing Entity <fft_wideband_real_entity_0dca0b1dc8> in library <work> (Architecture <structural>).
Entity <fft_wideband_real_entity_0dca0b1dc8> analyzed. Unit <fft_wideband_real_entity_0dca0b1dc8> generated.

Analyzing Entity <fft_biplex_real_4x0_entity_67c62a0070> in library <work> (Architecture <structural>).
Entity <fft_biplex_real_4x0_entity_67c62a0070> analyzed. Unit <fft_biplex_real_4x0_entity_67c62a0070> generated.

Analyzing Entity <bi_real_unscr_4x_entity_02de02562d> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17161: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17161: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17161: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <bi_real_unscr_4x_entity_02de02562d> analyzed. Unit <bi_real_unscr_4x_entity_02de02562d> generated.

Analyzing Entity <constant_4a391b9a0e> in library <work> (Architecture <behavior>).
Entity <constant_4a391b9a0e> analyzed. Unit <constant_4a391b9a0e> generated.

Analyzing Entity <constant_fd85eb7067> in library <work> (Architecture <behavior>).
Entity <constant_fd85eb7067> analyzed. Unit <constant_fd85eb7067> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <delay_bram0_entity_d40c32b9c6> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14303: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram0_entity_d40c32b9c6> analyzed. Unit <delay_bram0_entity_d40c32b9c6> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 253
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	count_limited = 1
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_62_f1ca57bbf79f0673"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <hilbert_dsp48e0_entity_d153f87bf5> in library <work> (Architecture <structural>).
Entity <hilbert_dsp48e0_entity_d153f87bf5> analyzed. Unit <hilbert_dsp48e0_entity_d153f87bf5> generated.

Analyzing Entity <c_to_ri0_entity_68a06d3127> in library <work> (Architecture <structural>).
Entity <c_to_ri0_entity_68a06d3127> analyzed. Unit <c_to_ri0_entity_68a06d3127> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing Entity <cadd_entity_3ec5ae5a4e> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14562: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_3ec5ae5a4e> analyzed. Unit <cadd_entity_3ec5ae5a4e> generated.

Analyzing Entity <constant_4c449dd556> in library <work> (Architecture <behavior>).
Entity <constant_4c449dd556> analyzed. Unit <constant_4c449dd556> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <constant_822933f89b> in library <work> (Architecture <behavior>).
Entity <constant_822933f89b> analyzed. Unit <constant_822933f89b> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <concat_b57c4be2de> in library <work> (Architecture <behavior>).
Entity <concat_b57c4be2de> analyzed. Unit <concat_b57c4be2de> generated.

Analyzing generic Entity <xldsp48e> in library <work> (Architecture <behavior>).
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "C"
	sel_pattern = "C"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 8919: Instantiating black box module <DSP48E>.
    Set user-defined property "ACASCREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "ALUMODEREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "BCASCREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "BREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CARRYINREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CARRYINSELREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MASK =  3FFFFFFFFFFF" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MULTCARRYINREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "OPMODEREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "PATTERN =  000000000000" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "PREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_MASK =  C" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_PATTERN =  C" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_SIMD =  TWO24" for instance <dsp48e_inst> in unit <xldsp48e>.
Entity <xldsp48e> analyzed. Unit <xldsp48e> generated.

Analyzing generic Entity <generatePowerEfficientEnable> in library <work> (Architecture <structural>).
	use_reg = 1
Entity <generatePowerEfficientEnable> analyzed. Unit <generatePowerEfficientEnable> generated.

Analyzing Entity <constant_270746ab47> in library <work> (Architecture <behavior>).
Entity <constant_270746ab47> analyzed. Unit <constant_270746ab47> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing Entity <reinterpret_3fb4604c01> in library <work> (Architecture <behavior>).
Entity <reinterpret_3fb4604c01> analyzed. Unit <reinterpret_3fb4604c01> generated.

Analyzing Entity <reinterpret_4bf1ad328a> in library <work> (Architecture <behavior>).
Entity <reinterpret_4bf1ad328a> analyzed. Unit <reinterpret_4bf1ad328a> generated.

Analyzing Entity <reinterpret_eb03bc3377> in library <work> (Architecture <behavior>).
Entity <reinterpret_eb03bc3377> analyzed. Unit <reinterpret_eb03bc3377> generated.

Analyzing Entity <reinterpret_7ea107432a> in library <work> (Architecture <behavior>).
Entity <reinterpret_7ea107432a> analyzed. Unit <reinterpret_7ea107432a> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 19
	overflow = 1
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing generic Entity <synth_reg.16> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.16> analyzed. Unit <synth_reg.16> generated.

Analyzing generic Entity <srl17e.16> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.16> analyzed. Unit <srl17e.16> generated.

Analyzing Entity <csub_entity_8f454f3efc> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 14999: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_8f454f3efc> analyzed. Unit <csub_entity_8f454f3efc> generated.

Analyzing Entity <constant_8038205d89> in library <work> (Architecture <behavior>).
Entity <constant_8038205d89> analyzed. Unit <constant_8038205d89> generated.

Analyzing Entity <ri_to_c0_entity_1f41d7c305> in library <work> (Architecture <structural>).
Entity <ri_to_c0_entity_1f41d7c305> analyzed. Unit <ri_to_c0_entity_1f41d7c305> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing Entity <scale_9f61027ba4> in library <work> (Architecture <behavior>).
Entity <scale_9f61027ba4> analyzed. Unit <scale_9f61027ba4> generated.

Analyzing Entity <mirror_spectrum_entity_ef11bf8f09> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15748: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15748: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 15748: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <mirror_spectrum_entity_ef11bf8f09> analyzed. Unit <mirror_spectrum_entity_ef11bf8f09> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing generic Entity <xldelay.15> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.15> analyzed. Unit <xldelay.15> generated.

Analyzing generic Entity <synth_reg.15> in library <work> (Architecture <structural>).
	latency = 3
	width = 36
Entity <synth_reg.15> analyzed. Unit <synth_reg.15> generated.

Analyzing generic Entity <srl17e.15> in library <work> (Architecture <structural>).
	latency = 3
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.15> analyzed. Unit <srl17e.15> generated.

Analyzing generic Entity <xldelay.16> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 18
Entity <xldelay.16> analyzed. Unit <xldelay.16> generated.

Analyzing Entity <negate_5fcde2e21d> in library <work> (Architecture <behavior>).
Entity <negate_5fcde2e21d> analyzed. Unit <negate_5fcde2e21d> generated.

Analyzing Entity <relational_8701b88949> in library <work> (Architecture <behavior>).
Entity <relational_8701b88949> analyzed. Unit <relational_8701b88949> generated.

Analyzing Entity <ri_to_c0_entity_57c3607935> in library <work> (Architecture <structural>).
Entity <ri_to_c0_entity_57c3607935> analyzed. Unit <ri_to_c0_entity_57c3607935> generated.

Analyzing Entity <reinterpret_9306b5127f> in library <work> (Architecture <behavior>).
Entity <reinterpret_9306b5127f> analyzed. Unit <reinterpret_9306b5127f> generated.

Analyzing Entity <mux_fca786f2ff> in library <work> (Architecture <behavior>).
Entity <mux_fca786f2ff> analyzed. Unit <mux_fca786f2ff> generated.

Analyzing Entity <relational_6c3ee657fa> in library <work> (Architecture <behavior>).
Entity <relational_6c3ee657fa> analyzed. Unit <relational_6c3ee657fa> generated.

Analyzing Entity <reorder_even_entity_460623e8e4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16249: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_even_entity_460623e8e4> analyzed. Unit <reorder_even_entity_460623e8e4> generated.

Analyzing generic Entity <xlspram.3> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 36
	core_name0 = "bmg_62_936eb415a1e57c2f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.3>.
Entity <xlspram.3> analyzed. Unit <xlspram.3> generated.

Analyzing generic Entity <xlcounter_limit.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 511
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_b9730cea34623a8b"
	count_limited = 0
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit.3>.
Entity <xlcounter_limit.3> analyzed. Unit <xlcounter_limit.3> generated.

Analyzing Entity <delay_423c6c1400> in library <work> (Architecture <behavior>).
Entity <delay_423c6c1400> analyzed. Unit <delay_423c6c1400> generated.

Analyzing Entity <delay_21355083c1> in library <work> (Architecture <behavior>).
Entity <delay_21355083c1> analyzed. Unit <delay_21355083c1> generated.

Analyzing generic Entity <xlsprom_dist.2> in library <work> (Architecture <behavior>).
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_5863af36f6036886"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist.2>.
Entity <xlsprom_dist.2> analyzed. Unit <xlsprom_dist.2> generated.

Analyzing Entity <mux_7f6b7da686> in library <work> (Architecture <behavior>).
Entity <mux_7f6b7da686> analyzed. Unit <mux_7f6b7da686> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 9
	y_width = 8
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing Entity <sync_delay_en_entity_3b03e1cdc8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16113: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_3b03e1cdc8> analyzed. Unit <sync_delay_en_entity_3b03e1cdc8> generated.

Analyzing Entity <constant_b4ec9de7d1> in library <work> (Architecture <behavior>).
Entity <constant_b4ec9de7d1> analyzed. Unit <constant_b4ec9de7d1> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_d4d70c5a247867e8"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_78eac2928d> in library <work> (Architecture <behavior>).
Entity <relational_78eac2928d> analyzed. Unit <relational_78eac2928d> generated.

Analyzing Entity <reorder_odd_entity_4df8de304c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16492: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_odd_entity_4df8de304c> analyzed. Unit <reorder_odd_entity_4df8de304c> generated.

Analyzing generic Entity <xlsprom_dist.3> in library <work> (Architecture <behavior>).
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_566eb4bdfcc3bc15"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist.3>.
Entity <xlsprom_dist.3> analyzed. Unit <xlsprom_dist.3> generated.

Analyzing Entity <reorder_out_entity_4064314cbf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 16759: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_out_entity_4064314cbf> analyzed. Unit <reorder_out_entity_4064314cbf> generated.

Analyzing generic Entity <xlsprom_dist.4> in library <work> (Architecture <behavior>).
	addr_width = 8
	c_address_width = 8
	c_width = 8
	core_name0 = "dmg_62_9d0957109dc92693"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_dist.4>.
Entity <xlsprom_dist.4> analyzed. Unit <xlsprom_dist.4> generated.

Analyzing Entity <sync_delay_ctr_entity_4ebbfebcd1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17005: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_ctr_entity_4ebbfebcd1> analyzed. Unit <sync_delay_ctr_entity_4ebbfebcd1> generated.

Analyzing Entity <constant_40da8f5b68> in library <work> (Architecture <behavior>).
Entity <constant_40da8f5b68> analyzed. Unit <constant_40da8f5b68> generated.

Analyzing Entity <biplex_core_entity_8ae395e8d4> in library <work> (Architecture <structural>).
Entity <biplex_core_entity_8ae395e8d4> analyzed. Unit <biplex_core_entity_8ae395e8d4> generated.

Analyzing Entity <fft_stage_1_entity_31f6aa536b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19156: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19156: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19156: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_1_entity_31f6aa536b> analyzed. Unit <fft_stage_1_entity_31f6aa536b> generated.

Analyzing Entity <butterfly_direct_entity_792130b4bc> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_792130b4bc> analyzed. Unit <butterfly_direct_entity_792130b4bc> generated.

Analyzing Entity <cadd_entity_27e38c959d> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 17677: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_27e38c959d> analyzed. Unit <cadd_entity_27e38c959d> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing Entity <convert_of0_entity_faf530fa35> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_faf530fa35> analyzed. Unit <convert_of0_entity_faf530fa35> generated.

Analyzing Entity <logical_e9e6541380> in library <work> (Architecture <behavior>).
Entity <logical_e9e6541380> analyzed. Unit <logical_e9e6541380> generated.

Analyzing Entity <convert_entity_ee5a2f6e39> in library <work> (Architecture <structural>).
Entity <convert_entity_ee5a2f6e39> analyzed. Unit <convert_entity_ee5a2f6e39> generated.

Analyzing Entity <addsub_27fae134d1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_27fae134d1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_27fae134d1> analyzed. Unit <addsub_27fae134d1> generated.

Analyzing generic Entity <synth_reg_w_init> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init> analyzed. Unit <synth_reg_w_init> generated.

Analyzing generic Entity <single_reg_w_init> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7747: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7757: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7747: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init> analyzed. Unit <single_reg_w_init> generated.

Analyzing Entity <constant_4709ea49b5> in library <work> (Architecture <behavior>).
Entity <constant_4709ea49b5> analyzed. Unit <constant_4709ea49b5> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing Entity <concat_c615d93998> in library <work> (Architecture <behavior>).
Entity <concat_c615d93998> analyzed. Unit <concat_c615d93998> generated.

Analyzing Entity <reinterpret_d357e69fa3> in library <work> (Architecture <behavior>).
Entity <reinterpret_d357e69fa3> analyzed. Unit <reinterpret_d357e69fa3> generated.

Analyzing Entity <reinterpret_d2180c9169> in library <work> (Architecture <behavior>).
Entity <reinterpret_d2180c9169> analyzed. Unit <reinterpret_d2180c9169> generated.

Analyzing Entity <reinterpret_4a8cbc85ce> in library <work> (Architecture <behavior>).
Entity <reinterpret_4a8cbc85ce> analyzed. Unit <reinterpret_4a8cbc85ce> generated.

Analyzing Entity <logical_938d99ac11> in library <work> (Architecture <behavior>).
Entity <logical_938d99ac11> analyzed. Unit <logical_938d99ac11> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.

Analyzing Entity <csub_entity_bee9b13ff2> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 18352: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_bee9b13ff2> analyzed. Unit <csub_entity_bee9b13ff2> generated.

Analyzing Entity <logical_a6d07705dd> in library <work> (Architecture <behavior>).
Entity <logical_a6d07705dd> analyzed. Unit <logical_a6d07705dd> generated.

Analyzing Entity <mux_28159dbdb9> in library <work> (Architecture <behavior>).
Entity <mux_28159dbdb9> analyzed. Unit <mux_28159dbdb9> generated.

Analyzing Entity <delay_a14e3dd1bd> in library <work> (Architecture <behavior>).
Entity <delay_a14e3dd1bd> analyzed. Unit <delay_a14e3dd1bd> generated.

Analyzing Entity <twiddle_pass_through_entity_5d7bae4984> in library <work> (Architecture <structural>).
Entity <twiddle_pass_through_entity_5d7bae4984> analyzed. Unit <twiddle_pass_through_entity_5d7bae4984> generated.

Analyzing Entity <mux_4bb6f691f7> in library <work> (Architecture <behavior>).
Entity <mux_4bb6f691f7> analyzed. Unit <mux_4bb6f691f7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 13
	y_width = 1
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing Entity <sync_delay_entity_2cbc398b43> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19025: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_2cbc398b43> analyzed. Unit <sync_delay_entity_2cbc398b43> generated.

Analyzing Entity <fft_stage_2_entity_b72ac4daf5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20048: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20048: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20048: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_2_entity_b72ac4daf5> analyzed. Unit <fft_stage_2_entity_b72ac4daf5> generated.

Analyzing Entity <butterfly_direct_entity_5acb48a614> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_5acb48a614> analyzed. Unit <butterfly_direct_entity_5acb48a614> generated.

Analyzing Entity <twiddle_stage_2_entity_751968b975> in library <work> (Architecture <structural>).
Entity <twiddle_stage_2_entity_751968b975> analyzed. Unit <twiddle_stage_2_entity_751968b975> generated.

Analyzing generic Entity <xlconvert_pipeline.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 2
	quantization = 1
Entity <xlconvert_pipeline.3> analyzed. Unit <xlconvert_pipeline.3> generated.

Analyzing generic Entity <convert_pipeline.3> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1
Entity <convert_pipeline.3> analyzed. Unit <convert_pipeline.3> generated.

Analyzing Entity <counter_11ccef49a2> in library <work> (Architecture <behavior>).
Entity <counter_11ccef49a2> analyzed. Unit <counter_11ccef49a2> generated.

Analyzing Entity <delay_ae3f84524a> in library <work> (Architecture <behavior>).
Entity <delay_ae3f84524a> analyzed. Unit <delay_ae3f84524a> generated.

Analyzing Entity <delay_848c26f47b> in library <work> (Architecture <behavior>).
Entity <delay_848c26f47b> analyzed. Unit <delay_848c26f47b> generated.

Analyzing Entity <delay_2f744cdafb> in library <work> (Architecture <behavior>).
Entity <delay_2f744cdafb> analyzed. Unit <delay_2f744cdafb> generated.

Analyzing Entity <delay_cbdfa55dc3> in library <work> (Architecture <behavior>).
Entity <delay_cbdfa55dc3> analyzed. Unit <delay_cbdfa55dc3> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <mux_69e3090cc7> in library <work> (Architecture <behavior>).
Entity <mux_69e3090cc7> analyzed. Unit <mux_69e3090cc7> generated.

Analyzing Entity <mux_181e58d842> in library <work> (Architecture <behavior>).
Entity <mux_181e58d842> analyzed. Unit <mux_181e58d842> generated.

Analyzing Entity <negate_e1a9d1ade1> in library <work> (Architecture <behavior>).
Entity <negate_e1a9d1ade1> analyzed. Unit <negate_e1a9d1ade1> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_df2bb90b8fe02ecf"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing Entity <delay_b_entity_3c3c50923a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19811: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_3c3c50923a> analyzed. Unit <delay_b_entity_3c3c50923a> generated.

Analyzing generic Entity <xlcounter_limit.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 125
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_9adf5a9f785e3fb8"
	count_limited = 1
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit.4>.
Entity <xlcounter_limit.4> analyzed. Unit <xlcounter_limit.4> generated.

Analyzing generic Entity <xlspram.4> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_62_51321cc7c8e9865c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram.4>.
Entity <xlspram.4> analyzed. Unit <xlspram.4> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 13
	y_width = 1
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing Entity <sync_delay_entity_2b91449130> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 19917: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_2b91449130> analyzed. Unit <sync_delay_entity_2b91449130> generated.

Analyzing Entity <constant_91ef1678ca> in library <work> (Architecture <behavior>).
Entity <constant_91ef1678ca> analyzed. Unit <constant_91ef1678ca> generated.

Analyzing Entity <constant_e8aae5d3bb> in library <work> (Architecture <behavior>).
Entity <constant_e8aae5d3bb> analyzed. Unit <constant_e8aae5d3bb> generated.

Analyzing Entity <constant_b437b02512> in library <work> (Architecture <behavior>).
Entity <constant_b437b02512> analyzed. Unit <constant_b437b02512> generated.

Analyzing generic Entity <xlcounter_free.11> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_b2e26777d24cb38d"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.11>.
Entity <xlcounter_free.11> analyzed. Unit <xlcounter_free.11> generated.

Analyzing Entity <relational_54048c8b02> in library <work> (Architecture <behavior>).
Entity <relational_54048c8b02> analyzed. Unit <relational_54048c8b02> generated.

Analyzing Entity <relational_16235eb2bf> in library <work> (Architecture <behavior>).
Entity <relational_16235eb2bf> analyzed. Unit <relational_16235eb2bf> generated.

Analyzing Entity <fft_stage_3_entity_8fdfdf5ad1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22328: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22328: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22328: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_3_entity_8fdfdf5ad1> analyzed. Unit <fft_stage_3_entity_8fdfdf5ad1> generated.

Analyzing Entity <butterfly_direct_entity_e4b9acb91e> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_e4b9acb91e> analyzed. Unit <butterfly_direct_entity_e4b9acb91e> generated.

Analyzing Entity <cadd_entity_5ccc5ee94d> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 20311: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_5ccc5ee94d> analyzed. Unit <cadd_entity_5ccc5ee94d> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing Entity <convert_of0_entity_e218f4d06f> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_e218f4d06f> analyzed. Unit <convert_of0_entity_e218f4d06f> generated.

Analyzing Entity <logical_182ac6c51e> in library <work> (Architecture <behavior>).
Entity <logical_182ac6c51e> analyzed. Unit <logical_182ac6c51e> generated.

Analyzing Entity <convert_entity_812cb70ba6> in library <work> (Architecture <structural>).
Entity <convert_entity_812cb70ba6> analyzed. Unit <convert_entity_812cb70ba6> generated.

Analyzing Entity <addsub_2969055f39> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_2969055f39> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_2969055f39> analyzed. Unit <addsub_2969055f39> generated.

Analyzing Entity <constant_9a2c97cce5> in library <work> (Architecture <behavior>).
Entity <constant_9a2c97cce5> analyzed. Unit <constant_9a2c97cce5> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing Entity <concat_f133931c1f> in library <work> (Architecture <behavior>).
Entity <concat_f133931c1f> analyzed. Unit <concat_f133931c1f> generated.

Analyzing Entity <reinterpret_60ea556961> in library <work> (Architecture <behavior>).
Entity <reinterpret_60ea556961> analyzed. Unit <reinterpret_60ea556961> generated.

Analyzing Entity <reinterpret_299ca43e25> in library <work> (Architecture <behavior>).
Entity <reinterpret_299ca43e25> analyzed. Unit <reinterpret_299ca43e25> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing Entity <csub_entity_839afd606e> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21036: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_839afd606e> analyzed. Unit <csub_entity_839afd606e> generated.

Analyzing Entity <mux_f1f44b96f0> in library <work> (Architecture <behavior>).
Entity <mux_f1f44b96f0> analyzed. Unit <mux_f1f44b96f0> generated.

Analyzing Entity <scale_e5d0b4a1ec> in library <work> (Architecture <behavior>).
Entity <scale_e5d0b4a1ec> analyzed. Unit <scale_e5d0b4a1ec> generated.

Analyzing Entity <twiddle_general_4mult_entity_c55d9e333f> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_c55d9e333f> analyzed. Unit <twiddle_general_4mult_entity_c55d9e333f> generated.

Analyzing Entity <addsub_be8c56327e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_be8c56327e> analyzed. Unit <addsub_be8c56327e> generated.

Analyzing Entity <addsub_eb2273ac28> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_eb2273ac28> analyzed. Unit <addsub_eb2273ac28> generated.

Analyzing Entity <c_to_ri2_entity_67781924ce> in library <work> (Architecture <structural>).
Entity <c_to_ri2_entity_67781924ce> analyzed. Unit <c_to_ri2_entity_67781924ce> generated.

Analyzing Entity <coeff_gen_entity_474126f870> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21477: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21477: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 21477: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_474126f870> analyzed. Unit <coeff_gen_entity_474126f870> generated.

Analyzing Entity <ri_to_c_entity_0a7e802d3a> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_0a7e802d3a> analyzed. Unit <ri_to_c_entity_0a7e802d3a> generated.

Analyzing generic Entity <xlsprom_dist.5> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_62_f0d8e22702089fe9"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_dist.5>.
Entity <xlsprom_dist.5> analyzed. Unit <xlsprom_dist.5> generated.

Analyzing generic Entity <xlsprom_dist.6> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_62_252dff5223562ed1"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_dist.6>.
Entity <xlsprom_dist.6> analyzed. Unit <xlsprom_dist.6> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing generic Entity <synth_reg.21> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
Entity <synth_reg.21> analyzed. Unit <synth_reg.21> generated.

Analyzing generic Entity <srl17e.21> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.21> analyzed. Unit <srl17e.21> generated.

Analyzing generic Entity <xldelay.17> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.17> analyzed. Unit <xldelay.17> generated.

Analyzing generic Entity <synth_reg.17> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
Entity <synth_reg.17> analyzed. Unit <synth_reg.17> generated.

Analyzing generic Entity <srl17e.17> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.17> analyzed. Unit <srl17e.17> generated.

Analyzing Entity <delay_38898c80c0> in library <work> (Architecture <behavior>).
Entity <delay_38898c80c0> analyzed. Unit <delay_38898c80c0> generated.

Analyzing generic Entity <xldelay.18> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.18> analyzed. Unit <xldelay.18> generated.

Analyzing generic Entity <synth_reg.18> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
Entity <synth_reg.18> analyzed. Unit <synth_reg.18> generated.

Analyzing generic Entity <srl17e.18> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.18> analyzed. Unit <srl17e.18> generated.

Analyzing Entity <mult_f295e5f0f2> in library <work> (Architecture <behavior>).
Entity <mult_f295e5f0f2> analyzed. Unit <mult_f295e5f0f2> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9adf5a9f785e3fb8"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing Entity <delay_b_entity_c748cfc7d8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22091: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_c748cfc7d8> analyzed. Unit <delay_b_entity_c748cfc7d8> generated.

Analyzing generic Entity <xlcounter_limit.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 61
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_20f60aed18821bec"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit.5>.
Entity <xlcounter_limit.5> analyzed. Unit <xlcounter_limit.5> generated.

Analyzing generic Entity <xlspram.5> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_62_665c019c1c5f5676"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram.5>.
Entity <xlspram.5> analyzed. Unit <xlspram.5> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 13
	y_width = 1
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing Entity <sync_delay_entity_1af74e333f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22197: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_1af74e333f> analyzed. Unit <sync_delay_entity_1af74e333f> generated.

Analyzing Entity <constant_7244cd602b> in library <work> (Architecture <behavior>).
Entity <constant_7244cd602b> analyzed. Unit <constant_7244cd602b> generated.

Analyzing Entity <constant_7b07120b87> in library <work> (Architecture <behavior>).
Entity <constant_7b07120b87> analyzed. Unit <constant_7b07120b87> generated.

Analyzing Entity <constant_180df391de> in library <work> (Architecture <behavior>).
Entity <constant_180df391de> analyzed. Unit <constant_180df391de> generated.

Analyzing generic Entity <xlcounter_free.12> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_c53e3b0687343f7a"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.12>.
Entity <xlcounter_free.12> analyzed. Unit <xlcounter_free.12> generated.

Analyzing Entity <relational_9a3978c602> in library <work> (Architecture <behavior>).
Entity <relational_9a3978c602> analyzed. Unit <relational_9a3978c602> generated.

Analyzing Entity <relational_23065a6aa3> in library <work> (Architecture <behavior>).
Entity <relational_23065a6aa3> analyzed. Unit <relational_23065a6aa3> generated.

Analyzing Entity <fft_stage_4_entity_4cc3447bc2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23322: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23322: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23322: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_4_entity_4cc3447bc2> analyzed. Unit <fft_stage_4_entity_4cc3447bc2> generated.

Analyzing Entity <butterfly_direct_entity_2967faa47a> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_2967faa47a> analyzed. Unit <butterfly_direct_entity_2967faa47a> generated.

Analyzing Entity <twiddle_general_4mult_entity_418ad49f3f> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_418ad49f3f> analyzed. Unit <twiddle_general_4mult_entity_418ad49f3f> generated.

Analyzing Entity <coeff_gen_entity_7dfd74dc47> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22471: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22471: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 22471: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_7dfd74dc47> analyzed. Unit <coeff_gen_entity_7dfd74dc47> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_62_2d41b260b5e70403"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_62_f5d63000a45b4cf8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 7
	x_width = 8
	y_width = 3
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_20f60aed18821bec"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing Entity <delay_b_entity_b9edcb6bd8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23085: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_b9edcb6bd8> analyzed. Unit <delay_b_entity_b9edcb6bd8> generated.

Analyzing generic Entity <xlcounter_limit.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 29
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_35c81e3155ab2f6f"
	count_limited = 1
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit.6>.
Entity <xlcounter_limit.6> analyzed. Unit <xlcounter_limit.6> generated.

Analyzing generic Entity <xlspram.6> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_62_82b2485d32f76714"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram.6>.
Entity <xlspram.6> analyzed. Unit <xlspram.6> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 13
	y_width = 1
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing Entity <sync_delay_entity_866ef565c7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23191: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_866ef565c7> analyzed. Unit <sync_delay_entity_866ef565c7> generated.

Analyzing Entity <constant_7ea0f2fff7> in library <work> (Architecture <behavior>).
Entity <constant_7ea0f2fff7> analyzed. Unit <constant_7ea0f2fff7> generated.

Analyzing Entity <constant_961b61f8a1> in library <work> (Architecture <behavior>).
Entity <constant_961b61f8a1> analyzed. Unit <constant_961b61f8a1> generated.

Analyzing Entity <constant_a267c870be> in library <work> (Architecture <behavior>).
Entity <constant_a267c870be> analyzed. Unit <constant_a267c870be> generated.

Analyzing generic Entity <xlcounter_free.13> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_73d90f0f459a7002"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.13>.
Entity <xlcounter_free.13> analyzed. Unit <xlcounter_free.13> generated.

Analyzing Entity <relational_931d61fb72> in library <work> (Architecture <behavior>).
Entity <relational_931d61fb72> analyzed. Unit <relational_931d61fb72> generated.

Analyzing Entity <relational_fe487ce1c7> in library <work> (Architecture <behavior>).
Entity <relational_fe487ce1c7> analyzed. Unit <relational_fe487ce1c7> generated.

Analyzing Entity <fft_stage_5_entity_a003caf496> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24316: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24316: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24316: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_5_entity_a003caf496> analyzed. Unit <fft_stage_5_entity_a003caf496> generated.

Analyzing Entity <butterfly_direct_entity_13b04de492> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_13b04de492> analyzed. Unit <butterfly_direct_entity_13b04de492> generated.

Analyzing Entity <twiddle_general_4mult_entity_07189e9643> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_07189e9643> analyzed. Unit <twiddle_general_4mult_entity_07189e9643> generated.

Analyzing Entity <coeff_gen_entity_35e67a69d7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23465: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23465: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 23465: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_35e67a69d7> analyzed. Unit <coeff_gen_entity_35e67a69d7> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_62_6ea787275fdc24d6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_62_37f844592d213796"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_35c81e3155ab2f6f"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing Entity <delay_b_entity_6f855eacbb> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24079: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_6f855eacbb> analyzed. Unit <delay_b_entity_6f855eacbb> generated.

Analyzing generic Entity <xlcounter_limit.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 13
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_c84d65465c59fb07"
	count_limited = 1
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit.7>.
Entity <xlcounter_limit.7> analyzed. Unit <xlcounter_limit.7> generated.

Analyzing generic Entity <xlspram.7> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_62_de80a27a29f3ada6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram.7>.
Entity <xlspram.7> analyzed. Unit <xlspram.7> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 13
	y_width = 1
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing Entity <sync_delay_entity_e4a7e09f0b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24185: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_e4a7e09f0b> analyzed. Unit <sync_delay_entity_e4a7e09f0b> generated.

Analyzing Entity <constant_fe72737ca0> in library <work> (Architecture <behavior>).
Entity <constant_fe72737ca0> analyzed. Unit <constant_fe72737ca0> generated.

Analyzing Entity <constant_ef0e2e5fc6> in library <work> (Architecture <behavior>).
Entity <constant_ef0e2e5fc6> analyzed. Unit <constant_ef0e2e5fc6> generated.

Analyzing Entity <constant_582a3706dd> in library <work> (Architecture <behavior>).
Entity <constant_582a3706dd> analyzed. Unit <constant_582a3706dd> generated.

Analyzing generic Entity <xlcounter_free.14> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_e0d381bcdb78c3cc"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free.14>.
Entity <xlcounter_free.14> analyzed. Unit <xlcounter_free.14> generated.

Analyzing Entity <relational_9ece3c8c4e> in library <work> (Architecture <behavior>).
Entity <relational_9ece3c8c4e> analyzed. Unit <relational_9ece3c8c4e> generated.

Analyzing Entity <relational_dc5bc996c9> in library <work> (Architecture <behavior>).
Entity <relational_dc5bc996c9> analyzed. Unit <relational_dc5bc996c9> generated.

Analyzing Entity <fft_stage_6_entity_234201d256> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25310: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25310: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25310: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_6_entity_234201d256> analyzed. Unit <fft_stage_6_entity_234201d256> generated.

Analyzing Entity <butterfly_direct_entity_9ebbe6ba4f> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_9ebbe6ba4f> analyzed. Unit <butterfly_direct_entity_9ebbe6ba4f> generated.

Analyzing Entity <twiddle_general_4mult_entity_4d4e3e3f57> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_4d4e3e3f57> analyzed. Unit <twiddle_general_4mult_entity_4d4e3e3f57> generated.

Analyzing Entity <coeff_gen_entity_b6518cd0f7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24459: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24459: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 24459: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_b6518cd0f7> analyzed. Unit <coeff_gen_entity_b6518cd0f7> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_62_daa5a8eb8c5c2eed"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_62_7061fc74b87e2931"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 7
	x_width = 8
	y_width = 5
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_c84d65465c59fb07"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <delay_b_entity_eee80b016f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25073: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_eee80b016f> analyzed. Unit <delay_b_entity_eee80b016f> generated.

Analyzing generic Entity <xlcounter_limit.8> in library <work> (Architecture <behavior>).
	cnt_15_0 = 5
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_05042eb8e8f7781c"
	count_limited = 1
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_limit.8>.
Entity <xlcounter_limit.8> analyzed. Unit <xlcounter_limit.8> generated.

Analyzing generic Entity <xlspram.8> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_62_fd6c0fe64ab6dcd2"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlspram.8>.
Entity <xlspram.8> analyzed. Unit <xlspram.8> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 13
	y_width = 1
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing Entity <sync_delay_entity_2a5bdc41d5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25179: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_2a5bdc41d5> analyzed. Unit <sync_delay_entity_2a5bdc41d5> generated.

Analyzing Entity <constant_145086465d> in library <work> (Architecture <behavior>).
Entity <constant_145086465d> analyzed. Unit <constant_145086465d> generated.

Analyzing Entity <constant_67ad97ca70> in library <work> (Architecture <behavior>).
Entity <constant_67ad97ca70> analyzed. Unit <constant_67ad97ca70> generated.

Analyzing generic Entity <xlcounter_free.15> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_c2e89722de712678"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free.15>.
Entity <xlcounter_free.15> analyzed. Unit <xlcounter_free.15> generated.

Analyzing Entity <relational_4d3cfceaf4> in library <work> (Architecture <behavior>).
Entity <relational_4d3cfceaf4> analyzed. Unit <relational_4d3cfceaf4> generated.

Analyzing Entity <relational_d930162434> in library <work> (Architecture <behavior>).
Entity <relational_d930162434> analyzed. Unit <relational_d930162434> generated.

Analyzing Entity <fft_stage_7_entity_cf4bb1eb09> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26272: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26272: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26272: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_7_entity_cf4bb1eb09> analyzed. Unit <fft_stage_7_entity_cf4bb1eb09> generated.

Analyzing Entity <butterfly_direct_entity_dfa79bcad4> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_dfa79bcad4> analyzed. Unit <butterfly_direct_entity_dfa79bcad4> generated.

Analyzing Entity <twiddle_general_4mult_entity_8413895c5c> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_8413895c5c> analyzed. Unit <twiddle_general_4mult_entity_8413895c5c> generated.

Analyzing Entity <coeff_gen_entity_422f348c76> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25453: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25453: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 25453: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_422f348c76> analyzed. Unit <coeff_gen_entity_422f348c76> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_62_16e54f007b53b02e"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing generic Entity <xlsprom.13> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_62_721e2d25fd18b8a2"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.13>.
Entity <xlsprom.13> analyzed. Unit <xlsprom.13> generated.

Analyzing generic Entity <xlslice.43> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6
Entity <xlslice.43> analyzed. Unit <xlslice.43> generated.

Analyzing generic Entity <xlcounter_free.8> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_05042eb8e8f7781c"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlcounter_free.8>.
Entity <xlcounter_free.8> analyzed. Unit <xlcounter_free.8> generated.

Analyzing Entity <delay_b_entity_fb1d442e07> in library <work> (Architecture <structural>).
Entity <delay_b_entity_fb1d442e07> analyzed. Unit <delay_b_entity_fb1d442e07> generated.

Analyzing generic Entity <xldelay.19> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.19> analyzed. Unit <xldelay.19> generated.

Analyzing generic Entity <synth_reg.19> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
Entity <synth_reg.19> analyzed. Unit <synth_reg.19> generated.

Analyzing generic Entity <srl17e.19> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.19> analyzed. Unit <srl17e.19> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 13
	y_width = 1
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing Entity <sync_delay_entity_ec464aa8f1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26141: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_ec464aa8f1> analyzed. Unit <sync_delay_entity_ec464aa8f1> generated.

Analyzing Entity <constant_469094441c> in library <work> (Architecture <behavior>).
Entity <constant_469094441c> analyzed. Unit <constant_469094441c> generated.

Analyzing Entity <constant_a1c496ea88> in library <work> (Architecture <behavior>).
Entity <constant_a1c496ea88> analyzed. Unit <constant_a1c496ea88> generated.

Analyzing generic Entity <xlcounter_free.16> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_e9eaaa5672e4be4d"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free.16>.
Entity <xlcounter_free.16> analyzed. Unit <xlcounter_free.16> generated.

Analyzing Entity <relational_8fc7f5539b> in library <work> (Architecture <behavior>).
Entity <relational_8fc7f5539b> analyzed. Unit <relational_8fc7f5539b> generated.

Analyzing Entity <relational_47b317dab6> in library <work> (Architecture <behavior>).
Entity <relational_47b317dab6> analyzed. Unit <relational_47b317dab6> generated.

Analyzing Entity <fft_stage_8_entity_7eea52cfb7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27234: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27234: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27234: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <fft_stage_8_entity_7eea52cfb7> analyzed. Unit <fft_stage_8_entity_7eea52cfb7> generated.

Analyzing Entity <butterfly_direct_entity_06f5396864> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_06f5396864> analyzed. Unit <butterfly_direct_entity_06f5396864> generated.

Analyzing Entity <twiddle_general_4mult_entity_46e649bbc1> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_46e649bbc1> analyzed. Unit <twiddle_general_4mult_entity_46e649bbc1> generated.

Analyzing Entity <coeff_gen_entity_6dff86c0da> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26415: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26415: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 26415: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_6dff86c0da> analyzed. Unit <coeff_gen_entity_6dff86c0da> generated.

Analyzing generic Entity <xlsprom.14> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_62_92fa6367e92d9ee0"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.14>.
Entity <xlsprom.14> analyzed. Unit <xlsprom.14> generated.

Analyzing generic Entity <xlsprom.15> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_62_89660d475f29ded2"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.15>.
Entity <xlsprom.15> analyzed. Unit <xlsprom.15> generated.

Analyzing generic Entity <xlslice.44> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 7
	x_width = 8
	y_width = 7
Entity <xlslice.44> analyzed. Unit <xlslice.44> generated.

Analyzing generic Entity <xlcounter_free.9> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_38c9cb0851a20d91"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlcounter_free.9>.
Entity <xlcounter_free.9> analyzed. Unit <xlcounter_free.9> generated.

Analyzing Entity <delay_b_entity_5da3a225ee> in library <work> (Architecture <structural>).
Entity <delay_b_entity_5da3a225ee> analyzed. Unit <delay_b_entity_5da3a225ee> generated.

Analyzing generic Entity <xldelay.20> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.20> analyzed. Unit <xldelay.20> generated.

Analyzing generic Entity <synth_reg.20> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
Entity <synth_reg.20> analyzed. Unit <synth_reg.20> generated.

Analyzing generic Entity <srl17e.20> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.20> analyzed. Unit <srl17e.20> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 13
	y_width = 1
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing Entity <sync_delay_entity_90e48b2a26> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27103: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_90e48b2a26> analyzed. Unit <sync_delay_entity_90e48b2a26> generated.

Analyzing Entity <constant_cda50df78a> in library <work> (Architecture <behavior>).
Entity <constant_cda50df78a> analyzed. Unit <constant_cda50df78a> generated.

Analyzing Entity <constant_e8ddc079e9> in library <work> (Architecture <behavior>).
Entity <constant_e8ddc079e9> analyzed. Unit <constant_e8ddc079e9> generated.

Analyzing Entity <constant_a7e2bb9e12> in library <work> (Architecture <behavior>).
Entity <constant_a7e2bb9e12> analyzed. Unit <constant_a7e2bb9e12> generated.

Analyzing generic Entity <xlcounter_free.17> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9f5113eef58d42f3"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlcounter_free.17>.
Entity <xlcounter_free.17> analyzed. Unit <xlcounter_free.17> generated.

Analyzing Entity <relational_5f1eb17108> in library <work> (Architecture <behavior>).
Entity <relational_5f1eb17108> analyzed. Unit <relational_5f1eb17108> generated.

Analyzing Entity <relational_f9928864ea> in library <work> (Architecture <behavior>).
Entity <relational_f9928864ea> analyzed. Unit <relational_f9928864ea> generated.

Analyzing Entity <fft_stage_9_entity_86ae7aec0c> in library <work> (Architecture <structural>).
Entity <fft_stage_9_entity_86ae7aec0c> analyzed. Unit <fft_stage_9_entity_86ae7aec0c> generated.

Analyzing Entity <butterfly_direct_entity_60b00b1493> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_60b00b1493> analyzed. Unit <butterfly_direct_entity_60b00b1493> generated.

Analyzing Entity <twiddle_general_4mult_entity_223bc3a4c7> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_223bc3a4c7> analyzed. Unit <twiddle_general_4mult_entity_223bc3a4c7> generated.

Analyzing Entity <coeff_gen_entity_7704725608> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27377: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27377: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 27377: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_7704725608> analyzed. Unit <coeff_gen_entity_7704725608> generated.

Analyzing generic Entity <xlsprom.16> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_62_66e53735c699b53b"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.16>.
Entity <xlsprom.16> analyzed. Unit <xlsprom.16> generated.

Analyzing generic Entity <xlsprom.17> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_62_83efd1fdf9477a72"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.17>.
Entity <xlsprom.17> analyzed. Unit <xlsprom.17> generated.

Analyzing generic Entity <xlslice.45> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8
Entity <xlslice.45> analyzed. Unit <xlslice.45> generated.

Analyzing Entity <counter_223a0f3237> in library <work> (Architecture <behavior>).
Entity <counter_223a0f3237> analyzed. Unit <counter_223a0f3237> generated.

Analyzing Entity <delay_b_entity_7d713758f4> in library <work> (Architecture <structural>).
Entity <delay_b_entity_7d713758f4> analyzed. Unit <delay_b_entity_7d713758f4> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 13
	y_width = 1
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing Entity <sync_delay_entity_5a58012105> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 28065: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_entity_5a58012105> analyzed. Unit <sync_delay_entity_5a58012105> generated.

Analyzing Entity <ri_to_c0_entity_ba946f0120> in library <work> (Architecture <structural>).
Entity <ri_to_c0_entity_ba946f0120> analyzed. Unit <ri_to_c0_entity_ba946f0120> generated.

Analyzing Entity <fft_direct_entity_d6658f84e8> in library <work> (Architecture <structural>).
Entity <fft_direct_entity_d6658f84e8> analyzed. Unit <fft_direct_entity_d6658f84e8> generated.

Analyzing Entity <butterfly1_0_entity_d1ea489d9a> in library <work> (Architecture <structural>).
Entity <butterfly1_0_entity_d1ea489d9a> analyzed. Unit <butterfly1_0_entity_d1ea489d9a> generated.

Analyzing Entity <twiddle_general_4mult_entity_498b2e857f> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_498b2e857f> analyzed. Unit <twiddle_general_4mult_entity_498b2e857f> generated.

Analyzing Entity <coeff_gen_entity_ad79b62afe> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 28715: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 28715: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 28715: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_ad79b62afe> analyzed. Unit <coeff_gen_entity_ad79b62afe> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_073020084dc5d91f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_c55d75b26312ffb9"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 8
	x_width = 9
	y_width = 9
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing Entity <butterfly2_0_entity_10093d3d4b> in library <work> (Architecture <structural>).
Entity <butterfly2_0_entity_10093d3d4b> analyzed. Unit <butterfly2_0_entity_10093d3d4b> generated.

Analyzing Entity <convert_of2_entity_b17a1c6d50> in library <work> (Architecture <structural>).
Entity <convert_of2_entity_b17a1c6d50> analyzed. Unit <convert_of2_entity_b17a1c6d50> generated.

Analyzing Entity <twiddle_general_4mult_entity_51b322ce4e> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_51b322ce4e> analyzed. Unit <twiddle_general_4mult_entity_51b322ce4e> generated.

Analyzing Entity <coeff_gen_entity_1300662738> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 29479: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 29479: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 29479: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_1300662738> analyzed. Unit <coeff_gen_entity_1300662738> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_e195761ec2ed12e6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_5274d0b3f294243c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing Entity <butterfly2_1_entity_4d78f26b3c> in library <work> (Architecture <structural>).
Entity <butterfly2_1_entity_4d78f26b3c> analyzed. Unit <butterfly2_1_entity_4d78f26b3c> generated.

Analyzing Entity <twiddle_general_4mult_entity_4483e33770> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_4483e33770> analyzed. Unit <twiddle_general_4mult_entity_4483e33770> generated.

Analyzing Entity <coeff_gen_entity_064539b637> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 30073: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 30073: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 30073: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <coeff_gen_entity_064539b637> analyzed. Unit <coeff_gen_entity_064539b637> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 18
	core_name0 = "bmg_62_a1b79e174d5a824f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing Entity <delay_0c0a0420a6> in library <work> (Architecture <behavior>).
Entity <delay_0c0a0420a6> analyzed. Unit <delay_0c0a0420a6> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <fft_unscrambler_entity_de302e83a6> in library <work> (Architecture <structural>).
Entity <fft_unscrambler_entity_de302e83a6> analyzed. Unit <fft_unscrambler_entity_de302e83a6> generated.

Analyzing Entity <reorder_entity_d3434f5c8e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 31122: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <reorder_entity_d3434f5c8e> analyzed. Unit <reorder_entity_d3434f5c8e> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 36
	core_name0 = "bmg_62_66064026d4816b4e"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 4607
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_813142b9460b2f27"
	count_limited = 1
	op_arith = 1
	op_width = 13
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 8
	width = 9
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 8
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 9
	width = 36
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 9
	width = 36
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 7
	width = 9
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 7
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 6
	width = 9
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 6
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 5
	width = 9
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 5
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 9
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 3
	width = 9
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 3
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 2
	width = 9
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 2
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 9
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing Entity <delay_a99984b20e> in library <work> (Architecture <behavior>).
Entity <delay_a99984b20e> analyzed. Unit <delay_a99984b20e> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	reset = 0
	width = 4
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 8
	width = 4
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 8
	width = 4
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing generic Entity <xldelay.14> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.14> analyzed. Unit <xldelay.14> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7512: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 7525: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing generic Entity <xlsprom_dist.1> in library <work> (Architecture <behavior>).
	addr_width = 9
	c_address_width = 9
	c_width = 9
	core_name0 = "dmg_62_1a18407473b36622"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom_dist.1>.
Entity <xlsprom_dist.1> analyzed. Unit <xlsprom_dist.1> generated.

Analyzing Entity <mux_bcb919797f> in library <work> (Architecture <behavior>).
Entity <mux_bcb919797f> analyzed. Unit <mux_bcb919797f> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 12
	x_width = 13
	y_width = 4
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 8
	x_width = 13
	y_width = 9
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing Entity <sync_delay_en_entity_2848f8ed44> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd" line 30947: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
Entity <sync_delay_en_entity_2848f8ed44> analyzed. Unit <sync_delay_en_entity_2848f8ed44> generated.

Analyzing Entity <constant_498bc68c14> in library <work> (Architecture <behavior>).
Entity <constant_498bc68c14> analyzed. Unit <constant_498bc68c14> generated.

Analyzing Entity <constant_fbc2f0cce1> in library <work> (Architecture <behavior>).
Entity <constant_fbc2f0cce1> analyzed. Unit <constant_fbc2f0cce1> generated.

Analyzing Entity <constant_f1ac4bddff> in library <work> (Architecture <behavior>).
Entity <constant_f1ac4bddff> analyzed. Unit <constant_f1ac4bddff> generated.

Analyzing generic Entity <xlcounter_free.10> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_7ca694f8efe8d963"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlcounter_free.10>.
Entity <xlcounter_free.10> analyzed. Unit <xlcounter_free.10> generated.

Analyzing Entity <relational_0ffd72e037> in library <work> (Architecture <behavior>).
Entity <relational_0ffd72e037> analyzed. Unit <relational_0ffd72e037> generated.

Analyzing Entity <relational_f6702ea2f7> in library <work> (Architecture <behavior>).
Entity <relational_f6702ea2f7> analyzed. Unit <relational_f6702ea2f7> generated.

Analyzing Entity <square_transposer_entity_d5b485adb5> in library <work> (Architecture <structural>).
Entity <square_transposer_entity_d5b485adb5> analyzed. Unit <square_transposer_entity_d5b485adb5> generated.

Analyzing Entity <barrel_switcher_entity_6f08b6925b> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_6f08b6925b> analyzed. Unit <barrel_switcher_entity_6f08b6925b> generated.

Analyzing Entity <counter_0009e314f5> in library <work> (Architecture <behavior>).
Entity <counter_0009e314f5> analyzed. Unit <counter_0009e314f5> generated.

Analyzing Entity <logical_444d3f5046> in library <work> (Architecture <behavior>).
Entity <logical_444d3f5046> analyzed. Unit <logical_444d3f5046> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 10
	x_width = 13
	y_width = 2
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <logical_444d3f5046>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_444d3f5046> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4a391b9a0e> synthesized.


Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd85eb7067> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <mux_fca786f2ff>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_fca786f2ff> synthesized.


Synthesizing Unit <relational_6c3ee657fa>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_6c3ee657fa> synthesized.


Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_9f61027ba4> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <constant_4c449dd556>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4c449dd556> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <constant_822933f89b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_822933f89b> synthesized.


Synthesizing Unit <concat_b57c4be2de>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b57c4be2de> synthesized.


Synthesizing Unit <constant_270746ab47>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_270746ab47> synthesized.


Synthesizing Unit <reinterpret_3fb4604c01>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3fb4604c01> synthesized.


Synthesizing Unit <reinterpret_4bf1ad328a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4bf1ad328a> synthesized.


Synthesizing Unit <reinterpret_eb03bc3377>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_eb03bc3377> synthesized.


Synthesizing Unit <reinterpret_7ea107432a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_7ea107432a> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<47:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<47:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <generatePowerEfficientEnable>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <generatePowerEfficientEnable> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <constant_8038205d89>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_8038205d89> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <negate_5fcde2e21d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ip_30_1_neg<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_ip_30_1_neg>.
    Found 18-bit register for signal <op_mem_42_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_5fcde2e21d> synthesized.


Synthesizing Unit <relational_8701b88949>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 9-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_8701b88949> synthesized.


Synthesizing Unit <reinterpret_9306b5127f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9306b5127f> synthesized.


Synthesizing Unit <delay_423c6c1400>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_423c6c1400> synthesized.


Synthesizing Unit <delay_21355083c1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_21355083c1> synthesized.


Synthesizing Unit <mux_7f6b7da686>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_7f6b7da686> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <constant_b4ec9de7d1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b4ec9de7d1> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_78eac2928d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_78eac2928d> synthesized.


Synthesizing Unit <constant_40da8f5b68>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_40da8f5b68> synthesized.


Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_4bb6f691f7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_a6d07705dd> synthesized.


Synthesizing Unit <mux_28159dbdb9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <pipe_16_22>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <mux_28159dbdb9> synthesized.


Synthesizing Unit <delay_a14e3dd1bd>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_a14e3dd1bd> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <logical_e9e6541380>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_e9e6541380> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_36> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <constant_4709ea49b5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4709ea49b5> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<19:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <concat_c615d93998>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c615d93998> synthesized.


Synthesizing Unit <reinterpret_d357e69fa3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d357e69fa3> synthesized.


Synthesizing Unit <reinterpret_d2180c9169>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d2180c9169> synthesized.


Synthesizing Unit <reinterpret_4a8cbc85ce>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4a8cbc85ce> synthesized.


Synthesizing Unit <logical_938d99ac11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_938d99ac11> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <counter_11ccef49a2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_11ccef49a2> synthesized.


Synthesizing Unit <delay_ae3f84524a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 126-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 126 D-type flip-flop(s).
Unit <delay_ae3f84524a> synthesized.


Synthesizing Unit <delay_848c26f47b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_848c26f47b> synthesized.


Synthesizing Unit <delay_2f744cdafb>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_2f744cdafb> synthesized.


Synthesizing Unit <delay_cbdfa55dc3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <delay_cbdfa55dc3> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <mux_69e3090cc7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 90-bit register for signal <pipe_16_22>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <mux_69e3090cc7> synthesized.


Synthesizing Unit <mux_181e58d842>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <mux_181e58d842> synthesized.


Synthesizing Unit <negate_e1a9d1ade1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit adder for signal <internal_ip_30_1_neg>.
    Found 19-bit register for signal <op_mem_42_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_e1a9d1ade1> synthesized.


Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_91ef1678ca> synthesized.


Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8aae5d3bb> synthesized.


Synthesizing Unit <constant_b437b02512>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b437b02512> synthesized.


Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.


Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <mux_f1f44b96f0>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <pipe_16_22>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <mux_f1f44b96f0> synthesized.


Synthesizing Unit <scale_e5d0b4a1ec>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_e5d0b4a1ec> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <logical_182ac6c51e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_182ac6c51e> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <constant_9a2c97cce5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_9a2c97cce5> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<23:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <concat_f133931c1f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f133931c1f> synthesized.


Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_60ea556961> synthesized.


Synthesizing Unit <reinterpret_299ca43e25>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_299ca43e25> synthesized.


Synthesizing Unit <delay_38898c80c0>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_38898c80c0> synthesized.


Synthesizing Unit <mult_f295e5f0f2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18x18-bit multiplier for signal <mult_46_56>.
    Found 72-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_f295e5f0f2> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7244cd602b> synthesized.


Synthesizing Unit <constant_7b07120b87>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7b07120b87> synthesized.


Synthesizing Unit <constant_180df391de>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_180df391de> synthesized.


Synthesizing Unit <relational_9a3978c602>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.


Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7ea0f2fff7> synthesized.


Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_961b61f8a1> synthesized.


Synthesizing Unit <constant_a267c870be>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a267c870be> synthesized.


Synthesizing Unit <relational_931d61fb72>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.


Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fe72737ca0> synthesized.


Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ef0e2e5fc6> synthesized.


Synthesizing Unit <constant_582a3706dd>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_582a3706dd> synthesized.


Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.


Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <constant_145086465d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_145086465d> synthesized.


Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_67ad97ca70> synthesized.


Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.


Synthesizing Unit <relational_d930162434>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_43>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_43> synthesized.


Synthesizing Unit <constant_469094441c>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_469094441c> synthesized.


Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a1c496ea88> synthesized.


Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.


Synthesizing Unit <relational_47b317dab6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_44>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_44> synthesized.


Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_cda50df78a> synthesized.


Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8ddc079e9> synthesized.


Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a7e2bb9e12> synthesized.


Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.


Synthesizing Unit <relational_f9928864ea>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.


Synthesizing Unit <counter_223a0f3237>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_223a0f3237> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_45>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlslice_45> synthesized.


Synthesizing Unit <delay_0c0a0420a6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0c0a0420a6> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlslice_35> synthesized.


Synthesizing Unit <delay_a99984b20e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_a99984b20e> synthesized.


Synthesizing Unit <mux_bcb919797f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <pipe_30_22<0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mux_bcb919797f> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <x<12:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <constant_498bc68c14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_498bc68c14> synthesized.


Synthesizing Unit <constant_fbc2f0cce1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fbc2f0cce1> synthesized.


Synthesizing Unit <constant_f1ac4bddff>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_f1ac4bddff> synthesized.


Synthesizing Unit <relational_0ffd72e037>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0ffd72e037> synthesized.


Synthesizing Unit <relational_f6702ea2f7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f6702ea2f7> synthesized.


Synthesizing Unit <counter_0009e314f5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_0009e314f5> synthesized.


Synthesizing Unit <ri_to_c0_entity_ba946f0120>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <ri_to_c0_entity_ba946f0120> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <c_to_ri0_entity_68a06d3127>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <c_to_ri0_entity_68a06d3127> synthesized.


Synthesizing Unit <ri_to_c0_entity_1f41d7c305>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <ri_to_c0_entity_1f41d7c305> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <xldsp48e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:1305 - Output <carryout<3:2>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <cea2<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceb2<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <internal_cecinsub> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_carryout<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_carryout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldsp48e> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <srl17e_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_16> synthesized.


Synthesizing Unit <ri_to_c0_entity_57c3607935>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <ri_to_c0_entity_57c3607935> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_15> synthesized.


Synthesizing Unit <xlspram_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_3> synthesized.


Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_3> synthesized.


Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_2> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <xlsprom_dist_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_3> synthesized.


Synthesizing Unit <xlsprom_dist_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_4> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_7> synthesized.


Synthesizing Unit <single_reg_w_init>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <single_reg_w_init> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_4> synthesized.


Synthesizing Unit <xlspram_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_4> synthesized.


Synthesizing Unit <xlcounter_free_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_11> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <c_to_ri2_entity_67781924ce>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <c_to_ri2_entity_67781924ce> synthesized.


Synthesizing Unit <ri_to_c_entity_0a7e802d3a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <ri_to_c_entity_0a7e802d3a> synthesized.


Synthesizing Unit <srl17e_21>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_21> synthesized.


Synthesizing Unit <srl17e_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_17> synthesized.


Synthesizing Unit <srl17e_18>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_18> synthesized.


Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_5> synthesized.


Synthesizing Unit <xlspram_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_5> synthesized.


Synthesizing Unit <xlcounter_free_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_12> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_6> synthesized.


Synthesizing Unit <xlspram_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_6> synthesized.


Synthesizing Unit <xlcounter_free_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_13> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_7> synthesized.


Synthesizing Unit <xlspram_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_7> synthesized.


Synthesizing Unit <xlcounter_free_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_14> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlcounter_limit_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_8> synthesized.


Synthesizing Unit <xlspram_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_8> synthesized.


Synthesizing Unit <xlcounter_free_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_15> synthesized.


Synthesizing Unit <xlcounter_free_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_8> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <xlsprom_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_13> synthesized.


Synthesizing Unit <srl17e_19>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_19> synthesized.


Synthesizing Unit <xlcounter_free_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_16> synthesized.


Synthesizing Unit <xlcounter_free_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_9> synthesized.


Synthesizing Unit <xlsprom_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_14> synthesized.


Synthesizing Unit <xlsprom_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_15> synthesized.


Synthesizing Unit <srl17e_20>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_20> synthesized.


Synthesizing Unit <xlcounter_free_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_17> synthesized.


Synthesizing Unit <xlsprom_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_16> synthesized.


Synthesizing Unit <xlsprom_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_17> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <convert_of2_entity_b17a1c6d50>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_of2_entity_b17a1c6d50> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 7939.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlsprom_dist_1> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <xlcounter_free_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_10> synthesized.


Synthesizing Unit <delay_bram0_entity_d40c32b9c6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_bram0_entity_d40c32b9c6> synthesized.


Synthesizing Unit <sync_delay_ctr_entity_4ebbfebcd1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_ctr_entity_4ebbfebcd1> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <cadd_entity_3ec5ae5a4e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <cadd_entity_3ec5ae5a4e> synthesized.


Synthesizing Unit <csub_entity_8f454f3efc>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <csub_entity_8f454f3efc> synthesized.


Synthesizing Unit <synth_reg_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_16> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_15> synthesized.


Synthesizing Unit <sync_delay_en_entity_3b03e1cdc8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_en_entity_3b03e1cdc8> synthesized.


Synthesizing Unit <sync_delay_entity_2cbc398b43>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_2cbc398b43> synthesized.


Synthesizing Unit <cadd_entity_27e38c959d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <cadd_entity_27e38c959d> synthesized.


Synthesizing Unit <csub_entity_bee9b13ff2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <csub_entity_bee9b13ff2> synthesized.


Synthesizing Unit <twiddle_pass_through_entity_5d7bae4984>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_pass_through_entity_5d7bae4984> synthesized.


Synthesizing Unit <synth_reg_w_init>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <synth_reg_w_init> synthesized.


Synthesizing Unit <delay_b_entity_3c3c50923a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_3c3c50923a> synthesized.


Synthesizing Unit <sync_delay_entity_2b91449130>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_2b91449130> synthesized.


Synthesizing Unit <delay_b_entity_c748cfc7d8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_c748cfc7d8> synthesized.


Synthesizing Unit <sync_delay_entity_1af74e333f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_1af74e333f> synthesized.


Synthesizing Unit <cadd_entity_5ccc5ee94d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <cadd_entity_5ccc5ee94d> synthesized.


Synthesizing Unit <csub_entity_839afd606e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <csub_entity_839afd606e> synthesized.


Synthesizing Unit <synth_reg_21>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_21> synthesized.


Synthesizing Unit <synth_reg_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_17> synthesized.


Synthesizing Unit <synth_reg_18>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_18> synthesized.


Synthesizing Unit <delay_b_entity_b9edcb6bd8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_b9edcb6bd8> synthesized.


Synthesizing Unit <sync_delay_entity_866ef565c7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_866ef565c7> synthesized.


Synthesizing Unit <coeff_gen_entity_7dfd74dc47>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_7dfd74dc47> synthesized.


Synthesizing Unit <delay_b_entity_6f855eacbb>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_6f855eacbb> synthesized.


Synthesizing Unit <sync_delay_entity_e4a7e09f0b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_e4a7e09f0b> synthesized.


Synthesizing Unit <coeff_gen_entity_35e67a69d7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_35e67a69d7> synthesized.


Synthesizing Unit <delay_b_entity_eee80b016f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_eee80b016f> synthesized.


Synthesizing Unit <sync_delay_entity_2a5bdc41d5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_2a5bdc41d5> synthesized.


Synthesizing Unit <coeff_gen_entity_b6518cd0f7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_b6518cd0f7> synthesized.


Synthesizing Unit <sync_delay_entity_ec464aa8f1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_ec464aa8f1> synthesized.


Synthesizing Unit <coeff_gen_entity_422f348c76>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_422f348c76> synthesized.


Synthesizing Unit <synth_reg_19>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_19> synthesized.


Synthesizing Unit <sync_delay_entity_90e48b2a26>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_90e48b2a26> synthesized.


Synthesizing Unit <coeff_gen_entity_6dff86c0da>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_6dff86c0da> synthesized.


Synthesizing Unit <synth_reg_20>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_20> synthesized.


Synthesizing Unit <sync_delay_entity_5a58012105>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_entity_5a58012105> synthesized.


Synthesizing Unit <coeff_gen_entity_7704725608>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_7704725608> synthesized.


Synthesizing Unit <coeff_gen_entity_ad79b62afe>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_ad79b62afe> synthesized.


Synthesizing Unit <coeff_gen_entity_1300662738>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_1300662738> synthesized.


Synthesizing Unit <coeff_gen_entity_064539b637>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_064539b637> synthesized.


Synthesizing Unit <sync_delay_en_entity_2848f8ed44>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <sync_delay_en_entity_2848f8ed44> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_2> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_15>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_15> synthesized.


Synthesizing Unit <xldelay_16>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_16> synthesized.


Synthesizing Unit <addsub_27fae134d1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_27fae134d1> synthesized.


Synthesizing Unit <convert_pipeline_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
    Found 1-bit xor2 for signal <result4$xor0000> created at line 6302.
    Found 1-bit xor2 for signal <result4$xor0001> created at line 6302.
    Found 1-bit xor2 for signal <result4$xor0002> created at line 6302.
Unit <convert_pipeline_3> synthesized.


Synthesizing Unit <addsub_2969055f39>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<25:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_2969055f39> synthesized.


Synthesizing Unit <addsub_be8c56327e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_be8c56327e> synthesized.


Synthesizing Unit <addsub_eb2273ac28>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit adder for signal <internal_s_69_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_eb2273ac28> synthesized.


Synthesizing Unit <xldelay_17>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_17> synthesized.


Synthesizing Unit <xldelay_18>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_18> synthesized.


Synthesizing Unit <xlsprom_dist_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlsprom_dist_5> synthesized.


Synthesizing Unit <xlsprom_dist_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlsprom_dist_6> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<24:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <xldelay_19>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_19> synthesized.


Synthesizing Unit <xldelay_20>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_20> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_6> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_7> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_8> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_9> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_10> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_11> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_12> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_13> synthesized.


Synthesizing Unit <xldelay_14>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_14> synthesized.


Synthesizing Unit <mirror_spectrum_entity_ef11bf8f09>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <mirror_spectrum_entity_ef11bf8f09> synthesized.


Synthesizing Unit <reorder_even_entity_460623e8e4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <reorder_even_entity_460623e8e4> synthesized.


Synthesizing Unit <reorder_odd_entity_4df8de304c>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <reorder_odd_entity_4df8de304c> synthesized.


Synthesizing Unit <reorder_out_entity_4064314cbf>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <reorder_out_entity_4064314cbf> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <convert_entity_ee5a2f6e39>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_entity_ee5a2f6e39> synthesized.


Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlconvert_pipeline_3> synthesized.


Synthesizing Unit <convert_entity_812cb70ba6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_entity_812cb70ba6> synthesized.


Synthesizing Unit <coeff_gen_entity_474126f870>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <coeff_gen_entity_474126f870> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <delay_b_entity_fb1d442e07>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_fb1d442e07> synthesized.


Synthesizing Unit <delay_b_entity_5da3a225ee>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_5da3a225ee> synthesized.


Synthesizing Unit <delay_b_entity_7d713758f4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <delay_b_entity_7d713758f4> synthesized.


Synthesizing Unit <reorder_entity_d3434f5c8e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <reorder_entity_d3434f5c8e> synthesized.


Synthesizing Unit <barrel_switcher_entity_6f08b6925b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <barrel_switcher_entity_6f08b6925b> synthesized.


Synthesizing Unit <hilbert_dsp48e0_entity_d153f87bf5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <hilbert_dsp48e0_entity_d153f87bf5> synthesized.


Synthesizing Unit <convert_of0_entity_faf530fa35>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_of0_entity_faf530fa35> synthesized.


Synthesizing Unit <twiddle_stage_2_entity_751968b975>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_stage_2_entity_751968b975> synthesized.


Synthesizing Unit <convert_of0_entity_e218f4d06f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <convert_of0_entity_e218f4d06f> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_c55d9e333f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_c55d9e333f> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_418ad49f3f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_418ad49f3f> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_07189e9643>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_07189e9643> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_4d4e3e3f57>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_4d4e3e3f57> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_8413895c5c>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_8413895c5c> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_46e649bbc1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_46e649bbc1> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_223bc3a4c7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_223bc3a4c7> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_498b2e857f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_498b2e857f> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_51b322ce4e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_51b322ce4e> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_4483e33770>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <twiddle_general_4mult_entity_4483e33770> synthesized.


Synthesizing Unit <square_transposer_entity_d5b485adb5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <square_transposer_entity_d5b485adb5> synthesized.


Synthesizing Unit <fft_unscrambler_entity_de302e83a6>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_unscrambler_entity_de302e83a6> synthesized.


Synthesizing Unit <bi_real_unscr_4x_entity_02de02562d>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <bi_real_unscr_4x_entity_02de02562d> synthesized.


Synthesizing Unit <butterfly_direct_entity_792130b4bc>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_792130b4bc> synthesized.


Synthesizing Unit <butterfly_direct_entity_5acb48a614>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_5acb48a614> synthesized.


Synthesizing Unit <butterfly_direct_entity_e4b9acb91e>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_e4b9acb91e> synthesized.


Synthesizing Unit <butterfly_direct_entity_2967faa47a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_2967faa47a> synthesized.


Synthesizing Unit <butterfly_direct_entity_13b04de492>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_13b04de492> synthesized.


Synthesizing Unit <butterfly_direct_entity_9ebbe6ba4f>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_9ebbe6ba4f> synthesized.


Synthesizing Unit <butterfly_direct_entity_dfa79bcad4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_dfa79bcad4> synthesized.


Synthesizing Unit <butterfly_direct_entity_06f5396864>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_06f5396864> synthesized.


Synthesizing Unit <butterfly_direct_entity_60b00b1493>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly_direct_entity_60b00b1493> synthesized.


Synthesizing Unit <butterfly1_0_entity_d1ea489d9a>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly1_0_entity_d1ea489d9a> synthesized.


Synthesizing Unit <butterfly2_0_entity_10093d3d4b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly2_0_entity_10093d3d4b> synthesized.


Synthesizing Unit <butterfly2_1_entity_4d78f26b3c>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <butterfly2_1_entity_4d78f26b3c> synthesized.


Synthesizing Unit <fft_direct_entity_d6658f84e8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_direct_entity_d6658f84e8> synthesized.


Synthesizing Unit <fft_stage_1_entity_31f6aa536b>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_1_entity_31f6aa536b> synthesized.


Synthesizing Unit <fft_stage_2_entity_b72ac4daf5>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_2_entity_b72ac4daf5> synthesized.


Synthesizing Unit <fft_stage_3_entity_8fdfdf5ad1>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_3_entity_8fdfdf5ad1> synthesized.


Synthesizing Unit <fft_stage_4_entity_4cc3447bc2>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_4_entity_4cc3447bc2> synthesized.


Synthesizing Unit <fft_stage_5_entity_a003caf496>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_5_entity_a003caf496> synthesized.


Synthesizing Unit <fft_stage_6_entity_234201d256>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_6_entity_234201d256> synthesized.


Synthesizing Unit <fft_stage_7_entity_cf4bb1eb09>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_7_entity_cf4bb1eb09> synthesized.


Synthesizing Unit <fft_stage_8_entity_7eea52cfb7>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_8_entity_7eea52cfb7> synthesized.


Synthesizing Unit <fft_stage_9_entity_86ae7aec0c>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_stage_9_entity_86ae7aec0c> synthesized.


Synthesizing Unit <biplex_core_entity_8ae395e8d4>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <biplex_core_entity_8ae395e8d4> synthesized.


Synthesizing Unit <fft_biplex_real_4x0_entity_67c62a0070>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_biplex_real_4x0_entity_67c62a0070> synthesized.


Synthesizing Unit <fft_wideband_real_entity_0dca0b1dc8>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_wideband_real_entity_0dca0b1dc8> synthesized.


Synthesizing Unit <fft_wideband_real_core>.
    Related source file is "/scratch/zaki/workspace/baobab/fft_wideband_real_core/synth_model/fft_wideband_real_core.vhd".
Unit <fft_wideband_real_core> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 44
 18x18-bit multiplier                                  : 44
# Adders/Subtractors                                   : 105
 19-bit adder                                          : 5
 20-bit adder                                          : 8
 22-bit adder                                          : 8
 25-bit adder                                          : 22
 26-bit adder                                          : 40
 37-bit adder                                          : 11
 37-bit subtractor                                     : 11
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 563
 1-bit register                                        : 188
 18-bit register                                       : 84
 19-bit register                                       : 1
 20-bit register                                       : 16
 24-bit register                                       : 88
 36-bit register                                       : 138
 37-bit register                                       : 44
 8-bit register                                        : 3
 9-bit register                                        : 1
# Toggle Registers                                     : 2
 T flip-flop                                           : 2
# Comparators                                          : 42
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 13-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 3
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 5
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 5
 9-bit comparator greater                              : 1
 9-bit comparator not equal                            : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <cntr_11_0_b9730cea34623a8b.ngc>.
Reading core <cntr_11_0_df2bb90b8fe02ecf.ngc>.
Reading core <bmg_62_f1ca57bbf79f0673.ngc>.
Reading core <bmg_62_936eb415a1e57c2f.ngc>.
Reading core <dmg_62_5863af36f6036886.ngc>.
Reading core <cntr_11_0_d4d70c5a247867e8.ngc>.
Reading core <dmg_62_566eb4bdfcc3bc15.ngc>.
Reading core <dmg_62_9d0957109dc92693.ngc>.
Reading core <cntr_11_0_9adf5a9f785e3fb8.ngc>.
Reading core <bmg_62_51321cc7c8e9865c.ngc>.
Reading core <cntr_11_0_b2e26777d24cb38d.ngc>.
Reading core <cntr_11_0_20f60aed18821bec.ngc>.
Reading core <bmg_62_665c019c1c5f5676.ngc>.
Reading core <cntr_11_0_c53e3b0687343f7a.ngc>.
Reading core <bmg_62_2d41b260b5e70403.ngc>.
Reading core <bmg_62_f5d63000a45b4cf8.ngc>.
Reading core <cntr_11_0_35c81e3155ab2f6f.ngc>.
Reading core <bmg_62_82b2485d32f76714.ngc>.
Reading core <cntr_11_0_73d90f0f459a7002.ngc>.
Reading core <bmg_62_6ea787275fdc24d6.ngc>.
Reading core <bmg_62_37f844592d213796.ngc>.
Reading core <cntr_11_0_c84d65465c59fb07.ngc>.
Reading core <bmg_62_de80a27a29f3ada6.ngc>.
Reading core <cntr_11_0_e0d381bcdb78c3cc.ngc>.
Reading core <bmg_62_daa5a8eb8c5c2eed.ngc>.
Reading core <bmg_62_7061fc74b87e2931.ngc>.
Reading core <cntr_11_0_05042eb8e8f7781c.ngc>.
Reading core <bmg_62_fd6c0fe64ab6dcd2.ngc>.
Reading core <cntr_11_0_c2e89722de712678.ngc>.
Reading core <bmg_62_16e54f007b53b02e.ngc>.
Reading core <bmg_62_721e2d25fd18b8a2.ngc>.
Reading core <cntr_11_0_e9eaaa5672e4be4d.ngc>.
Reading core <cntr_11_0_38c9cb0851a20d91.ngc>.
Reading core <bmg_62_92fa6367e92d9ee0.ngc>.
Reading core <bmg_62_89660d475f29ded2.ngc>.
Reading core <cntr_11_0_9f5113eef58d42f3.ngc>.
Reading core <bmg_62_66e53735c699b53b.ngc>.
Reading core <bmg_62_83efd1fdf9477a72.ngc>.
Reading core <bmg_62_073020084dc5d91f.ngc>.
Reading core <bmg_62_c55d75b26312ffb9.ngc>.
Reading core <bmg_62_e195761ec2ed12e6.ngc>.
Reading core <bmg_62_5274d0b3f294243c.ngc>.
Reading core <bmg_62_a1b79e174d5a824f.ngc>.
Reading core <bmg_62_66064026d4816b4e.ngc>.
Reading core <cntr_11_0_813142b9460b2f27.ngc>.
Reading core <dmg_62_1a18407473b36622.ngc>.
Reading core <cntr_11_0_7ca694f8efe8d963.ngc>.
Reading core <dmg_62_f0d8e22702089fe9.ngc>.
Reading core <dmg_62_252dff5223562ed1.ngc>.
Loading core <cntr_11_0_b9730cea34623a8b> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_df2bb90b8fe02ecf> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_62_f1ca57bbf79f0673> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_62_936eb415a1e57c2f> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_b9730cea34623a8b> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_62_5863af36f6036886> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_d4d70c5a247867e8> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_62_566eb4bdfcc3bc15> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_62_9d0957109dc92693> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_df2bb90b8fe02ecf> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_9adf5a9f785e3fb8> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_62_51321cc7c8e9865c> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_b2e26777d24cb38d> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_9adf5a9f785e3fb8> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_20f60aed18821bec> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_62_665c019c1c5f5676> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_c53e3b0687343f7a> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_20f60aed18821bec> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_62_2d41b260b5e70403> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_62_f5d63000a45b4cf8> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_35c81e3155ab2f6f> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_62_82b2485d32f76714> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_73d90f0f459a7002> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_35c81e3155ab2f6f> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_62_6ea787275fdc24d6> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_62_37f844592d213796> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_c84d65465c59fb07> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_62_de80a27a29f3ada6> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_e0d381bcdb78c3cc> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_c84d65465c59fb07> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_62_daa5a8eb8c5c2eed> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_62_7061fc74b87e2931> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_05042eb8e8f7781c> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_62_fd6c0fe64ab6dcd2> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_c2e89722de712678> for timing and area information for instance <comp10.core_instance10>.
Loading core <cntr_11_0_05042eb8e8f7781c> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_62_16e54f007b53b02e> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_62_721e2d25fd18b8a2> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_e9eaaa5672e4be4d> for timing and area information for instance <comp12.core_instance12>.
Loading core <cntr_11_0_38c9cb0851a20d91> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_62_92fa6367e92d9ee0> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_62_89660d475f29ded2> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_9f5113eef58d42f3> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_62_66e53735c699b53b> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_62_83efd1fdf9477a72> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_62_073020084dc5d91f> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_62_c55d75b26312ffb9> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_62_e195761ec2ed12e6> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_62_5274d0b3f294243c> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_62_a1b79e174d5a824f> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_62_66064026d4816b4e> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_813142b9460b2f27> for timing and area information for instance <comp7.core_instance7>.
Loading core <dmg_62_1a18407473b36622> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_7ca694f8efe8d963> for timing and area information for instance <comp16.core_instance16>.
Loading core <dmg_62_f0d8e22702089fe9> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_62_252dff5223562ed1> for timing and area information for instance <comp4.core_instance4>.

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_07189e9643>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_07189e9643> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_07189e9643> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_07189e9643>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_07189e9643>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_07189e9643>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_07189e9643> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_07189e9643> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_07189e9643>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_07189e9643>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_07189e9643>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_07189e9643> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_223bc3a4c7>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_223bc3a4c7> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_223bc3a4c7> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_223bc3a4c7>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_223bc3a4c7> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_223bc3a4c7> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_223bc3a4c7>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_223bc3a4c7>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_223bc3a4c7> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_418ad49f3f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_418ad49f3f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_418ad49f3f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_418ad49f3f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_418ad49f3f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_418ad49f3f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_418ad49f3f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_418ad49f3f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_418ad49f3f> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_4483e33770>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4483e33770> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_4483e33770> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_4483e33770>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4483e33770>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4483e33770>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4483e33770> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_4483e33770> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_4483e33770>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4483e33770>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4483e33770>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_4483e33770> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_46e649bbc1>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_46e649bbc1> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_46e649bbc1> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_46e649bbc1>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_46e649bbc1> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_46e649bbc1> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_46e649bbc1>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_46e649bbc1>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_46e649bbc1> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_498b2e857f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_498b2e857f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_498b2e857f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_498b2e857f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_498b2e857f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_498b2e857f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_498b2e857f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_498b2e857f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_498b2e857f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_498b2e857f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_498b2e857f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_498b2e857f> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_4d4e3e3f57>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4d4e3e3f57> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_4d4e3e3f57> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4d4e3e3f57>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_4d4e3e3f57> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_4d4e3e3f57> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_4d4e3e3f57>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_4d4e3e3f57>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_4d4e3e3f57> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_51b322ce4e>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51b322ce4e> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_51b322ce4e> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51b322ce4e>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_51b322ce4e> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_51b322ce4e> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_51b322ce4e>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_51b322ce4e>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_51b322ce4e> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_8413895c5c>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_8413895c5c> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_8413895c5c> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_8413895c5c>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_8413895c5c>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_8413895c5c>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_8413895c5c> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_8413895c5c> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_8413895c5c>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_8413895c5c>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_8413895c5c>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_8413895c5c> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_c55d9e333f>.
	Multiplier <mult/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c55d9e333f> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_c55d9e333f> are combined into a MAC<mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <mult/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c55d9e333f>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c55d9e333f> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_c55d9e333f> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <delay1/op_mem_20_24_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <mult3/op_mem_65_20_1> in block <twiddle_general_4mult_entity_c55d9e333f>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c55d9e333f>.
	Found pipelined multiplier on signal <mult2/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_c55d9e333f> synthesized (advanced).
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_0_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 22
 18x18-to-37-bit MAC                                   : 22
# Multipliers                                          : 22
 18x18-bit registered multiplier                       : 22
# Adders/Subtractors                                   : 83
 18-bit adder                                          : 12
 19-bit adder                                          : 1
 20-bit adder                                          : 8
 22-bit adder                                          : 62
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 8731
 Flip-Flops                                            : 8731
# Comparators                                          : 42
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 13-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 2-bit comparator not equal                            : 2
 3-bit comparator equal                                : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 3
 6-bit comparator not equal                            : 1
 7-bit comparator equal                                : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 5
 8-bit comparator not equal                            : 1
 9-bit comparator equal                                : 5
 9-bit comparator greater                              : 1
 9-bit comparator not equal                            : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <sync_delay_entity_5a58012105>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_02de02562d>: instances <en_even>, <en_odd> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_02de02562d>: instances <en_even>, <en_out> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_c55d9e333f>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_418ad49f3f>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_07189e9643>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_4d4e3e3f57>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_8413895c5c>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_46e649bbc1>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_223bc3a4c7>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_498b2e857f>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_51b322ce4e>.
WARNING:Xst:2677 - Node <addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.
WARNING:Xst:2677 - Node <addsub1/op_mem_91_20_1_36> of sequential type is unconnected in block <twiddle_general_4mult_entity_4483e33770>.

Optimizing unit <fft_wideband_real_core> ...

Optimizing unit <negate_5fcde2e21d> ...

Optimizing unit <mux_28159dbdb9> ...

Optimizing unit <delay_ae3f84524a> ...

Optimizing unit <delay_2f744cdafb> ...

Optimizing unit <delay_cbdfa55dc3> ...

Optimizing unit <mux_69e3090cc7> ...

Optimizing unit <mux_181e58d842> ...

Optimizing unit <negate_e1a9d1ade1> ...

Optimizing unit <mux_f1f44b96f0> ...

Optimizing unit <mux_bcb919797f> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_17> ...

Optimizing unit <srl17e_19> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <srl17e_10> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <addsub_27fae134d1> ...

Optimizing unit <convert_pipeline_3> ...

Optimizing unit <addsub_2969055f39> ...

Optimizing unit <mirror_spectrum_entity_ef11bf8f09> ...

Optimizing unit <reorder_even_entity_460623e8e4> ...

Optimizing unit <reorder_odd_entity_4df8de304c> ...

Optimizing unit <reorder_out_entity_4064314cbf> ...

Optimizing unit <reorder_entity_d3434f5c8e> ...

Optimizing unit <hilbert_dsp48e0_entity_d153f87bf5> ...

Optimizing unit <twiddle_stage_2_entity_751968b975> ...

Optimizing unit <twiddle_general_4mult_entity_c55d9e333f> ...

Optimizing unit <twiddle_general_4mult_entity_418ad49f3f> ...

Optimizing unit <twiddle_general_4mult_entity_07189e9643> ...

Optimizing unit <twiddle_general_4mult_entity_4d4e3e3f57> ...

Optimizing unit <twiddle_general_4mult_entity_8413895c5c> ...

Optimizing unit <twiddle_general_4mult_entity_46e649bbc1> ...

Optimizing unit <twiddle_general_4mult_entity_223bc3a4c7> ...

Optimizing unit <twiddle_general_4mult_entity_498b2e857f> ...

Optimizing unit <twiddle_general_4mult_entity_51b322ce4e> ...

Optimizing unit <twiddle_general_4mult_entity_4483e33770> ...

Optimizing unit <bi_real_unscr_4x_entity_02de02562d> ...

Optimizing unit <butterfly_direct_entity_792130b4bc> ...

Optimizing unit <butterfly_direct_entity_5acb48a614> ...

Optimizing unit <butterfly_direct_entity_e4b9acb91e> ...

Optimizing unit <butterfly_direct_entity_2967faa47a> ...

Optimizing unit <butterfly_direct_entity_13b04de492> ...

Optimizing unit <butterfly_direct_entity_9ebbe6ba4f> ...

Optimizing unit <butterfly_direct_entity_dfa79bcad4> ...

Optimizing unit <butterfly_direct_entity_06f5396864> ...

Optimizing unit <butterfly_direct_entity_60b00b1493> ...

Optimizing unit <butterfly1_0_entity_d1ea489d9a> ...

Optimizing unit <butterfly2_0_entity_10093d3d4b> ...

Optimizing unit <butterfly2_1_entity_4d78f26b3c> ...

Optimizing unit <fft_direct_entity_d6658f84e8> ...

Optimizing unit <fft_stage_1_entity_31f6aa536b> ...

Optimizing unit <fft_stage_2_entity_b72ac4daf5> ...

Optimizing unit <fft_stage_3_entity_8fdfdf5ad1> ...

Optimizing unit <fft_stage_4_entity_4cc3447bc2> ...

Optimizing unit <fft_stage_5_entity_a003caf496> ...

Optimizing unit <fft_stage_6_entity_234201d256> ...

Optimizing unit <fft_stage_7_entity_cf4bb1eb09> ...

Optimizing unit <fft_stage_8_entity_7eea52cfb7> ...

Optimizing unit <fft_stage_9_entity_86ae7aec0c> ...

Optimizing unit <biplex_core_entity_8ae395e8d4> ...
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <fft_wideband_real_core>.
WARNING:Xst:2677 - Node <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <fft_wideband_real_core>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following 2 FFs/Latches : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_odd_4df8de304c/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_even_460623e8e4/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/reorder_out_4064314cbf/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <fft_wideband_real_core> is equivalent to the following FF/Latch : <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/bi_real_unscr_4x_02de02562d/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 

Final Macro Processing ...

Processing Unit <fft_wideband_real_core> :
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/delay1/op_mem_20_24_0_18>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_0_10093d3d4b/twiddle_general_4mult_51b322ce4e/delay1/op_mem_20_24_0_18>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_0_d1ea489d9a/mux0/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly1_1_6bf9ccadb5/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_9_86ae7aec0c/butterfly_direct_60b00b1493/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_8_7eea52cfb7/butterfly_direct_06f5396864/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_7_cf4bb1eb09/butterfly_direct_dfa79bcad4/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_6_234201d256/butterfly_direct_9ebbe6ba4f/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_5_a003caf496/butterfly_direct_13b04de492/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_4_4cc3447bc2/butterfly_direct_2967faa47a/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/mux3/pipe_16_22_1_23>.
	Found 5-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_3_8fdfdf5ad1/butterfly_direct_e4b9acb91e/sync_delay/op_mem_20_24_4>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay2/op_mem_20_24_3>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_17>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_16>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_15>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_14>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_13>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_12>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_11>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_10>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_9>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_8>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_7>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_6>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_5>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_4>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_3>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_2>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_1>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay1/op_mem_20_24_6_0>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_17>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_16>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_15>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_14>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_13>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_12>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_11>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_10>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_9>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_8>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_7>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_6>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_5>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_4>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_3>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_2>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_1>.
	Found 7-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay0/op_mem_20_24_6_0>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay4/op_mem_20_24_3_0>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_17>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_16>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_15>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_14>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_13>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_12>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_11>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_10>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_9>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_8>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_7>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_6>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_5>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_4>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_3>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_2>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_1>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay3/op_mem_20_24_3_0>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay6/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_17>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_16>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/delay5/op_mem_20_24_1_0>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_17>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_16>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_15>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_14>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_13>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_12>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_11>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_10>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_9>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_8>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_7>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_6>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_5>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_4>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_3>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_2>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_1>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/twiddle_stage_2_751968b975/mux0/pipe_16_22_4_0>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/mux3/pipe_16_22_1_19>.
	Found 10-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/butterfly_direct_5acb48a614/sync_delay/op_mem_20_24_4>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/mux3/pipe_16_22_1_19>.
	Found 4-bit shift register for signal <fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_1_31f6aa536b/butterfly_direct_792130b4bc/sync_delay/op_mem_20_24_4>.
Unit <fft_wideband_real_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7773
 Flip-Flops                                            : 7773
# Shift Registers                                      : 227
 10-bit shift register                                 : 1
 2-bit shift register                                  : 124
 4-bit shift register                                  : 56
 5-bit shift register                                  : 10
 7-bit shift register                                  : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : fft_wideband_real_core.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 162

Cell Usage :
# BELS                             : 8654
#      GND                         : 83
#      INV                         : 272
#      LUT1                        : 1690
#      LUT2                        : 95
#      LUT3                        : 2206
#      LUT4                        : 118
#      LUT5                        : 69
#      LUT6                        : 101
#      MUXCY                       : 1982
#      MUXF7                       : 3
#      VCC                         : 94
#      XORCY                       : 1941
# FlipFlops/Latches                : 8428
#      FDE                         : 7858
#      FDRE                        : 500
#      FDSE                        : 70
# RAMS                             : 42
#      RAMB18                      : 42
# Shift Registers                  : 1079
#      SRL16E                      : 852
#      SRLC16E                     : 227
# DSPs                             : 74
#      DSP48E                      : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            8428  out of  58880    14%  
 Number of Slice LUTs:                 5630  out of  58880     9%  
    Number used as Logic:              4551  out of  58880     7%  
    Number used as Memory:             1079  out of  24320     4%  
       Number used as SRL:             1079

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8773
   Number with an unused Flip Flop:     345  out of   8773     3%  
   Number with an unused LUT:          3143  out of   8773    35%  
   Number of fully used LUT-FF pairs:  5285  out of   8773    60%  
   Number of unique control sets:        66

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of    244     8%  
    Number using Block RAM only:         21
 Number of DSP48Es:                      74  out of    640    11%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                      | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_1                              | NONE(fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/square_transposer_d5b485adb5/barrel_switcher_6f08b6925b/mux21/pipe_16_22_0_35)| 9623  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.226ns (Maximum Frequency: 236.630MHz)
   Minimum input arrival time before clock: 2.159ns
   Maximum output required time after clock: 2.180ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 4.226ns (frequency: 236.630MHz)
  Total number of paths / destination ports: 50683 / 16538
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 1)
  Source:            fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:       fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/mult1/Mmult_mult_46_56 (DSP)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/mult1/Mmult_mult_46_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKB->DOB11    2   2.180   0.341  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (douta(17))
     end scope: 'fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/coeff_gen_064539b637/rom/comp15.core_instance15'
     DSP48E:B17                1.705          fft_wideband_real_0dca0b1dc8/fft_direct_d6658f84e8/butterfly2_1_4d78f26b3c/twiddle_general_4mult_4483e33770/mult1/Mmult_mult_46_56
    ----------------------------------------
    Total                      4.226ns (3.885ns logic, 0.341ns route)
                                       (91.9% logic, 8.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 10569 / 10555
-------------------------------------------------------------------------
Offset:              2.159ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/comp2.core_instance2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O            1   0.094   0.789  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit_SW0 (N40)
     LUT6:I2->O            7   0.094   0.369  fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit (fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/core_sinit)
     begin scope: 'fft_wideband_real_0dca0b1dc8/fft_biplex_real_4x0_67c62a0070/biplex_core_8ae395e8d4/fft_stage_2_b72ac4daf5/delay_f_15a6129370/counter/comp2.core_instance2'
     FDRE:R                    0.573          U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      2.159ns (1.001ns logic, 1.158ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              2.180ns (Levels of Logic = 1)
  Source:            fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:       out0(35) (PAD)
  Source Clock:      clk_1 rising

  Data Path: fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to out0(35)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKB->DOPB1    0   2.180   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (douta(35))
     end scope: 'fft_wideband_real_0dca0b1dc8/fft_unscrambler_de302e83a6/reorder_d3434f5c8e/bram0/comp7.core_instance7'
    ----------------------------------------
    Total                      2.180ns (2.180ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 204.00 secs
Total CPU time to Xst completion: 202.78 secs
 
--> 


Total memory usage is 918928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2290 (   0 filtered)
Number of infos    :  153 (   0 filtered)

