

================================================================
== Vivado HLS Report for 'Top'
================================================================
* Date:           Tue Oct  9 16:09:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Advisio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    5|    2|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (21)  [2/2] 0.00ns  loc: Advisio/Advios.h:15->Advisio/Top.h:8
:9  call void @"Advios::Advios.1"(i1* %Top_device_clk_m_if_Val, i1* %random_form, i1* %random_form1, i1* %Top_device_reset_m_if_Val, i4* %Top_device_ctrl_m_if_Val_V, i4* %Top_device_inSwitch_m_if_Val_V, i4* %Top_device_outLeds_m_if_Val_V)


 <State 2>: 0.00ns
ST_2: StgValue_4 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %Top_device_ctrl_m_if_Val_V, [1 x i8]* @p_str1213, [10 x i8]* @p_str1516, [1 x i8]* @p_str1213, i32 -1, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [17 x i8]* @p_str1617)

ST_2: StgValue_5 (13)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random), !map !158

ST_2: StgValue_6 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Top_device_clk_m_if_Val), !map !162

ST_2: StgValue_7 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random_form), !map !166

ST_2: StgValue_8 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random_form1), !map !170

ST_2: StgValue_9 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Top_device_reset_m_if_Val), !map !174

ST_2: StgValue_10 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_ctrl_m_if_Val_V), !map !178

ST_2: StgValue_11 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_inSwitch_m_if_Val_V), !map !182

ST_2: StgValue_12 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_outLeds_m_if_Val_V), !map !186

ST_2: StgValue_13 (21)  [1/2] 0.00ns  loc: Advisio/Advios.h:15->Advisio/Top.h:8
:9  call void @"Advios::Advios.1"(i1* %Top_device_clk_m_if_Val, i1* %random_form, i1* %random_form1, i1* %Top_device_reset_m_if_Val, i4* %Top_device_ctrl_m_if_Val_V, i4* %Top_device_inSwitch_m_if_Val_V, i4* %Top_device_outLeds_m_if_Val_V)

ST_2: StgValue_14 (22)  [1/1] 0.00ns  loc: Advisio/Top.h:9
:10  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @p_str4, [4 x i8]* @p_str4) nounwind

ST_2: StgValue_15 (23)  [1/1] 0.00ns  loc: Advisio/Top.h:10
:11  call void (...)* @_ssdm_op_SpecChannel([4 x i8]* @p_str4, i32 0, [7 x i8]* @p_str5, [7 x i8]* @p_str6, i32 1, i32 0, i1* %random) nounwind

ST_2: StgValue_16 (24)  [1/1] 0.00ns  loc: Advisio/Top.h:11
:12  call void (...)* @_ssdm_op_SpecPortMap(i1* %random_form, i1* %random) nounwind

ST_2: StgValue_17 (25)  [1/1] 0.00ns  loc: Advisio/Top.h:12
:13  call void (...)* @_ssdm_op_SpecPortMap(i1* %random_form1, i1* %random) nounwind

ST_2: StgValue_18 (26)  [1/1] 0.00ns  loc: Advisio/Top.h:9
:14  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
