ila_3.v,verilog,xil_defaultlib,../../../../DDR_TEST.srcs/sources_1/ip/ila_3/sim/ila_3.v,incdir="../../../../DDR_TEST.srcs/sources_1/ip/ila_3/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
