module Verilog1(key1,key2,key3,led1,led2,led3);
input key1,key2,key3;
output led1,led2,led3;

reg change1;
reg change2;
reg change3;



always@ (negedge key1) 
begin
change1 <= ~change1;
end
assign led1=change1;

always@ (negedge key2) 
begin
change2 <= ~change2;
end
assign led2=change2;

always@ (negedge key3) 
begin
change3 <= ~change3;
end
assign led3=change3;


endmodule
