#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan 28 13:50:37 2024
# Process ID: 10320
# Current directory: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard
# Command line: vivado.exe -mode tcl -source ./run_gen_heartbeat_wrapper_zedboard.tcl
# Log file: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/vivado.log
# Journal file: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard\vivado.jou
# Running On: WORKSTATION, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16794 MB
#-----------------------------------------------------------
source ./run_gen_heartbeat_wrapper_zedboard.tcl
# set name_board     zedboard
# set name_dut       gen_heartbeat
# set name_project   ${name_dut}_wrapper_${name_board}
# set name_part      xc7z020clg484-3
# set name_language  vhdl
# set name_top_level     ${name_dut}_wrapper_${name_board}
# set name_bench     bch_${name_dut}_wrapper_${name_board}
# set dir_bitstream ./bitstream
# set dir_reports   ./reports
# file mkdir ${dir_bitstream}
# file mkdir ${dir_reports}
# create_project -force -name ${name_project}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 395.027 ; gain = 43.195
# read_ip ./../../sources/ip/ip_mmcm/ip_mmcm.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files -fileset sources_1 {
# 		    ./../../sources/package/pkg_gen_heartbeat.vhd
#             ./../../sources/package/pkg_gen_heartbeat_wrapper_zedboard.vhd
#         }
# add_files -fileset sources_1 {
#             ./../../sources/design/gen_heartbeat.vhd
# 	        ./../../sources/design/gen_heartbeat_wrapper_zedboard.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/package/pkg_mgt_file.vhd
# 		    ./../../sources/package/pkg_gen_heartbeat.vhd
#             ./../../sources/package/pkg_gen_heartbeat_wrapper_zedboard_sim.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/design/gen_heartbeat.vhd
# 	        ./../../sources/design/gen_heartbeat_wrapper_zedboard_sim.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/bench/bch_gen_heartbeat_wrapper_zedboard.vhd
#         }
# add_files -fileset constrs_1 {
#             ./../../constraints/pinout_zedboard.xdc
#         }
# set_property top ${name_top_level} [get_filesets sources_1]
# set_property top ${name_bench}     [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property target_language ${name_language} [current_project]
# set_property part            ${name_part}     [current_project]
# synth_design -directive        PerformanceOptimized \
# 			     -fsm_extraction   one_hot              \
# 			     -resource_sharing off                  \
# 			     -incremental_mode aggressive           \
# 			     -retiming                              \
# 			     -debug_log                             \
# 			     -verbose
Command: synth_design -directive PerformanceOptimized -fsm_extraction one_hot -resource_sharing off -incremental_mode aggressive -retiming -debug_log -verbose
Starting synth_design
Using part: xc7z020clg484-3
Top: gen_heartbeat_wrapper_zedboard
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.086 ; gain = 405.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat_wrapper_zedboard' [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:68]
INFO: [Synth 8-3491] module 'ip_mmcm' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/.Xil/Vivado-10320-WORKSTATION/realtime/ip_mmcm_stub.vhdl:5' bound to instance 'inst_ip_mmcm' of component 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/.Xil/Vivado-10320-WORKSTATION/realtime/ip_mmcm_stub.vhdl:15]
	Module component__gen_heartbeat : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__gen_heartbeat : Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_heartbeat' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:53' bound to instance 'inst_dut_gen_heartbeat' of component 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:157]
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
	Module gen_heartbeat : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module gen_heartbeat : Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat_wrapper_zedboard' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd:68]
INFO: [Synth 8-7261] Parallel RTL Optimization Phase 1 criteria is not met
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.543 ; gain = 498.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.543 ; gain = 498.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.543 ; gain = 498.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gen_heartbeat_wrapper_zedboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gen_heartbeat_wrapper_zedboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1368.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1368.914 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst_ip_mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module gen_heartbeat_wrapper_zedboard 
File: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat_wrapper_zedboard.vhd 
Found Register "s_error_reg" of size 1-bit
Module gen_heartbeat 
File: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/design/gen_heartbeat.vhd 
Found Adder "s_cnt0" of operand size {<const>, 26 Bit} at Line:121
Found Register "s_cnt_reg" of size 26-bit
Found Register "s_alive_reg" of size 1-bit
Hierarchical RTL Component report 
Module gen_heartbeat_wrapper_zedboard 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    1 Bit        Muxes := 1     
Module gen_heartbeat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s_error_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[0] along load instance inst_dut_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[1] along load instance inst_dut_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[2] along load instance inst_dut_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[3] along load instance inst_dut_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[4] along load instance inst_dut_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[16] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[15] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[14] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[13] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[12] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[11] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[10] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[9] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[8] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[7] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[6] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_dut_gen_heartbeat/s_cnt_reg[5] along load instance inst_dut_gen_heartbeat/s_cnt0_carry__0
INFO: [Synth 8-5816] Retiming module `gen_heartbeat_wrapper_zedboard`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `gen_heartbeat_wrapper_zedboard' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ip_mmcm       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |ip_mmcm_bbox_0 |     1|
|2     |CARRY4         |     7|
|3     |LUT1           |     2|
|4     |LUT2           |    26|
|5     |LUT4           |     5|
|6     |LUT6           |     2|
|7     |FDCE           |    27|
|8     |IBUF           |     1|
|9     |OBUF           |     3|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------------+--------------+------+
|      |Instance                 |Module        |Cells |
+------+-------------------------+--------------+------+
|1     |top                      |              |    75|
|2     |  inst_dut_gen_heartbeat |gen_heartbeat |    69|
+------+-------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1368.914 ; gain = 498.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.914 ; gain = 529.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.dcp' for cell 'inst_ip_mmcm'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1380.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d91fa07
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.852 ; gain = 1412.699
# launch_runs  impl_1 -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xci' is already up-to-date
[Sun Jan 28 13:51:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/synth_1/runme.log
[Sun Jan 28 13:51:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/runme.log
# wait_on_runs impl_1
[Sun Jan 28 13:51:37 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log gen_heartbeat_wrapper_zedboard.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gen_heartbeat_wrapper_zedboard.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source gen_heartbeat_wrapper_zedboard.tcl -notrace
Command: link_design -top gen_heartbeat_wrapper_zedboard -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.dcp' for cell 'inst_ip_mmcm'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.484 ; gain = 549.016
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1519.484 ; gain = 1086.543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1519.484 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18d518db9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1539.363 ; gain = 19.879

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18d518db9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18d518db9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c7faf5d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c7faf5d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c7faf5d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c7faf5d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a6bb7c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1866.031 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a6bb7c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1866.031 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6bb7c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a6bb7c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gen_heartbeat_wrapper_zedboard_drc_opted.rpt -pb gen_heartbeat_wrapper_zedboard_drc_opted.pb -rpx gen_heartbeat_wrapper_zedboard_drc_opted.rpx
Command: report_drc -file gen_heartbeat_wrapper_zedboard_drc_opted.rpt -pb gen_heartbeat_wrapper_zedboard_drc_opted.pb -rpx gen_heartbeat_wrapper_zedboard_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af9e9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1866.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187bc2796

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22c26b29e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22c26b29e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22c26b29e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d96d551d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 211c0aa71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 211c0aa71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a5de7f1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.888 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a5de7f1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 27b7ce5b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27b7ce5b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.974 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd1d6a86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 218ec550d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d50db68e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d50db68e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c8bb796f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d027652d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d027652d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d027652d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbbb36d0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.364 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 287e3ec87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2120f3a49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbbb36d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.364. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e682c76c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e682c76c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e682c76c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e682c76c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e682c76c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.031 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d7a1fe2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
Ending Placer Task | Checksum: b1e9b0de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gen_heartbeat_wrapper_zedboard_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1866.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gen_heartbeat_wrapper_zedboard_utilization_placed.rpt -pb gen_heartbeat_wrapper_zedboard_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gen_heartbeat_wrapper_zedboard_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1866.031 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1867.750 ; gain = 1.719
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1885.652 ; gain = 17.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3af42c2a ConstDB: 0 ShapeSum: 76f584b4 RouteDB: 0
Post Restoration Checksum: NetGraph: cb0b498f NumContArr: 244d1a29 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ef5863b8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1973.434 ; gain = 78.734

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ef5863b8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.484 ; gain = 85.785

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ef5863b8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.484 ; gain = 85.785
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 240e76573

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1990.141 ; gain = 95.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.256  | TNS=0.000  | WHS=-0.097 | THS=-0.128 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 68
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 68
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23af71463

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23af71463

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
Phase 3 Initial Routing | Checksum: 1af57eb16

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.883  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f76d5dbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
Phase 4 Rip-up And Reroute | Checksum: 1f76d5dbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f76d5dbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f76d5dbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
Phase 5 Delay and Skew Optimization | Checksum: 1f76d5dbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24da77d52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.004  | TNS=0.000  | WHS=0.246  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24da77d52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
Phase 6 Post Hold Fix | Checksum: 24da77d52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00807704 %
  Global Horizontal Routing Utilization  = 0.0189317 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2282b6298

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2282b6298

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f06431d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.004  | TNS=0.000  | WHS=0.246  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f06431d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.945 ; gain = 96.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1990.945 ; gain = 105.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2000.570 ; gain = 9.625
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gen_heartbeat_wrapper_zedboard_drc_routed.rpt -pb gen_heartbeat_wrapper_zedboard_drc_routed.pb -rpx gen_heartbeat_wrapper_zedboard_drc_routed.rpx
Command: report_drc -file gen_heartbeat_wrapper_zedboard_drc_routed.rpt -pb gen_heartbeat_wrapper_zedboard_drc_routed.pb -rpx gen_heartbeat_wrapper_zedboard_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpt -pb gen_heartbeat_wrapper_zedboard_methodology_drc_routed.pb -rpx gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpx
Command: report_methodology -file gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpt -pb gen_heartbeat_wrapper_zedboard_methodology_drc_routed.pb -rpx gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gen_heartbeat_wrapper_zedboard_power_routed.rpt -pb gen_heartbeat_wrapper_zedboard_power_summary_routed.pb -rpx gen_heartbeat_wrapper_zedboard_power_routed.rpx
Command: report_power -file gen_heartbeat_wrapper_zedboard_power_routed.rpt -pb gen_heartbeat_wrapper_zedboard_power_summary_routed.pb -rpx gen_heartbeat_wrapper_zedboard_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gen_heartbeat_wrapper_zedboard_route_status.rpt -pb gen_heartbeat_wrapper_zedboard_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file gen_heartbeat_wrapper_zedboard_timing_summary_routed.rpt -pb gen_heartbeat_wrapper_zedboard_timing_summary_routed.pb -rpx gen_heartbeat_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gen_heartbeat_wrapper_zedboard_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file gen_heartbeat_wrapper_zedboard_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gen_heartbeat_wrapper_zedboard_bus_skew_routed.rpt -pb gen_heartbeat_wrapper_zedboard_bus_skew_routed.pb -rpx gen_heartbeat_wrapper_zedboard_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force gen_heartbeat_wrapper_zedboard.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gen_heartbeat_wrapper_zedboard.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2463.938 ; gain = 436.234
INFO: [Common 17-206] Exiting Vivado at Sun Jan 28 13:53:33 2024...
[Sun Jan 28 13:53:37 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1848.852 ; gain = 0.000
# report_utilization    -file ./${dir_reports}/rpt_post_route_utilization.txt
# report_timing_summary -file ./${dir_reports}/rpt_post_route_timing.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power          -file ./${dir_reports}/rpt_post_route_power.txt
Command: report_power -file ././reports/rpt_post_route_power.txt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc            -file ./${dir_reports}/rpt_post_route_drc.txt
Command: report_drc -file ././reports/rpt_post_route_drc.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/reports/rpt_post_route_drc.txt.
report_drc completed successfully
# start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.859 ; gain = 15.113
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B84E94
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4496.168 ; gain = 2094.309
set_property PROGRAM.FILE {C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Tugdual LE PELLETER/Documents/Travail/Repositories/gen_heartbeat/projects/gen_heartbeat_wrapper_zedboard/gen_heartbeat_wrapper_zedboard.runs/impl_1/gen_heartbeat_wrapper_zedboard.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
