#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Oct 15 14:18:38 2025
# Process ID: 37680
# Current directory: C:/TKLL/HDL_image
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39184 C:\TKLL\HDL_image\HDL_image.xpr
# Log file: C:/TKLL/HDL_image/vivado.log
# Journal file: C:/TKLL/HDL_image\vivado.jou
# Running On: DESKTOP-U9UFEVV, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
start_gui
open_project C:/TKLL/HDL_image/HDL_image.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/TKLL/HDL_image/HDL_image.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1430.156 ; gain = 329.188
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:35]
ERROR: [VRFC 10-3180] cannot find port 'done_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:34]
ERROR: [VRFC 10-3180] cannot find port 'start_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:32]
ERROR: [VRFC 10-3180] cannot find port 'rst_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:31]
ERROR: [VRFC 10-8530] module 'control_unit(WIDTH=4,HEIGHT=3)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:1]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:9]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.555 ; gain = 4.789
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:35]
ERROR: [VRFC 10-3180] cannot find port 'done_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:34]
ERROR: [VRFC 10-3180] cannot find port 'start_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:32]
ERROR: [VRFC 10-3180] cannot find port 'rst_flag' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:31]
ERROR: [VRFC 10-8530] module 'control_unit(WIDTH=4,HEIGHT=3)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:1]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:9]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" Line 9. Module top_module(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" Line 9. Module control_unit(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" Line 9. Module coordinate_mapper(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" Line 1. Module pixel_writer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" Line 9. Module memory_interface(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" Line 9. Module top_module(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" Line 9. Module control_unit(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" Line 9. Module coordinate_mapper(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" Line 1. Module pixel_writer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" Line 9. Module memory_interface(HEIGHT=3,WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 150
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1533.594 ; gain = 62.039
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 151
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1533.594 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 25.043
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx 
09 0a 0b 
05 06 07 
01 02 03 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 
07 06 05 
0b 0a 09 
xx xx xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 
07 06 05 
0b 0a 09 
xx xx xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mem_out' is not declared under prefix 'MI' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:216]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mem_out' is not declared under prefix 'MI' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:219]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=xx
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=xx
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=xx
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=xx
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=xx
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=xx
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=xx
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=xx
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=xx
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=xx
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=xx
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=xx
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 233
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mode' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:64]
ERROR: [VRFC 10-8530] module 'control_unit(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:11]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:11]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mode' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:64]
ERROR: [VRFC 10-8530] module 'control_unit(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:11]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:11]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mode' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:64]
ERROR: [VRFC 10-8530] module 'control_unit(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:11]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:11]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 195
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
01 05 09 xx 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 213
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 213
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = 09
mem_out[0][2] = 05
mem_out[0][3] = 01
mem_out[1][0] = xx
mem_out[1][1] = 0a
mem_out[1][2] = 06
mem_out[1][3] = 02
mem_out[2][0] = xx
mem_out[2][1] = 0b
mem_out[2][2] = 07
mem_out[2][3] = 03
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Writing mem_out[0][3] = 01 for mode 10
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Writing mem_out[1][3] = 02 for mode 10
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Writing mem_out[2][3] = 03 for mode 10
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
DEBUG: Writing mem_out[2][3] = 04 for mode 10
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Writing mem_out[0][2] = 05 for mode 10
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Writing mem_out[1][2] = 06 for mode 10
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Writing mem_out[2][2] = 07 for mode 10
time=75000 | Pixel [1,3] (in) -> [2,2] (out), value=08
DEBUG: Writing mem_out[2][2] = 08 for mode 10
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Writing mem_out[0][1] = 09 for mode 10
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Writing mem_out[1][1] = 0a for mode 10
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Writing mem_out[2][1] = 0b for mode 10
time=115000 | Pixel [2,3] (in) -> [1,2] (out), value=0c
DEBUG: Writing mem_out[2][1] = 0c for mode 10
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = 09
mem_out[0][2] = 05
mem_out[0][3] = 01
mem_out[1][0] = xx
mem_out[1][1] = 0a
mem_out[1][2] = 06
mem_out[1][3] = 02
mem_out[2][0] = xx
mem_out[2][1] = 0c
mem_out[2][2] = 08
mem_out[2][3] = 04
DEBUG: Writing mem_out[2][1] = 0c for mode 10
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = 09
mem_out[0][2] = 05
mem_out[0][3] = 01
mem_out[1][0] = xx
mem_out[1][1] = 0a
mem_out[1][2] = 06
mem_out[1][3] = 02
mem_out[2][0] = xx
mem_out[2][1] = 0c
mem_out[2][2] = 08
mem_out[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b 0c 
05 06 07 08 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[0][3] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0b
mem_out[1][3] = 0c
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 07
mem_out[2][3] = 08
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b 0c 
05 06 07 08 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[0][3] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0b
mem_out[1][3] = 0c
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 07
mem_out[2][3] = 08
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 
05 06 07 
01 02 03 
xx xx xx 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[0][3] = xx
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[1][3] = xx
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 
05 06 07 
01 02 03 
xx xx xx 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[0][3] = xx
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[1][3] = xx
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[0][3] = xx
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[1][3] = xx
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 221
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[3][0] = 0c
mem_out[3][1] = 08
mem_out[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 221
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b xx 
05 06 07 xx 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0b
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 07
mem_out[3][0] = 01
mem_out[3][1] = 02
mem_out[3][2] = 03
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 221
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
ERROR: [VRFC 10-8656] */ is outside a comment [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:74]
ERROR: [VRFC 10-8530] module 'coordinate_mapper' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:11]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0c xx 
05 06 08 xx 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0c
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 08
mem_out[3][0] = 01
mem_out[3][1] = 02
mem_out[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 221
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0c xx 
05 06 08 xx 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[0][3] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0c
mem_out[1][3] = xx
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 08
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
xx xx xx 
=== Debug mem_out contents ===
mem_out[0][0] = 04
mem_out[0][1] = 08
mem_out[0][2] = 0c
mem_out[1][0] = 03
mem_out[1][1] = 07
mem_out[1][2] = 0b
mem_out[2][0] = 02
mem_out[2][1] = 06
mem_out[2][2] = 0a
mem_out[3][0] = xx
mem_out[3][1] = xx
mem_out[3][2] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
xx xx xx 
=== Debug mem_out contents ===
mem_out[0][0] = 04
mem_out[0][1] = 08
mem_out[0][2] = 0c
mem_out[1][0] = 03
mem_out[1][1] = 07
mem_out[1][2] = 0b
mem_out[2][0] = 02
mem_out[2][1] = 06
mem_out[2][2] = 0a
mem_out[3][0] = xx
mem_out[3][1] = xx
mem_out[3][2] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[3][0] = 0c
mem_out[3][1] = 08
mem_out[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
mem_out[0][0] = 09
mem_out[0][1] = 05
mem_out[0][2] = 01
mem_out[1][0] = 0a
mem_out[1][1] = 06
mem_out[1][2] = 02
mem_out[2][0] = 0b
mem_out[2][1] = 07
mem_out[2][2] = 03
mem_out[3][0] = 0c
mem_out[3][1] = 08
mem_out[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
=== Debug mem_out contents ===
mem_out[0][0] = 04
mem_out[0][1] = 08
mem_out[0][2] = 0c
mem_out[1][0] = 03
mem_out[1][1] = 07
mem_out[1][2] = 0b
mem_out[2][0] = 02
mem_out[2][1] = 06
mem_out[2][2] = 0a
mem_out[3][0] = 01
mem_out[3][1] = 05
mem_out[3][2] = 09
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b xx 
05 06 07 xx 
=== Debug mem_out contents ===
mem_out[0][0] = xx
mem_out[0][1] = xx
mem_out[0][2] = xx
mem_out[0][3] = xx
mem_out[1][0] = 09
mem_out[1][1] = 0a
mem_out[1][2] = 0b
mem_out[1][3] = xx
mem_out[2][0] = 05
mem_out[2][1] = 06
mem_out[2][2] = 07
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
=== Debug mem_out contents ===
mem_out[0][0] = 04
mem_out[0][1] = 08
mem_out[0][2] = 0c
mem_out[1][0] = 03
mem_out[1][1] = 07
mem_out[1][2] = 0b
mem_out[2][0] = 02
mem_out[2][1] = 06
mem_out[2][2] = 0a
mem_out[3][0] = 01
mem_out[3][1] = 05
mem_out[3][2] = 09
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
=== Debug mem_out contents ===
mem_out[0][0] = 03
mem_out[0][1] = 02
mem_out[0][2] = 01
mem_out[0][3] = xx
mem_out[1][0] = 07
mem_out[1][1] = 06
mem_out[1][2] = 05
mem_out[1][3] = xx
mem_out[2][0] = 0b
mem_out[2][1] = 0a
mem_out[2][2] = 09
mem_out[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mem_out' is not declared under prefix 'MI' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:201]
ERROR: [VRFC 10-2991] 'mem_out' is not declared under prefix 'MI' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:207]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
01 05 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 05
mem_out_mirror[2][2] = 09
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx 
xx xx xx 
xx xx xx 
xx xx xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 05
mem_out_mirror[2][2] = 09
mem_out_mirror[3][0] = xx
mem_out_mirror[3][1] = xx
mem_out_mirror[3][2] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
01 05 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 05
mem_out_mirror[2][2] = 09
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 04 xx 
07 06 08 xx 
0b 0a 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 04
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 07
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 08
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 0b
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 04 xx 
07 06 08 xx 
0b 0a 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 04
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 07
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 08
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 0b
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Rotate CW - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Rotate CW - mem_out_rotate[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Rotate CW - mem_out_rotate[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Rotate CW - mem_out_rotate[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Rotate CW - mem_out_rotate[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Rotate CW - mem_out_rotate[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Rotate CW - mem_out_rotate[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Rotate CW - mem_out_rotate[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
DEBUG: Rotate CW - mem_out_rotate[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Rotate CW - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Rotate CW - mem_out_rotate[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Rotate CW - mem_out_rotate[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Rotate CW - mem_out_rotate[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Rotate CW - mem_out_rotate[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Rotate CW - mem_out_rotate[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Rotate CW - mem_out_rotate[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Rotate CW - mem_out_rotate[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
01 02 03 04 
04 05 06 07 
07 08 09 0a 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
DEBUG: Rotate CW - mem_out_rotate[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
01 02 03 04 
04 05 06 07 
07 08 09 0a 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_rotate[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_rotate[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_rotate[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_rotate[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_rotate[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_rotate[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_rotate[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_rotate[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_rotate[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 03
mem_out_mirror[0][1] = 07
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = 02
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 0a
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = 04
mem_out_mirror[2][1] = 08
mem_out_mirror[2][2] = 0c
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_rotate[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
01 02 03 04 
04 05 06 07 
07 08 09 0a 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
01 04 07 0a 
02 05 08 0b 
03 06 09 0c 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
0c 0c 0c 0c 
0c 0c 0c 0c 
0c 0c 0c 0c 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 01
mem_out_mirror[0][1] = 02
mem_out_mirror[0][2] = 03
mem_out_mirror[0][3] = 04
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 09
mem_out_mirror[2][1] = 0a
mem_out_mirror[2][2] = 0b
mem_out_mirror[2][3] = 0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,2] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[2][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,2] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[2][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,2] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 07 0b xx 
02 06 0a xx 
04 08 0c xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[2][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[0][2] = 01
time=15000 | Pixel [0,1] (in) -> [2,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][2] = 02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[2][2] = 03
time=35000 | Pixel [0,3] (in) -> [2,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,0] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[0][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,2] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[2][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[0][0] = 09
time=95000 | Pixel [2,1] (in) -> [0,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][0] = 0a
time=105000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[2][0] = 0b
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 xx 
0a 06 02 xx 
0b 07 03 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[0][2] = 01
time=15000 | Pixel [0,1] (in) -> [2,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][2] = 02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[2][2] = 03
time=35000 | Pixel [0,3] (in) -> [2,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,0] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[0][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,2] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[2][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[0][0] = 09
time=95000 | Pixel [2,1] (in) -> [0,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][0] = 0a
time=105000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[2][0] = 0b
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b xx 
05 06 07 xx 
01 02 03 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,2] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[2][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,1] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[1][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
DEBUG: Mirror_H - mem_out_mirror[0][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,3] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,2] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[2][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,0] (out), value=08
DEBUG: Mirror_H - mem_out_mirror[0][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,3] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[1][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,0] (out), value=0c
DEBUG: Mirror_H - mem_out_mirror[0][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 03 02 xx 
08 07 06 xx 
0c 0b 0a xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_H - mem_out_mirror[0][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=15000 | Pixel [0,1] (in) -> [0,2] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[2][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,1] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[1][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
DEBUG: Mirror_H - mem_out_mirror[0][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,3] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,2] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[2][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,0] (out), value=08
DEBUG: Mirror_H - mem_out_mirror[0][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,3] (out), value=09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[1][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,0] (out), value=0c
DEBUG: Mirror_H - mem_out_mirror[0][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b xx 
05 06 07 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_H - mem_out_mirror[0][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b xx 
05 06 07 xx 
01 02 03 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b xx 
05 06 07 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,1023] (out), value=04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,1023] (out), value=08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,1023] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[0][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,0] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[0][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,0] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 05 01 xx 
xx 06 02 xx 
xx 07 03 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
DEBUG: Mirror_V - mem_out_mirror[0][0] = 04
time=45000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=75000 | Pixel [1,3] (in) -> [1,0] (out), value=08
DEBUG: Mirror_V - mem_out_mirror[0][1] = 08
time=85000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=95000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [2,0] (out), value=0c
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 02 01 xx 
08 06 05 xx 
0c 0a 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Rotate CW - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
DEBUG: Rotate CW - mem_out_rotate[2][1] = 02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
DEBUG: Rotate CW - mem_out_rotate[2][2] = 03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
DEBUG: Rotate CW - mem_out_rotate[2][3] = 04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[1][0] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
DEBUG: Rotate CW - mem_out_rotate[1][2] = 07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
DEBUG: Rotate CW - mem_out_rotate[1][3] = 08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
DEBUG: Rotate CW - mem_out_rotate[0][0] = 09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
DEBUG: Rotate CW - mem_out_rotate[0][1] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 
05 06 07 
01 02 03 
xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = xx
Estimated mem_out_rotate[0][1] = xx
Estimated mem_out_rotate[0][2] = xx
Estimated mem_out_rotate[1][0] = xx
Estimated mem_out_rotate[1][1] = xx
Estimated mem_out_rotate[1][2] = xx
Estimated mem_out_rotate[2][0] = xx
Estimated mem_out_rotate[2][1] = xx
Estimated mem_out_rotate[2][2] = xx
Estimated mem_out_rotate[3][0] = xx
Estimated mem_out_rotate[3][1] = xx
Estimated mem_out_rotate[3][2] = xx
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Rotate CW - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
DEBUG: Rotate CW - mem_out_rotate[2][1] = 02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
DEBUG: Rotate CW - mem_out_rotate[2][2] = 03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
DEBUG: Rotate CW - mem_out_rotate[2][3] = 04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[1][0] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
DEBUG: Rotate CW - mem_out_rotate[1][2] = 07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
DEBUG: Rotate CW - mem_out_rotate[1][3] = 08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
DEBUG: Rotate CW - mem_out_rotate[0][0] = 09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
DEBUG: Rotate CW - mem_out_rotate[0][1] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 
05 06 07 
01 02 03 
xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = xx
Estimated mem_out_rotate[0][1] = xx
Estimated mem_out_rotate[0][2] = xx
Estimated mem_out_rotate[1][0] = xx
Estimated mem_out_rotate[1][1] = xx
Estimated mem_out_rotate[1][2] = xx
Estimated mem_out_rotate[2][0] = xx
Estimated mem_out_rotate[2][1] = xx
Estimated mem_out_rotate[2][2] = xx
Estimated mem_out_rotate[3][0] = xx
Estimated mem_out_rotate[3][1] = xx
Estimated mem_out_rotate[3][2] = xx
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Rotate CW - mem_out_rotate[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [1,2] (out), value=02
DEBUG: Rotate CW - mem_out_rotate[2][1] = 02
time=25000 | Pixel [0,2] (in) -> [2,2] (out), value=03
DEBUG: Rotate CW - mem_out_rotate[2][2] = 03
time=35000 | Pixel [0,3] (in) -> [3,2] (out), value=04
DEBUG: Rotate CW - mem_out_rotate[2][3] = 04
time=45000 | Pixel [1,0] (in) -> [0,1] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[1][0] = 05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][1] = 06
time=65000 | Pixel [1,2] (in) -> [2,1] (out), value=07
DEBUG: Rotate CW - mem_out_rotate[1][2] = 07
time=75000 | Pixel [1,3] (in) -> [3,1] (out), value=08
DEBUG: Rotate CW - mem_out_rotate[1][3] = 08
time=85000 | Pixel [2,0] (in) -> [0,0] (out), value=09
DEBUG: Rotate CW - mem_out_rotate[0][0] = 09
time=95000 | Pixel [2,1] (in) -> [1,0] (out), value=0a
DEBUG: Rotate CW - mem_out_rotate[0][1] = 0a
time=105000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=115000 | Pixel [2,3] (in) -> [3,0] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = xx
Estimated mem_out_rotate[0][1] = xx
Estimated mem_out_rotate[0][2] = xx
Estimated mem_out_rotate[1][0] = xx
Estimated mem_out_rotate[1][1] = xx
Estimated mem_out_rotate[1][2] = xx
Estimated mem_out_rotate[2][0] = xx
Estimated mem_out_rotate[2][1] = xx
Estimated mem_out_rotate[2][2] = xx
Estimated mem_out_rotate[3][0] = xx
Estimated mem_out_rotate[3][1] = xx
Estimated mem_out_rotate[3][2] = xx
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Rotate CWW - mem_out_rotate[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [2,0] (out), value=02
DEBUG: Rotate CWW - mem_out_rotate[0][2] = 02
time=25000 | Pixel [0,2] (in) -> [1,0] (out), value=03
DEBUG: Rotate CWW - mem_out_rotate[0][1] = 03
time=35000 | Pixel [0,3] (in) -> [0,0] (out), value=04
DEBUG: Rotate CWW - mem_out_rotate[0][0] = 04
time=45000 | Pixel [1,0] (in) -> [3,1] (out), value=05
DEBUG: Rotate CWW - mem_out_rotate[1][3] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Rotate CWW - mem_out_rotate[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [1,1] (out), value=07
DEBUG: Rotate CWW - mem_out_rotate[1][1] = 07
time=75000 | Pixel [1,3] (in) -> [0,1] (out), value=08
DEBUG: Rotate CWW - mem_out_rotate[1][0] = 08
time=85000 | Pixel [2,0] (in) -> [3,2] (out), value=09
DEBUG: Rotate CWW - mem_out_rotate[2][3] = 09
time=95000 | Pixel [2,1] (in) -> [2,2] (out), value=0a
DEBUG: Rotate CWW - mem_out_rotate[2][2] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Rotate CWW - mem_out_rotate[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [0,2] (out), value=0c
DEBUG: Rotate CWW - mem_out_rotate[2][0] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = xx
Estimated mem_out_rotate[0][1] = xx
Estimated mem_out_rotate[0][2] = xx
Estimated mem_out_rotate[1][0] = xx
Estimated mem_out_rotate[1][1] = xx
Estimated mem_out_rotate[1][2] = xx
Estimated mem_out_rotate[2][0] = xx
Estimated mem_out_rotate[2][1] = xx
Estimated mem_out_rotate[2][2] = xx
Estimated mem_out_rotate[3][0] = xx
Estimated mem_out_rotate[3][1] = xx
Estimated mem_out_rotate[3][2] = xx
DEBUG: Rotate CWW - mem_out_rotate[2][0] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx xx xx xx 
09 0a 0b xx 
05 06 07 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 09 05 01 
xx 0a 06 02 
xx 0b 07 03 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 02
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 03
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 05
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 07
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 09
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 0a
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [3,0] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [0,1] (in) -> [3,1] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
time=25000 | Pixel [0,2] (in) -> [3,2] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
time=35000 | Pixel [0,3] (in) -> [3,3] (out), value=04
time=45000 | Pixel [1,0] (in) -> [2,0] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
time=55000 | Pixel [1,1] (in) -> [2,1] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [1,2] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=75000 | Pixel [1,3] (in) -> [2,3] (out), value=08
time=85000 | Pixel [2,0] (in) -> [1,0] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
time=95000 | Pixel [2,1] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=105000 | Pixel [2,2] (in) -> [1,2] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [2,3] (in) -> [1,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,3] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [1,0] (in) -> [1,3] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
time=25000 | Pixel [2,0] (in) -> [2,3] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
time=35000 | Pixel [3,0] (in) -> [3,3] (out), value=04
time=45000 | Pixel [0,1] (in) -> [0,2] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
time=55000 | Pixel [1,1] (in) -> [1,2] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [2,1] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=75000 | Pixel [3,1] (in) -> [3,2] (out), value=08
time=85000 | Pixel [0,2] (in) -> [0,1] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
time=95000 | Pixel [1,2] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=105000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [3,2] (in) -> [3,1] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,3] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [1,0] (in) -> [1,3] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
time=25000 | Pixel [2,0] (in) -> [2,3] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
time=35000 | Pixel [3,0] (in) -> [3,3] (out), value=04
time=45000 | Pixel [0,1] (in) -> [0,2] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
time=55000 | Pixel [1,1] (in) -> [1,2] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=65000 | Pixel [2,1] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=75000 | Pixel [3,1] (in) -> [3,2] (out), value=08
time=85000 | Pixel [0,2] (in) -> [0,1] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
time=95000 | Pixel [1,2] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=105000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=115000 | Pixel [3,2] (in) -> [3,1] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
xx 03 02 01 
xx 07 06 05 
xx 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,3] (out), value=01
DEBUG: Mirror_H - mem_out_mirror[0][3] = 01
time=15000 | Pixel [1,0] (in) -> [1,3] (out), value=02
DEBUG: Mirror_H - mem_out_mirror[1][3] = 05
time=25000 | Pixel [2,0] (in) -> [2,3] (out), value=03
DEBUG: Mirror_H - mem_out_mirror[2][3] = 09
time=35000 | Pixel [0,1] (in) -> [0,2] (out), value=05
DEBUG: Mirror_H - mem_out_mirror[0][2] = 02
time=45000 | Pixel [1,1] (in) -> [1,2] (out), value=06
DEBUG: Mirror_H - mem_out_mirror[1][2] = 06
time=55000 | Pixel [2,1] (in) -> [2,2] (out), value=07
DEBUG: Mirror_H - mem_out_mirror[2][2] = 0a
time=65000 | Pixel [0,2] (in) -> [0,1] (out), value=09
DEBUG: Mirror_H - mem_out_mirror[0][1] = 03
time=75000 | Pixel [1,2] (in) -> [1,1] (out), value=0a
DEBUG: Mirror_H - mem_out_mirror[1][1] = 07
time=85000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
DEBUG: Mirror_H - mem_out_mirror[2][1] = 0b
time=95000 | Pixel [0,3] (in) -> [0,0] (out), value=xx
DEBUG: Mirror_H - mem_out_mirror[0][0] = 04
time=105000 | Pixel [1,3] (in) -> [1,0] (out), value=xx
DEBUG: Mirror_H - mem_out_mirror[1][0] = 08
time=115000 | Pixel [2,3] (in) -> [2,0] (out), value=xx
DEBUG: Mirror_H - mem_out_mirror[2][0] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 03 02 01 
08 07 06 05 
0c 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_H - mem_out_mirror[2][0] = 0c
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
03 02 01 xx 
07 06 05 xx 
0b 0a 09 xx 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'debug_output' on this module [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
ERROR: [VRFC 10-8530] module 'control_unit(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v:11]
ERROR: [VRFC 10-8530] module 'coordinate_mapper(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:11]
ERROR: [VRFC 10-8530] module 'memory_interface(HEIGHT=3,WIDTH=4)' is ignored due to previous errors [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [0,2] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [0,1] (in) -> [0,1] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [0,2] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [1,0] (in) -> [1,2] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [1,2] (in) -> [1,0] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [2,0] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [2,1] (in) -> [2,1] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [2,0] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [3,0] (in) -> [3,2] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [3,1] (in) -> [3,1] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [3,2] (in) -> [3,0] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = xx
mem_out_mirror[0][1] = xx
mem_out_mirror[0][2] = xx
mem_out_mirror[0][3] = xx
mem_out_mirror[1][0] = xx
mem_out_mirror[1][1] = xx
mem_out_mirror[1][2] = xx
mem_out_mirror[1][3] = xx
mem_out_mirror[2][0] = xx
mem_out_mirror[2][1] = xx
mem_out_mirror[2][2] = xx
mem_out_mirror[2][3] = xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09mem_out_mirror[0][1] = 0amem_out_mirror[0][2] = 0bmem_out_mirror[0][3] = 0cmem_out_mirror[1][0] = 05mem_out_mirror[1][1] = 06mem_out_mirror[1][2] = 07mem_out_mirror[1][3] = 08mem_out_mirror[2][0] = 01mem_out_mirror[2][1] = 02mem_out_mirror[2][2] = 03mem_out_mirror[2][3] = 04
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'debug_output' [C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
DEBUG: Mirror_V - mem_out_mirror[2][0] = 01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
DEBUG: Mirror_V - mem_out_mirror[1][0] = 02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
DEBUG: Mirror_V - mem_out_mirror[0][0] = 03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
DEBUG: Mirror_V - mem_out_mirror[2][1] = 05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
DEBUG: Mirror_V - mem_out_mirror[1][1] = 06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
DEBUG: Mirror_V - mem_out_mirror[0][1] = 07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
DEBUG: Mirror_V - mem_out_mirror[2][2] = 09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
DEBUG: Mirror_V - mem_out_mirror[1][2] = 0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Mirror_V - mem_out_mirror[0][2] = 0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[2][3] = xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[1][3] = xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
DEBUG: Mirror_V - mem_out_mirror[0][3] = xx
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=0 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [1,0] (in) -> [1,0] (out), value=02
time=25000 | Pixel [2,0] (in) -> [0,0] (out), value=03
time=35000 | Pixel [0,1] (in) -> [2,1] (out), value=05
time=45000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=55000 | Pixel [2,1] (in) -> [0,1] (out), value=07
time=65000 | Pixel [0,2] (in) -> [2,2] (out), value=09
time=75000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
time=85000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=95000 | Pixel [0,3] (in) -> [2,3] (out), value=xx
time=105000 | Pixel [1,3] (in) -> [1,3] (out), value=xx
time=115000 | Pixel [2,3] (in) -> [0,3] (out), value=xx
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 224
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [1,0] (out), value=02
time=35000 | Pixel [2,0] (in) -> [0,0] (out), value=03
time=45000 | Pixel [0,1] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [2,1] (in) -> [0,1] (out), value=07
time=75000 | Pixel [0,2] (in) -> [2,2] (out), value=09
time=85000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
time=95000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 224
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Mirror Vertically (Top-Bottom Flip) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [1,0] (out), value=02
time=35000 | Pixel [2,0] (in) -> [0,0] (out), value=03
time=45000 | Pixel [0,1] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [2,1] (in) -> [0,1] (out), value=07
time=75000 | Pixel [0,2] (in) -> [2,2] (out), value=09
time=85000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
time=95000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 233
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2060.027 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Mirror Vertically (Top-Bottom Flip) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [1,0] (out), value=02
time=35000 | Pixel [2,0] (in) -> [0,0] (out), value=03
time=45000 | Pixel [0,1] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [2,1] (in) -> [0,1] (out), value=07
time=75000 | Pixel [0,2] (in) -> [2,2] (out), value=09
time=85000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
time=95000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Mirror Vertically (Top-Bottom Flip) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [1,0] (out), value=02
time=35000 | Pixel [2,0] (in) -> [0,0] (out), value=03
time=45000 | Pixel [0,1] (in) -> [2,1] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=65000 | Pixel [2,1] (in) -> [0,1] (out), value=07
time=75000 | Pixel [0,2] (in) -> [2,2] (out), value=09
time=85000 | Pixel [1,2] (in) -> [1,2] (out), value=0a
time=95000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
=== Processing finished ===
=== Output Image (mem_out) ===
09 0a 0b 0c 
05 06 07 08 
01 02 03 04 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 09
mem_out_mirror[0][1] = 0a
mem_out_mirror[0][2] = 0b
mem_out_mirror[0][3] = 0c
mem_out_mirror[1][0] = 05
mem_out_mirror[1][1] = 06
mem_out_mirror[1][2] = 07
mem_out_mirror[1][3] = 08
mem_out_mirror[2][0] = 01
mem_out_mirror[2][1] = 02
mem_out_mirror[2][2] = 03
mem_out_mirror[2][3] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Mirror Horizontally (Left-Right Flip) ===
time=5000 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=15000 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=25000 | Pixel [1,0] (in) -> [1,3] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,3] (out), value=03
time=45000 | Pixel [0,1] (in) -> [0,2] (out), value=05
time=55000 | Pixel [1,1] (in) -> [1,2] (out), value=06
time=65000 | Pixel [2,1] (in) -> [2,2] (out), value=07
time=75000 | Pixel [0,2] (in) -> [0,1] (out), value=09
time=85000 | Pixel [1,2] (in) -> [1,1] (out), value=0a
time=95000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
=== Processing finished ===
=== Output Image (mem_out) ===
04 03 02 01 
08 07 06 05 
0c 0b 0a 09 
=== Debug mem_out contents ===
mem_out_mirror[0][0] = 04
mem_out_mirror[0][1] = 03
mem_out_mirror[0][2] = 02
mem_out_mirror[0][3] = 01
mem_out_mirror[1][0] = 08
mem_out_mirror[1][1] = 07
mem_out_mirror[1][2] = 06
mem_out_mirror[1][3] = 05
mem_out_mirror[2][0] = 0c
mem_out_mirror[2][1] = 0b
mem_out_mirror[2][2] = 0a
mem_out_mirror[2][3] = 09
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Counter-Clockwise (90 deg CCW) ===
time=5000 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=15000 | Pixel [0,0] (in) -> [0,3] (out), value=01
time=25000 | Pixel [1,0] (in) -> [0,2] (out), value=02
time=35000 | Pixel [2,0] (in) -> [0,1] (out), value=03
time=45000 | Pixel [3,0] (in) -> [0,0] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,3] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,2] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,1] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,0] (out), value=08
time=95000 | Pixel [0,2] (in) -> [2,3] (out), value=09
time=105000 | Pixel [1,2] (in) -> [2,2] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [2,1] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [2,0] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
04 08 0c 
03 07 0b 
02 06 0a 
01 05 09 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 04
Estimated mem_out_rotate[0][1] = 08
Estimated mem_out_rotate[0][2] = 0c
Estimated mem_out_rotate[1][0] = 03
Estimated mem_out_rotate[1][1] = 07
Estimated mem_out_rotate[1][2] = 0b
Estimated mem_out_rotate[2][0] = 02
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 0a
Estimated mem_out_rotate[3][0] = 01
Estimated mem_out_rotate[3][1] = 05
Estimated mem_out_rotate[3][2] = 09
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\TKLL\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TKLL/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/TKLL/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3194.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 03:19:47 2025...
