
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.84

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency counter_reg[3]$_SDFFE_PP0P_/CLK ^
  -0.28 target latency counter_reg[7]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sync_rst (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ sync_rst (in)
                                         sync_rst (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.11    0.21    0.21    0.41 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net2 (net)
                  0.22    0.00    0.41 ^ _45_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.06    0.05    0.45 v _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _02_ (net)
                  0.06    0.00    0.46 v counter_reg[2]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.10    0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    0.28 ^ counter_reg[2]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.09    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[4]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.10    0.15    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.10    0.00    0.28 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.14    0.45    0.73 v counter_reg[4]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net7 (net)
                  0.14    0.00    0.73 v _36_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.12    0.27    1.00 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _10_ (net)
                  0.12    0.00    1.00 v _37_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.26    1.26 v _37_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net11 (net)
                  0.11    0.00    1.26 v output11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    1.96 v output11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.14    0.00    1.96 v tc (out)
                                  1.96   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[4]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.10    0.15    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.10    0.00    0.28 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.14    0.45    0.73 v counter_reg[4]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net7 (net)
                  0.14    0.00    0.73 v _36_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.12    0.27    1.00 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _10_ (net)
                  0.12    0.00    1.00 v _37_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.26    1.26 v _37_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net11 (net)
                  0.11    0.00    1.26 v output11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    1.96 v output11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.14    0.00    1.96 v tc (out)
                                  1.96   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  7.84   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.4703927040100098

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8823

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2869384288787842

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9830

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.28 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.49    0.77 ^ counter_reg[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.26    1.03 ^ _67_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.23    1.26 ^ _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    1.52 v _52_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.14    1.66 v _53_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.66 v counter_reg[4]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.66   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.15   10.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.28 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.28   clock reconvergence pessimism
  -0.07   10.21   library setup time
          10.21   data required time
---------------------------------------------------------
          10.21   data required time
          -1.66   data arrival time
---------------------------------------------------------
           8.55   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.15    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.28 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.71 v counter_reg[6]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.83 ^ _61_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    0.88 v _63_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.88 v counter_reg[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.88   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.15    0.28 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.28 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.28   clock reconvergence pessimism
   0.09    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.88   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2800

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2800

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.9635

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.8365

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
399.108734

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.02e-04   3.54e-05   4.75e-09   7.37e-04  48.5%
Combinational          1.40e-04   5.61e-05   9.55e-09   1.96e-04  12.9%
Clock                  3.22e-04   2.66e-04   2.09e-08   5.88e-04  38.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   3.58e-04   3.52e-08   1.52e-03 100.0%
                          76.5%      23.5%       0.0%
